
IO_Tile_2_33

 (4 0)  (88 528)  (88 528)  routing T_2_33.span4_horz_r_8 <X> T_2_33.lc_trk_g0_0
 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (5 1)  (89 529)  (89 529)  routing T_2_33.span4_horz_r_8 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_40 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (4 11)  (142 538)  (142 538)  routing T_3_33.span4_horz_r_2 <X> T_3_33.lc_trk_g1_2
 (5 11)  (143 538)  (143 538)  routing T_3_33.span4_horz_r_2 <X> T_3_33.lc_trk_g1_2
 (7 11)  (145 538)  (145 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 14)  (251 543)  (251 543)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (254 543)  (254 543)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7


IO_Tile_7_33

 (11 6)  (375 535)  (375 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14
 (12 6)  (376 535)  (376 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 8)  (658 536)  (658 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 8)  (712 536)  (712 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (4 4)  (832 532)  (832 532)  routing T_16_33.span4_horz_r_12 <X> T_16_33.lc_trk_g0_4
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (5 5)  (833 533)  (833 533)  routing T_16_33.span4_horz_r_12 <X> T_16_33.lc_trk_g0_4
 (7 5)  (835 533)  (835 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (4 9)  (832 537)  (832 537)  routing T_16_33.span4_vert_24 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span4_vert_24 <X> T_16_33.lc_trk_g1_0
 (6 9)  (834 537)  (834 537)  routing T_16_33.span4_vert_24 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
 (10 10)  (848 539)  (848 539)  routing T_16_33.lc_trk_g0_4 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span4_horz_r_14 <X> T_16_33.lc_trk_g1_6
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit
 (5 15)  (833 542)  (833 542)  routing T_16_33.span4_horz_r_14 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_17_33

 (11 0)  (907 528)  (907 528)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_l_12
 (12 0)  (908 528)  (908 528)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_l_12
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (907 532)  (907 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g0_6 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g0_6 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 533)  (879 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (12 6)  (908 535)  (908 535)  routing T_17_33.span4_vert_37 <X> T_17_33.span4_horz_l_14
 (4 7)  (890 534)  (890 534)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g0_6
 (5 7)  (891 534)  (891 534)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g0_6
 (7 7)  (893 534)  (893 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (6 13)  (892 541)  (892 541)  routing T_17_33.span12_vert_12 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4


IO_Tile_20_33

 (5 0)  (1053 528)  (1053 528)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g0_1
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span12_vert_1 <X> T_20_33.lc_trk_g0_1
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 6)  (1069 535)  (1069 535)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_l_14
 (12 6)  (1070 535)  (1070 535)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_l_14
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (14 1)  (1126 529)  (1126 529)  routing T_21_33.span4_horz_l_12 <X> T_21_33.span4_horz_r_0


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (4 5)  (1160 533)  (1160 533)  routing T_22_33.span4_horz_r_4 <X> T_22_33.lc_trk_g0_4
 (5 5)  (1161 533)  (1161 533)  routing T_22_33.span4_horz_r_4 <X> T_22_33.lc_trk_g0_4
 (7 5)  (1163 533)  (1163 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 9)  (1148 537)  (1148 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1149 537)  (1149 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1176 539)  (1176 539)  routing T_22_33.lc_trk_g0_4 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_4 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1179 539)  (1179 539)  routing T_22_33.lc_trk_g1_4 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1160 540)  (1160 540)  routing T_22_33.span4_vert_44 <X> T_22_33.lc_trk_g1_4
 (4 13)  (1160 541)  (1160 541)  routing T_22_33.span4_vert_44 <X> T_22_33.lc_trk_g1_4
 (5 13)  (1161 541)  (1161 541)  routing T_22_33.span4_vert_44 <X> T_22_33.lc_trk_g1_4
 (6 13)  (1162 541)  (1162 541)  routing T_22_33.span4_vert_44 <X> T_22_33.lc_trk_g1_4
 (7 13)  (1163 541)  (1163 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (6 0)  (1324 528)  (1324 528)  routing T_25_33.span4_vert_1 <X> T_25_33.lc_trk_g0_1
 (7 0)  (1325 528)  (1325 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1326 528)  (1326 528)  routing T_25_33.span4_vert_1 <X> T_25_33.lc_trk_g0_1
 (14 0)  (1342 528)  (1342 528)  routing T_25_33.span4_horz_l_12 <X> T_25_33.span4_vert_1
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_vert_14 <X> T_25_33.lc_trk_g0_6
 (4 7)  (1322 534)  (1322 534)  routing T_25_33.span4_vert_14 <X> T_25_33.lc_trk_g0_6
 (6 7)  (1324 534)  (1324 534)  routing T_25_33.span4_vert_14 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (10 4)  (1380 532)  (1380 532)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1381 532)  (1381 532)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1425 530)  (1425 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (14 1)  (1546 529)  (1546 529)  routing T_29_33.span4_horz_l_12 <X> T_29_33.span4_horz_r_0
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_3_32

 (11 6)  (137 518)  (137 518)  routing T_3_32.sp4_v_b_2 <X> T_3_32.sp4_v_t_40
 (12 7)  (138 519)  (138 519)  routing T_3_32.sp4_v_b_2 <X> T_3_32.sp4_v_t_40


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 512)  (413 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 513)  (414 513)  routing T_8_32.sp4_r_v_b_34 <X> T_8_32.lc_trk_g0_1
 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (1 2)  (397 514)  (397 514)  routing T_8_32.glb_netwk_6 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input0_1
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (418 515)  (418 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 515)  (419 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (24 3)  (420 515)  (420 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (25 3)  (421 515)  (421 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (0 4)  (396 516)  (396 516)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (1 4)  (397 516)  (397 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (396 517)  (396 517)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (1 5)  (397 517)  (397 517)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (10 5)  (406 517)  (406 517)  routing T_8_32.sp4_h_r_11 <X> T_8_32.sp4_v_b_4
 (17 5)  (413 517)  (413 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (423 517)  (423 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_3
 (17 7)  (413 519)  (413 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (14 8)  (410 520)  (410 520)  routing T_8_32.sp4_h_l_21 <X> T_8_32.lc_trk_g2_0
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (422 520)  (422 520)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_4
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (15 9)  (411 521)  (411 521)  routing T_8_32.sp4_h_l_21 <X> T_8_32.lc_trk_g2_0
 (16 9)  (412 521)  (412 521)  routing T_8_32.sp4_h_l_21 <X> T_8_32.lc_trk_g2_0
 (17 9)  (413 521)  (413 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (424 521)  (424 521)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (30 9)  (426 521)  (426 521)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.wire_bram/ram/WDATA_3
 (38 9)  (434 521)  (434 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (410 523)  (410 523)  routing T_8_32.sp4_r_v_b_36 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp4_r_v_b_37 <X> T_8_32.lc_trk_g2_5
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (419 523)  (419 523)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g2_6
 (24 11)  (420 523)  (420 523)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g2_6
 (25 11)  (421 523)  (421 523)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g2_6
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g1_0 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (17 12)  (413 524)  (413 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (417 524)  (417 524)  routing T_8_32.sp4_v_t_14 <X> T_8_32.lc_trk_g3_3
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 524)  (419 524)  routing T_8_32.sp4_v_t_14 <X> T_8_32.lc_trk_g3_3
 (26 12)  (422 524)  (422 524)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (15 13)  (411 525)  (411 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (16 13)  (412 525)  (412 525)  routing T_8_32.sp4_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (18 13)  (414 525)  (414 525)  routing T_8_32.sp4_r_v_b_41 <X> T_8_32.lc_trk_g3_1
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g2_0 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_7


LogicTile_9_32

 (8 9)  (446 521)  (446 521)  routing T_9_32.sp4_h_r_7 <X> T_9_32.sp4_v_b_7


LogicTile_10_32

 (2 4)  (494 516)  (494 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 10)  (497 522)  (497 522)  routing T_10_32.sp4_v_b_6 <X> T_10_32.sp4_h_l_43
 (11 11)  (503 523)  (503 523)  routing T_10_32.sp4_h_r_8 <X> T_10_32.sp4_h_l_45


LogicTile_12_32

 (3 1)  (603 513)  (603 513)  routing T_12_32.sp12_h_l_23 <X> T_12_32.sp12_v_b_0
 (4 11)  (604 523)  (604 523)  routing T_12_32.sp4_v_b_1 <X> T_12_32.sp4_h_l_43
 (11 15)  (611 527)  (611 527)  routing T_12_32.sp4_h_r_3 <X> T_12_32.sp4_h_l_46
 (13 15)  (613 527)  (613 527)  routing T_12_32.sp4_h_r_3 <X> T_12_32.sp4_h_l_46


LogicTile_13_32

 (19 15)  (673 527)  (673 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_32

 (11 11)  (719 523)  (719 523)  routing T_14_32.sp4_h_r_8 <X> T_14_32.sp4_h_l_45


LogicTile_16_32

 (3 3)  (819 515)  (819 515)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_l_23


LogicTile_17_32

 (4 2)  (878 514)  (878 514)  routing T_17_32.sp4_v_b_4 <X> T_17_32.sp4_v_t_37
 (6 2)  (880 514)  (880 514)  routing T_17_32.sp4_v_b_4 <X> T_17_32.sp4_v_t_37


LogicTile_18_32

 (13 11)  (941 523)  (941 523)  routing T_18_32.sp4_v_b_3 <X> T_18_32.sp4_h_l_45


LogicTile_19_32

 (12 8)  (994 520)  (994 520)  routing T_19_32.sp4_v_b_8 <X> T_19_32.sp4_h_r_8
 (11 9)  (993 521)  (993 521)  routing T_19_32.sp4_v_b_8 <X> T_19_32.sp4_h_r_8


LogicTile_22_32

 (3 12)  (1147 524)  (1147 524)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (3 13)  (1147 525)  (1147 525)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (4 14)  (1148 526)  (1148 526)  routing T_22_32.sp4_h_r_9 <X> T_22_32.sp4_v_t_44
 (5 15)  (1149 527)  (1149 527)  routing T_22_32.sp4_h_r_9 <X> T_22_32.sp4_v_t_44


LogicTile_23_32

 (3 2)  (1201 514)  (1201 514)  routing T_23_32.sp12_h_r_0 <X> T_23_32.sp12_h_l_23
 (3 3)  (1201 515)  (1201 515)  routing T_23_32.sp12_h_r_0 <X> T_23_32.sp12_h_l_23
 (8 4)  (1206 516)  (1206 516)  routing T_23_32.sp4_h_l_45 <X> T_23_32.sp4_h_r_4
 (10 4)  (1208 516)  (1208 516)  routing T_23_32.sp4_h_l_45 <X> T_23_32.sp4_h_r_4
 (2 8)  (1200 520)  (1200 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 512)  (1321 512)  routing T_25_32.sp4_v_b_17 <X> T_25_32.lc_trk_g0_1
 (16 0)  (1322 512)  (1322 512)  routing T_25_32.sp4_v_b_17 <X> T_25_32.lc_trk_g0_1
 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1331 512)  (1331 512)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (21 1)  (1327 513)  (1327 513)  routing T_25_32.sp4_r_v_b_32 <X> T_25_32.lc_trk_g0_3
 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (25 1)  (1331 513)  (1331 513)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 514)  (1331 514)  routing T_25_32.sp4_v_b_6 <X> T_25_32.lc_trk_g0_6
 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp4_v_b_6 <X> T_25_32.lc_trk_g0_6
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_1
 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (1331 516)  (1331 516)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g1_2
 (27 4)  (1333 516)  (1333 516)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.wire_bram/ram/WDATA_5
 (28 4)  (1334 516)  (1334 516)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.wire_bram/ram/WDATA_5
 (29 4)  (1335 516)  (1335 516)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (39 4)  (1345 516)  (1345 516)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.wire_bram/ram/WCLKE
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g1_2
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_2
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (1336 517)  (1336 517)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.wire_bram/ram/WDATA_5
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (22 6)  (1328 518)  (1328 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 518)  (1329 518)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g1_7
 (24 6)  (1330 518)  (1330 518)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g1_7
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_4
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_4
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1324 522)  (1324 522)  routing T_25_32.bnl_op_5 <X> T_25_32.lc_trk_g2_5
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.bnl_op_5 <X> T_25_32.lc_trk_g2_5
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1330 523)  (1330 523)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (25 12)  (1331 524)  (1331 524)  routing T_25_32.bnl_op_2 <X> T_25_32.lc_trk_g3_2
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_6
 (28 12)  (1334 524)  (1334 524)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.wire_bram/ram/WDATA_1
 (29 12)  (1335 524)  (1335 524)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 524)  (1336 524)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.wire_bram/ram/WDATA_1
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (37 12)  (1343 524)  (1343 524)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (15 13)  (1321 525)  (1321 525)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g3_0
 (16 13)  (1322 525)  (1322 525)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g3_0
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 525)  (1331 525)  routing T_25_32.bnl_op_2 <X> T_25_32.lc_trk_g3_2
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (1321 526)  (1321 526)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (14 15)  (1320 527)  (1320 527)  routing T_25_32.sp4_h_l_17 <X> T_25_32.lc_trk_g3_4
 (15 15)  (1321 527)  (1321 527)  routing T_25_32.sp4_h_l_17 <X> T_25_32.lc_trk_g3_4
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_h_l_17 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1324 527)  (1324 527)  routing T_25_32.sp4_h_l_16 <X> T_25_32.lc_trk_g3_5
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input2_7


LogicTile_27_32

 (9 1)  (1411 513)  (1411 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1
 (10 1)  (1412 513)  (1412 513)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_v_b_1
 (1 3)  (1403 515)  (1403 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1405 515)  (1405 515)  routing T_27_32.sp12_v_b_0 <X> T_27_32.sp12_h_l_23
 (12 6)  (1414 518)  (1414 518)  routing T_27_32.sp4_v_b_5 <X> T_27_32.sp4_h_l_40


LogicTile_30_32

 (19 1)  (1583 513)  (1583 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (8 7)  (1572 519)  (1572 519)  routing T_30_32.sp4_h_l_41 <X> T_30_32.sp4_v_t_41


LogicTile_6_31

 (19 13)  (307 509)  (307 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_31

 (15 0)  (411 496)  (411 496)  routing T_8_31.sp4_v_t_4 <X> T_8_31.lc_trk_g0_1
 (16 0)  (412 496)  (412 496)  routing T_8_31.sp4_v_t_4 <X> T_8_31.lc_trk_g0_1
 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 497)  (423 497)  routing T_8_31.lc_trk_g3_1 <X> T_8_31.input0_0
 (28 1)  (424 497)  (424 497)  routing T_8_31.lc_trk_g3_1 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 498)  (396 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (1 2)  (397 498)  (397 498)  routing T_8_31.glb_netwk_6 <X> T_8_31.wire_bram/ram/RCLK
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 498)  (411 498)  routing T_8_31.sp4_h_r_21 <X> T_8_31.lc_trk_g0_5
 (16 2)  (412 498)  (412 498)  routing T_8_31.sp4_h_r_21 <X> T_8_31.lc_trk_g0_5
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (414 498)  (414 498)  routing T_8_31.sp4_h_r_21 <X> T_8_31.lc_trk_g0_5
 (21 2)  (417 498)  (417 498)  routing T_8_31.sp4_h_r_23 <X> T_8_31.lc_trk_g0_7
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp4_h_r_23 <X> T_8_31.lc_trk_g0_7
 (24 2)  (420 498)  (420 498)  routing T_8_31.sp4_h_r_23 <X> T_8_31.lc_trk_g0_7
 (25 2)  (421 498)  (421 498)  routing T_8_31.sp4_v_b_6 <X> T_8_31.lc_trk_g0_6
 (26 2)  (422 498)  (422 498)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (18 3)  (414 499)  (414 499)  routing T_8_31.sp4_h_r_21 <X> T_8_31.lc_trk_g0_5
 (21 3)  (417 499)  (417 499)  routing T_8_31.sp4_h_r_23 <X> T_8_31.lc_trk_g0_7
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (419 499)  (419 499)  routing T_8_31.sp4_v_b_6 <X> T_8_31.lc_trk_g0_6
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (28 3)  (424 499)  (424 499)  routing T_8_31.lc_trk_g3_4 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (419 500)  (419 500)  routing T_8_31.sp12_h_l_16 <X> T_8_31.lc_trk_g1_3
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (21 5)  (417 501)  (417 501)  routing T_8_31.sp12_h_l_16 <X> T_8_31.lc_trk_g1_3
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (13 6)  (409 502)  (409 502)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_40
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (419 502)  (419 502)  routing T_8_31.sp12_h_l_12 <X> T_8_31.lc_trk_g1_7
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.input0_3
 (12 7)  (408 503)  (408 503)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_40
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (27 8)  (423 504)  (423 504)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.wire_bram/ram/WDATA_11
 (40 8)  (436 504)  (436 504)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_4
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.wire_bram/ram/WDATA_11
 (14 10)  (410 506)  (410 506)  routing T_8_31.sp4_v_b_28 <X> T_8_31.lc_trk_g2_4
 (16 11)  (412 507)  (412 507)  routing T_8_31.sp4_v_b_28 <X> T_8_31.lc_trk_g2_4
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_5
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (15 12)  (411 508)  (411 508)  routing T_8_31.sp4_v_b_41 <X> T_8_31.lc_trk_g3_1
 (16 12)  (412 508)  (412 508)  routing T_8_31.sp4_v_b_41 <X> T_8_31.lc_trk_g3_1
 (17 12)  (413 508)  (413 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_6
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (22 13)  (418 509)  (418 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (424 509)  (424 509)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (35 13)  (431 509)  (431 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 510)  (410 510)  routing T_8_31.sp4_v_t_25 <X> T_8_31.lc_trk_g3_4
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (35 14)  (431 510)  (431 510)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input2_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (14 15)  (410 511)  (410 511)  routing T_8_31.sp4_v_t_25 <X> T_8_31.lc_trk_g3_4
 (16 15)  (412 511)  (412 511)  routing T_8_31.sp4_v_t_25 <X> T_8_31.lc_trk_g3_4
 (17 15)  (413 511)  (413 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (27 15)  (423 511)  (423 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 511)  (431 511)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input2_7


LogicTile_9_31

 (2 0)  (440 496)  (440 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 2)  (442 498)  (442 498)  routing T_9_31.sp4_v_b_0 <X> T_9_31.sp4_v_t_37
 (8 3)  (446 499)  (446 499)  routing T_9_31.sp4_h_l_36 <X> T_9_31.sp4_v_t_36
 (9 7)  (447 503)  (447 503)  routing T_9_31.sp4_v_b_8 <X> T_9_31.sp4_v_t_41
 (10 7)  (448 503)  (448 503)  routing T_9_31.sp4_v_b_8 <X> T_9_31.sp4_v_t_41


LogicTile_10_31

 (19 6)  (511 502)  (511 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_31

 (3 3)  (549 499)  (549 499)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_l_23
 (12 10)  (558 506)  (558 506)  routing T_11_31.sp4_v_b_8 <X> T_11_31.sp4_h_l_45
 (9 14)  (555 510)  (555 510)  routing T_11_31.sp4_v_b_10 <X> T_11_31.sp4_h_l_47


LogicTile_12_31

 (19 1)  (619 497)  (619 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_13_31

 (3 0)  (657 496)  (657 496)  routing T_13_31.sp12_v_t_23 <X> T_13_31.sp12_v_b_0
 (3 2)  (657 498)  (657 498)  routing T_13_31.sp12_h_r_0 <X> T_13_31.sp12_h_l_23
 (3 3)  (657 499)  (657 499)  routing T_13_31.sp12_h_r_0 <X> T_13_31.sp12_h_l_23


LogicTile_14_31

 (3 0)  (711 496)  (711 496)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_v_b_0
 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_h_r_0


LogicTile_16_31

 (4 2)  (820 498)  (820 498)  routing T_16_31.sp4_h_r_6 <X> T_16_31.sp4_v_t_37
 (6 2)  (822 498)  (822 498)  routing T_16_31.sp4_h_r_6 <X> T_16_31.sp4_v_t_37
 (5 3)  (821 499)  (821 499)  routing T_16_31.sp4_h_r_6 <X> T_16_31.sp4_v_t_37
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (19 15)  (835 511)  (835 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_31

 (3 3)  (877 499)  (877 499)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_l_23
 (2 6)  (876 502)  (876 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_18_31

 (3 3)  (931 499)  (931 499)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_l_23
 (19 3)  (947 499)  (947 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 12)  (931 508)  (931 508)  routing T_18_31.sp12_v_b_1 <X> T_18_31.sp12_h_r_1
 (8 12)  (936 508)  (936 508)  routing T_18_31.sp4_v_b_10 <X> T_18_31.sp4_h_r_10
 (9 12)  (937 508)  (937 508)  routing T_18_31.sp4_v_b_10 <X> T_18_31.sp4_h_r_10
 (3 13)  (931 509)  (931 509)  routing T_18_31.sp12_v_b_1 <X> T_18_31.sp12_h_r_1


LogicTile_19_31

 (4 4)  (986 500)  (986 500)  routing T_19_31.sp4_h_l_38 <X> T_19_31.sp4_v_b_3
 (5 5)  (987 501)  (987 501)  routing T_19_31.sp4_h_l_38 <X> T_19_31.sp4_v_b_3


LogicTile_21_31

 (5 0)  (1095 496)  (1095 496)  routing T_21_31.sp4_v_b_6 <X> T_21_31.sp4_h_r_0
 (4 1)  (1094 497)  (1094 497)  routing T_21_31.sp4_v_b_6 <X> T_21_31.sp4_h_r_0
 (6 1)  (1096 497)  (1096 497)  routing T_21_31.sp4_v_b_6 <X> T_21_31.sp4_h_r_0


LogicTile_22_31

 (2 8)  (1146 504)  (1146 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 11)  (1147 507)  (1147 507)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_l_22
 (8 12)  (1152 508)  (1152 508)  routing T_22_31.sp4_h_l_47 <X> T_22_31.sp4_h_r_10
 (12 12)  (1156 508)  (1156 508)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_h_r_11
 (11 13)  (1155 509)  (1155 509)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_h_r_11
 (13 13)  (1157 509)  (1157 509)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_h_r_11


LogicTile_23_31

 (3 0)  (1201 496)  (1201 496)  routing T_23_31.sp12_h_r_0 <X> T_23_31.sp12_v_b_0
 (3 1)  (1201 497)  (1201 497)  routing T_23_31.sp12_h_r_0 <X> T_23_31.sp12_v_b_0


LogicTile_24_31

 (31 4)  (1283 500)  (1283 500)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 500)  (1284 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 500)  (1286 500)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 500)  (1287 500)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.input_2_2
 (36 4)  (1288 500)  (1288 500)  LC_2 Logic Functioning bit
 (37 4)  (1289 500)  (1289 500)  LC_2 Logic Functioning bit
 (32 5)  (1284 501)  (1284 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1285 501)  (1285 501)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.input_2_2
 (35 5)  (1287 501)  (1287 501)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.input_2_2
 (36 5)  (1288 501)  (1288 501)  LC_2 Logic Functioning bit
 (37 5)  (1289 501)  (1289 501)  LC_2 Logic Functioning bit
 (22 6)  (1274 502)  (1274 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (16 7)  (1268 503)  (1268 503)  routing T_24_31.sp12_h_r_12 <X> T_24_31.lc_trk_g1_4
 (17 7)  (1269 503)  (1269 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 10)  (1280 506)  (1280 506)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 506)  (1281 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 506)  (1282 506)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 506)  (1283 506)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 506)  (1284 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 506)  (1286 506)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 506)  (1288 506)  LC_5 Logic Functioning bit
 (38 10)  (1290 506)  (1290 506)  LC_5 Logic Functioning bit
 (22 11)  (1274 507)  (1274 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1282 507)  (1282 507)  routing T_24_31.lc_trk_g2_6 <X> T_24_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 507)  (1283 507)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 507)  (1288 507)  LC_5 Logic Functioning bit
 (38 11)  (1290 507)  (1290 507)  LC_5 Logic Functioning bit


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (21 0)  (1327 496)  (1327 496)  routing T_25_31.sp4_v_b_3 <X> T_25_31.lc_trk_g0_3
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp4_v_b_3 <X> T_25_31.lc_trk_g0_3
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (1334 497)  (1334 497)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 499)  (1309 499)  routing T_25_31.sp12_v_b_0 <X> T_25_31.sp12_h_l_23
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp12_h_r_14 <X> T_25_31.lc_trk_g0_6
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g1_3
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g2_6 <X> T_25_31.input0_2
 (29 4)  (1335 500)  (1335 500)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (21 5)  (1327 501)  (1327 501)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g1_3
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g2_6 <X> T_25_31.input0_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g2_6 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (30 5)  (1336 501)  (1336 501)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.wire_bram/ram/WDATA_13
 (38 5)  (1344 501)  (1344 501)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (11 6)  (1317 502)  (1317 502)  routing T_25_31.sp4_h_l_37 <X> T_25_31.sp4_v_t_40
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (14 8)  (1320 504)  (1320 504)  routing T_25_31.sp4_v_t_13 <X> T_25_31.lc_trk_g2_0
 (16 9)  (1322 505)  (1322 505)  routing T_25_31.sp4_v_t_13 <X> T_25_31.lc_trk_g2_0
 (17 9)  (1323 505)  (1323 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (28 9)  (1334 505)  (1334 505)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (14 10)  (1320 506)  (1320 506)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g2_4
 (16 10)  (1322 506)  (1322 506)  routing T_25_31.sp4_v_t_24 <X> T_25_31.lc_trk_g2_5
 (17 10)  (1323 506)  (1323 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 506)  (1324 506)  routing T_25_31.sp4_v_t_24 <X> T_25_31.lc_trk_g2_5
 (21 10)  (1327 506)  (1327 506)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g2_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 506)  (1329 506)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g2_7
 (24 10)  (1330 506)  (1330 506)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g2_7
 (25 10)  (1331 506)  (1331 506)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g2_6
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_5
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g2_4
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (1324 507)  (1324 507)  routing T_25_31.sp4_v_t_24 <X> T_25_31.lc_trk_g2_5
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g2_7
 (22 11)  (1328 507)  (1328 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 507)  (1329 507)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g2_6
 (24 11)  (1330 507)  (1330 507)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g2_6
 (25 11)  (1331 507)  (1331 507)  routing T_25_31.sp4_h_r_46 <X> T_25_31.lc_trk_g2_6
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (4 12)  (1310 508)  (1310 508)  routing T_25_31.sp4_h_l_44 <X> T_25_31.sp4_v_b_9
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_6
 (27 12)  (1333 508)  (1333 508)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.wire_bram/ram/WDATA_9
 (28 12)  (1334 508)  (1334 508)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.wire_bram/ram/WDATA_9
 (29 12)  (1335 508)  (1335 508)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (37 12)  (1343 508)  (1343 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (5 13)  (1311 509)  (1311 509)  routing T_25_31.sp4_h_l_44 <X> T_25_31.sp4_v_b_9
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp12_v_t_7 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (22 13)  (1328 509)  (1328 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 509)  (1329 509)  routing T_25_31.sp4_v_t_31 <X> T_25_31.lc_trk_g3_2
 (24 13)  (1330 509)  (1330 509)  routing T_25_31.sp4_v_t_31 <X> T_25_31.lc_trk_g3_2
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (30 13)  (1336 509)  (1336 509)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.wire_bram/ram/WDATA_9
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 510)  (1321 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (16 14)  (1322 510)  (1322 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_7
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (15 15)  (1321 511)  (1321 511)  routing T_25_31.sp4_v_b_44 <X> T_25_31.lc_trk_g3_4
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp4_v_b_44 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7


LogicTile_26_31

 (19 3)  (1367 499)  (1367 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_27_31

 (19 5)  (1421 501)  (1421 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_29_31

 (3 0)  (1513 496)  (1513 496)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_v_b_0


LogicTile_30_31

 (3 3)  (1567 499)  (1567 499)  routing T_30_31.sp12_v_b_0 <X> T_30_31.sp12_h_l_23


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 494)  (11 494)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7
 (8 15)  (9 495)  (9 495)  routing T_0_30.span4_horz_15 <X> T_0_30.lc_trk_g1_7


LogicTile_3_30

 (13 3)  (139 483)  (139 483)  routing T_3_30.sp4_v_b_9 <X> T_3_30.sp4_h_l_39


LogicTile_5_30

 (2 12)  (236 492)  (236 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_30

 (3 2)  (345 482)  (345 482)  routing T_7_30.sp12_h_r_0 <X> T_7_30.sp12_h_l_23
 (4 2)  (346 482)  (346 482)  routing T_7_30.sp4_v_b_4 <X> T_7_30.sp4_v_t_37
 (6 2)  (348 482)  (348 482)  routing T_7_30.sp4_v_b_4 <X> T_7_30.sp4_v_t_37
 (3 3)  (345 483)  (345 483)  routing T_7_30.sp12_h_r_0 <X> T_7_30.sp12_h_l_23


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 483)  (404 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (9 3)  (405 483)  (405 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (10 3)  (406 483)  (406 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (0 4)  (396 484)  (396 484)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.wire_bram/ram/WCLKE
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (25 4)  (421 484)  (421 484)  routing T_8_30.sp4_v_b_10 <X> T_8_30.lc_trk_g1_2
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.wire_bram/ram/WCLKE
 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (418 485)  (418 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 485)  (419 485)  routing T_8_30.sp4_v_b_10 <X> T_8_30.lc_trk_g1_2
 (25 5)  (421 485)  (421 485)  routing T_8_30.sp4_v_b_10 <X> T_8_30.lc_trk_g1_2
 (4 6)  (400 486)  (400 486)  routing T_8_30.sp4_v_b_3 <X> T_8_30.sp4_v_t_38
 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (10 7)  (406 487)  (406 487)  routing T_8_30.sp4_h_l_46 <X> T_8_30.sp4_v_t_41
 (18 7)  (414 487)  (414 487)  routing T_8_30.sp4_r_v_b_29 <X> T_8_30.lc_trk_g1_5
 (25 8)  (421 488)  (421 488)  routing T_8_30.sp12_v_b_2 <X> T_8_30.lc_trk_g2_2
 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (40 8)  (436 488)  (436 488)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (22 9)  (418 489)  (418 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (420 489)  (420 489)  routing T_8_30.sp12_v_b_2 <X> T_8_30.lc_trk_g2_2
 (25 9)  (421 489)  (421 489)  routing T_8_30.sp12_v_b_2 <X> T_8_30.lc_trk_g2_2
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.wire_bram/ram/WDATA_3
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (19 0)  (457 480)  (457 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 4)  (440 484)  (440 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 8)  (457 488)  (457 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (9 15)  (447 495)  (447 495)  routing T_9_30.sp4_v_b_10 <X> T_9_30.sp4_v_t_47


LogicTile_11_30

 (19 10)  (565 490)  (565 490)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_30

 (3 2)  (765 482)  (765 482)  routing T_15_30.sp12_h_r_0 <X> T_15_30.sp12_h_l_23
 (3 3)  (765 483)  (765 483)  routing T_15_30.sp12_h_r_0 <X> T_15_30.sp12_h_l_23


LogicTile_17_30

 (5 0)  (879 480)  (879 480)  routing T_17_30.sp4_v_b_6 <X> T_17_30.sp4_h_r_0
 (4 1)  (878 481)  (878 481)  routing T_17_30.sp4_v_b_6 <X> T_17_30.sp4_h_r_0
 (6 1)  (880 481)  (880 481)  routing T_17_30.sp4_v_b_6 <X> T_17_30.sp4_h_r_0


LogicTile_18_30

 (12 8)  (940 488)  (940 488)  routing T_18_30.sp4_v_b_8 <X> T_18_30.sp4_h_r_8
 (11 9)  (939 489)  (939 489)  routing T_18_30.sp4_v_b_8 <X> T_18_30.sp4_h_r_8


LogicTile_19_30

 (3 2)  (985 482)  (985 482)  routing T_19_30.sp12_h_r_0 <X> T_19_30.sp12_h_l_23
 (3 3)  (985 483)  (985 483)  routing T_19_30.sp12_h_r_0 <X> T_19_30.sp12_h_l_23


LogicTile_20_30

 (6 2)  (1042 482)  (1042 482)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37
 (5 3)  (1041 483)  (1041 483)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37


LogicTile_21_30

 (8 8)  (1098 488)  (1098 488)  routing T_21_30.sp4_v_b_1 <X> T_21_30.sp4_h_r_7
 (9 8)  (1099 488)  (1099 488)  routing T_21_30.sp4_v_b_1 <X> T_21_30.sp4_h_r_7
 (10 8)  (1100 488)  (1100 488)  routing T_21_30.sp4_v_b_1 <X> T_21_30.sp4_h_r_7
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_h_l_37 <X> T_21_30.sp4_h_r_8
 (13 9)  (1103 489)  (1103 489)  routing T_21_30.sp4_h_l_37 <X> T_21_30.sp4_h_r_8
 (5 12)  (1095 492)  (1095 492)  routing T_21_30.sp4_v_b_9 <X> T_21_30.sp4_h_r_9
 (6 13)  (1096 493)  (1096 493)  routing T_21_30.sp4_v_b_9 <X> T_21_30.sp4_h_r_9


LogicTile_22_30

 (19 5)  (1163 485)  (1163 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 9)  (1155 489)  (1155 489)  routing T_22_30.sp4_h_l_45 <X> T_22_30.sp4_h_r_8


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_37
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 482)  (1321 482)  routing T_25_30.sp4_v_t_8 <X> T_25_30.lc_trk_g0_5
 (16 2)  (1322 482)  (1322 482)  routing T_25_30.sp4_v_t_8 <X> T_25_30.lc_trk_g0_5
 (17 2)  (1323 482)  (1323 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36
 (14 3)  (1320 483)  (1320 483)  routing T_25_30.sp4_h_r_4 <X> T_25_30.lc_trk_g0_4
 (15 3)  (1321 483)  (1321 483)  routing T_25_30.sp4_h_r_4 <X> T_25_30.lc_trk_g0_4
 (16 3)  (1322 483)  (1322 483)  routing T_25_30.sp4_h_r_4 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (8 4)  (1314 484)  (1314 484)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_r_4
 (9 4)  (1315 484)  (1315 484)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_r_4
 (10 4)  (1316 484)  (1316 484)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_r_4
 (29 4)  (1335 484)  (1335 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (1336 484)  (1336 484)  routing T_25_30.lc_trk_g0_5 <X> T_25_30.wire_bram/ram/WDATA_5
 (37 4)  (1343 484)  (1343 484)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (4 6)  (1310 486)  (1310 486)  routing T_25_30.sp4_v_b_3 <X> T_25_30.sp4_v_t_38
 (4 7)  (1310 487)  (1310 487)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_l_38
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (8 7)  (1314 487)  (1314 487)  routing T_25_30.sp4_v_b_1 <X> T_25_30.sp4_v_t_41
 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_v_b_1 <X> T_25_30.sp4_v_t_41
 (11 10)  (1317 490)  (1317 490)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_v_t_45
 (9 11)  (1315 491)  (1315 491)  routing T_25_30.sp4_v_b_11 <X> T_25_30.sp4_v_t_42
 (10 11)  (1316 491)  (1316 491)  routing T_25_30.sp4_v_b_11 <X> T_25_30.sp4_v_t_42
 (21 12)  (1327 492)  (1327 492)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g3_3
 (22 12)  (1328 492)  (1328 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 492)  (1329 492)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g3_3
 (25 12)  (1331 492)  (1331 492)  routing T_25_30.bnl_op_2 <X> T_25_30.lc_trk_g3_2
 (27 12)  (1333 492)  (1333 492)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_1
 (28 12)  (1334 492)  (1334 492)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_1
 (29 12)  (1335 492)  (1335 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (22 13)  (1328 493)  (1328 493)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 493)  (1331 493)  routing T_25_30.bnl_op_2 <X> T_25_30.lc_trk_g3_2
 (30 13)  (1336 493)  (1336 493)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.wire_bram/ram/WDATA_1
 (38 13)  (1344 493)  (1344 493)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE
 (5 15)  (1311 495)  (1311 495)  routing T_25_30.sp4_h_l_44 <X> T_25_30.sp4_v_t_44


LogicTile_26_30

 (12 11)  (1360 491)  (1360 491)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_t_45


LogicTile_4_29

 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_v_t_36


LogicTile_7_29

 (19 4)  (361 468)  (361 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 3)  (415 467)  (415 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (14 6)  (410 470)  (410 470)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g1_4
 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_v_t_41
 (9 7)  (405 471)  (405 471)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_v_t_41
 (16 7)  (412 471)  (412 471)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g1_4
 (17 7)  (413 471)  (413 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 8)  (423 472)  (423 472)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 472)  (426 472)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_bram/ram/WDATA_11
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 478)  (413 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (18 15)  (414 479)  (414 479)  routing T_8_29.sp4_r_v_b_45 <X> T_8_29.lc_trk_g3_5


LogicTile_9_29

 (9 1)  (447 465)  (447 465)  routing T_9_29.sp4_v_t_36 <X> T_9_29.sp4_v_b_1
 (19 1)  (457 465)  (457 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (1 3)  (439 467)  (439 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (8 11)  (446 475)  (446 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42
 (10 11)  (448 475)  (448 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42


LogicTile_11_29

 (3 6)  (549 470)  (549 470)  routing T_11_29.sp12_h_r_0 <X> T_11_29.sp12_v_t_23
 (3 7)  (549 471)  (549 471)  routing T_11_29.sp12_h_r_0 <X> T_11_29.sp12_v_t_23


LogicTile_12_29

 (3 1)  (603 465)  (603 465)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_v_b_0


LogicTile_15_29

 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0


LogicTile_16_29

 (3 11)  (819 475)  (819 475)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_l_22


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_v_b_0
 (8 3)  (882 467)  (882 467)  routing T_17_29.sp4_v_b_10 <X> T_17_29.sp4_v_t_36
 (10 3)  (884 467)  (884 467)  routing T_17_29.sp4_v_b_10 <X> T_17_29.sp4_v_t_36


LogicTile_18_29

 (31 2)  (959 466)  (959 466)  routing T_18_29.lc_trk_g0_4 <X> T_18_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 466)  (960 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (968 466)  (968 466)  LC_1 Logic Functioning bit
 (41 2)  (969 466)  (969 466)  LC_1 Logic Functioning bit
 (42 2)  (970 466)  (970 466)  LC_1 Logic Functioning bit
 (43 2)  (971 466)  (971 466)  LC_1 Logic Functioning bit
 (14 3)  (942 467)  (942 467)  routing T_18_29.sp4_r_v_b_28 <X> T_18_29.lc_trk_g0_4
 (17 3)  (945 467)  (945 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (40 3)  (968 467)  (968 467)  LC_1 Logic Functioning bit
 (41 3)  (969 467)  (969 467)  LC_1 Logic Functioning bit
 (42 3)  (970 467)  (970 467)  LC_1 Logic Functioning bit
 (43 3)  (971 467)  (971 467)  LC_1 Logic Functioning bit
 (51 3)  (979 467)  (979 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23


LogicTile_21_29

 (8 4)  (1098 468)  (1098 468)  routing T_21_29.sp4_v_b_10 <X> T_21_29.sp4_h_r_4
 (9 4)  (1099 468)  (1099 468)  routing T_21_29.sp4_v_b_10 <X> T_21_29.sp4_h_r_4
 (10 4)  (1100 468)  (1100 468)  routing T_21_29.sp4_v_b_10 <X> T_21_29.sp4_h_r_4
 (8 12)  (1098 476)  (1098 476)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_h_r_10
 (9 12)  (1099 476)  (1099 476)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_h_r_10
 (10 12)  (1100 476)  (1100 476)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_h_r_10
 (11 12)  (1101 476)  (1101 476)  routing T_21_29.sp4_h_r_6 <X> T_21_29.sp4_v_b_11


LogicTile_23_29

 (3 2)  (1201 466)  (1201 466)  routing T_23_29.sp12_h_r_0 <X> T_23_29.sp12_h_l_23
 (3 3)  (1201 467)  (1201 467)  routing T_23_29.sp12_h_r_0 <X> T_23_29.sp12_h_l_23
 (14 5)  (1212 469)  (1212 469)  routing T_23_29.sp12_h_r_16 <X> T_23_29.lc_trk_g1_0
 (16 5)  (1214 469)  (1214 469)  routing T_23_29.sp12_h_r_16 <X> T_23_29.lc_trk_g1_0
 (17 5)  (1215 469)  (1215 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 11)  (1220 475)  (1220 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 475)  (1221 475)  routing T_23_29.sp4_h_r_30 <X> T_23_29.lc_trk_g2_6
 (24 11)  (1222 475)  (1222 475)  routing T_23_29.sp4_h_r_30 <X> T_23_29.lc_trk_g2_6
 (25 11)  (1223 475)  (1223 475)  routing T_23_29.sp4_h_r_30 <X> T_23_29.lc_trk_g2_6
 (26 12)  (1224 476)  (1224 476)  routing T_23_29.lc_trk_g2_6 <X> T_23_29.wire_logic_cluster/lc_6/in_0
 (32 12)  (1230 476)  (1230 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 476)  (1232 476)  routing T_23_29.lc_trk_g1_0 <X> T_23_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 476)  (1234 476)  LC_6 Logic Functioning bit
 (38 12)  (1236 476)  (1236 476)  LC_6 Logic Functioning bit
 (26 13)  (1224 477)  (1224 477)  routing T_23_29.lc_trk_g2_6 <X> T_23_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 477)  (1226 477)  routing T_23_29.lc_trk_g2_6 <X> T_23_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 477)  (1227 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 477)  (1235 477)  LC_6 Logic Functioning bit
 (39 13)  (1237 477)  (1237 477)  LC_6 Logic Functioning bit
 (46 13)  (1244 477)  (1244 477)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_24_29

 (26 4)  (1278 468)  (1278 468)  routing T_24_29.lc_trk_g2_6 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 468)  (1280 468)  routing T_24_29.lc_trk_g2_1 <X> T_24_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 468)  (1281 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (1288 468)  (1288 468)  LC_2 Logic Functioning bit
 (38 4)  (1290 468)  (1290 468)  LC_2 Logic Functioning bit
 (41 4)  (1293 468)  (1293 468)  LC_2 Logic Functioning bit
 (43 4)  (1295 468)  (1295 468)  LC_2 Logic Functioning bit
 (26 5)  (1278 469)  (1278 469)  routing T_24_29.lc_trk_g2_6 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 469)  (1280 469)  routing T_24_29.lc_trk_g2_6 <X> T_24_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 469)  (1281 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (17 8)  (1269 472)  (1269 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1270 473)  (1270 473)  routing T_24_29.sp4_r_v_b_33 <X> T_24_29.lc_trk_g2_1
 (22 11)  (1274 475)  (1274 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 475)  (1277 475)  routing T_24_29.sp4_r_v_b_38 <X> T_24_29.lc_trk_g2_6


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 466)  (1310 466)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_37
 (6 2)  (1312 466)  (1312 466)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_37
 (14 2)  (1320 466)  (1320 466)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (14 3)  (1320 467)  (1320 467)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (16 3)  (1322 467)  (1322 467)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (17 3)  (1323 467)  (1323 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (27 4)  (1333 468)  (1333 468)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.wire_bram/ram/WDATA_13
 (28 4)  (1334 468)  (1334 468)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.wire_bram/ram/WDATA_13
 (29 4)  (1335 468)  (1335 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 468)  (1336 468)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.wire_bram/ram/WDATA_13
 (39 4)  (1345 468)  (1345 468)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (8 7)  (1314 471)  (1314 471)  routing T_25_29.sp4_h_l_41 <X> T_25_29.sp4_v_t_41
 (17 10)  (1323 474)  (1323 474)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1324 474)  (1324 474)  routing T_25_29.bnl_op_5 <X> T_25_29.lc_trk_g2_5
 (4 11)  (1310 475)  (1310 475)  routing T_25_29.sp4_h_r_10 <X> T_25_29.sp4_h_l_43
 (6 11)  (1312 475)  (1312 475)  routing T_25_29.sp4_h_r_10 <X> T_25_29.sp4_h_l_43
 (18 11)  (1324 475)  (1324 475)  routing T_25_29.bnl_op_5 <X> T_25_29.lc_trk_g2_5
 (28 12)  (1334 476)  (1334 476)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_bram/ram/WDATA_9
 (29 12)  (1335 476)  (1335 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (1336 476)  (1336 476)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_bram/ram/WDATA_9
 (37 12)  (1343 476)  (1343 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 478)  (1320 478)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g3_4
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g0_4 <X> T_25_29.wire_bram/ram/RE
 (8 15)  (1314 479)  (1314 479)  routing T_25_29.sp4_h_l_47 <X> T_25_29.sp4_v_t_47
 (15 15)  (1321 479)  (1321 479)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g3_4
 (16 15)  (1322 479)  (1322 479)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g3_4
 (17 15)  (1323 479)  (1323 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_27_29

 (3 0)  (1405 464)  (1405 464)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_v_b_0


LogicTile_29_29

 (8 14)  (1518 478)  (1518 478)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_47
 (9 14)  (1519 478)  (1519 478)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_47
 (10 14)  (1520 478)  (1520 478)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_h_l_47


LogicTile_3_28

 (11 2)  (137 450)  (137 450)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_v_t_39
 (12 3)  (138 451)  (138 451)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_v_t_39


LogicTile_4_28

 (19 1)  (199 449)  (199 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_5_28

 (31 0)  (265 448)  (265 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 448)  (267 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 448)  (268 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 448)  (274 448)  LC_0 Logic Functioning bit
 (41 0)  (275 448)  (275 448)  LC_0 Logic Functioning bit
 (42 0)  (276 448)  (276 448)  LC_0 Logic Functioning bit
 (43 0)  (277 448)  (277 448)  LC_0 Logic Functioning bit
 (52 0)  (286 448)  (286 448)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (274 449)  (274 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (42 1)  (276 449)  (276 449)  LC_0 Logic Functioning bit
 (43 1)  (277 449)  (277 449)  LC_0 Logic Functioning bit
 (14 15)  (248 463)  (248 463)  routing T_5_28.sp4_h_l_17 <X> T_5_28.lc_trk_g3_4
 (15 15)  (249 463)  (249 463)  routing T_5_28.sp4_h_l_17 <X> T_5_28.lc_trk_g3_4
 (16 15)  (250 463)  (250 463)  routing T_5_28.sp4_h_l_17 <X> T_5_28.lc_trk_g3_4
 (17 15)  (251 463)  (251 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_7_28

 (9 6)  (351 454)  (351 454)  routing T_7_28.sp4_v_b_4 <X> T_7_28.sp4_h_l_41


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 452)  (396 452)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (38 9)  (434 457)  (434 457)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE


LogicTile_9_28

 (4 2)  (442 450)  (442 450)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_v_t_37
 (6 2)  (444 450)  (444 450)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_v_t_37
 (5 3)  (443 451)  (443 451)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_v_t_37
 (8 5)  (446 453)  (446 453)  routing T_9_28.sp4_v_t_36 <X> T_9_28.sp4_v_b_4
 (10 5)  (448 453)  (448 453)  routing T_9_28.sp4_v_t_36 <X> T_9_28.sp4_v_b_4
 (13 6)  (451 454)  (451 454)  routing T_9_28.sp4_v_b_5 <X> T_9_28.sp4_v_t_40
 (9 7)  (447 455)  (447 455)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_v_t_41
 (10 7)  (448 455)  (448 455)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_v_t_41
 (11 10)  (449 458)  (449 458)  routing T_9_28.sp4_v_b_5 <X> T_9_28.sp4_v_t_45
 (12 11)  (450 459)  (450 459)  routing T_9_28.sp4_v_b_5 <X> T_9_28.sp4_v_t_45
 (11 14)  (449 462)  (449 462)  routing T_9_28.sp4_v_b_3 <X> T_9_28.sp4_v_t_46
 (13 14)  (451 462)  (451 462)  routing T_9_28.sp4_v_b_3 <X> T_9_28.sp4_v_t_46


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_13_28

 (4 11)  (658 459)  (658 459)  routing T_13_28.sp4_v_b_1 <X> T_13_28.sp4_h_l_43


LogicTile_17_28

 (8 7)  (882 455)  (882 455)  routing T_17_28.sp4_v_b_1 <X> T_17_28.sp4_v_t_41
 (10 7)  (884 455)  (884 455)  routing T_17_28.sp4_v_b_1 <X> T_17_28.sp4_v_t_41
 (19 10)  (893 458)  (893 458)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_19_28

 (13 10)  (995 458)  (995 458)  routing T_19_28.sp4_v_b_8 <X> T_19_28.sp4_v_t_45
 (3 12)  (985 460)  (985 460)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1
 (3 13)  (985 461)  (985 461)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_21_28

 (8 0)  (1098 448)  (1098 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (9 0)  (1099 448)  (1099 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (10 0)  (1100 448)  (1100 448)  routing T_21_28.sp4_v_b_7 <X> T_21_28.sp4_h_r_1
 (8 12)  (1098 460)  (1098 460)  routing T_21_28.sp4_v_b_4 <X> T_21_28.sp4_h_r_10
 (9 12)  (1099 460)  (1099 460)  routing T_21_28.sp4_v_b_4 <X> T_21_28.sp4_h_r_10
 (10 12)  (1100 460)  (1100 460)  routing T_21_28.sp4_v_b_4 <X> T_21_28.sp4_h_r_10


LogicTile_22_28

 (19 14)  (1163 462)  (1163 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_28

 (14 2)  (1266 450)  (1266 450)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (15 3)  (1267 451)  (1267 451)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (16 3)  (1268 451)  (1268 451)  routing T_24_28.sp4_h_l_1 <X> T_24_28.lc_trk_g0_4
 (17 3)  (1269 451)  (1269 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 10)  (1273 458)  (1273 458)  routing T_24_28.sp4_h_l_34 <X> T_24_28.lc_trk_g2_7
 (22 10)  (1274 458)  (1274 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 458)  (1275 458)  routing T_24_28.sp4_h_l_34 <X> T_24_28.lc_trk_g2_7
 (24 10)  (1276 458)  (1276 458)  routing T_24_28.sp4_h_l_34 <X> T_24_28.lc_trk_g2_7
 (26 10)  (1278 458)  (1278 458)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_5/in_0
 (31 10)  (1283 458)  (1283 458)  routing T_24_28.lc_trk_g0_4 <X> T_24_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 458)  (1284 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 458)  (1288 458)  LC_5 Logic Functioning bit
 (38 10)  (1290 458)  (1290 458)  LC_5 Logic Functioning bit
 (21 11)  (1273 459)  (1273 459)  routing T_24_28.sp4_h_l_34 <X> T_24_28.lc_trk_g2_7
 (26 11)  (1278 459)  (1278 459)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 459)  (1280 459)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 459)  (1281 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 459)  (1289 459)  LC_5 Logic Functioning bit
 (39 11)  (1291 459)  (1291 459)  LC_5 Logic Functioning bit
 (26 12)  (1278 460)  (1278 460)  routing T_24_28.lc_trk_g3_7 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 460)  (1283 460)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 460)  (1284 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 460)  (1285 460)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 460)  (1288 460)  LC_6 Logic Functioning bit
 (38 12)  (1290 460)  (1290 460)  LC_6 Logic Functioning bit
 (26 13)  (1278 461)  (1278 461)  routing T_24_28.lc_trk_g3_7 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 461)  (1279 461)  routing T_24_28.lc_trk_g3_7 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 461)  (1280 461)  routing T_24_28.lc_trk_g3_7 <X> T_24_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 461)  (1281 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 461)  (1283 461)  routing T_24_28.lc_trk_g2_7 <X> T_24_28.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 461)  (1289 461)  LC_6 Logic Functioning bit
 (39 13)  (1291 461)  (1291 461)  LC_6 Logic Functioning bit
 (53 13)  (1305 461)  (1305 461)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (1273 462)  (1273 462)  routing T_24_28.sp4_v_t_26 <X> T_24_28.lc_trk_g3_7
 (22 14)  (1274 462)  (1274 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 462)  (1275 462)  routing T_24_28.sp4_v_t_26 <X> T_24_28.lc_trk_g3_7
 (21 15)  (1273 463)  (1273 463)  routing T_24_28.sp4_v_t_26 <X> T_24_28.lc_trk_g3_7


RAM_Tile_25_28

 (12 3)  (1318 451)  (1318 451)  routing T_25_28.sp4_h_l_39 <X> T_25_28.sp4_v_t_39
 (6 6)  (1312 454)  (1312 454)  routing T_25_28.sp4_h_l_47 <X> T_25_28.sp4_v_t_38
 (6 10)  (1312 458)  (1312 458)  routing T_25_28.sp4_h_l_36 <X> T_25_28.sp4_v_t_43
 (8 15)  (1314 463)  (1314 463)  routing T_25_28.sp4_h_l_47 <X> T_25_28.sp4_v_t_47


LogicTile_27_28

 (8 2)  (1410 450)  (1410 450)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_h_l_36
 (9 2)  (1411 450)  (1411 450)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_h_l_36
 (4 12)  (1406 460)  (1406 460)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_v_b_9
 (6 12)  (1408 460)  (1408 460)  routing T_27_28.sp4_v_t_36 <X> T_27_28.sp4_v_b_9


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (5 4)  (1731 452)  (1731 452)  routing T_33_28.span4_vert_b_5 <X> T_33_28.lc_trk_g0_5
 (7 4)  (1733 452)  (1733 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g0_5 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 452)  (1739 452)  routing T_33_28.lc_trk_g0_6 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (8 5)  (1734 453)  (1734 453)  routing T_33_28.span4_vert_b_5 <X> T_33_28.lc_trk_g0_5
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_6 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 454)  (1730 454)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g0_6
 (5 7)  (1731 455)  (1731 455)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g0_6
 (7 7)  (1733 455)  (1733 455)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 7)  (418 439)  (418 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_bram/ram/WDATA_11
 (30 9)  (426 441)  (426 441)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_bram/ram/WDATA_11
 (41 9)  (437 441)  (437 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (6 10)  (402 442)  (402 442)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_v_t_43
 (5 11)  (401 443)  (401 443)  routing T_8_27.sp4_v_b_3 <X> T_8_27.sp4_v_t_43
 (17 11)  (413 443)  (413 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (11 2)  (449 434)  (449 434)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (13 2)  (451 434)  (451 434)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (12 3)  (450 435)  (450 435)  routing T_9_27.sp4_h_r_8 <X> T_9_27.sp4_v_t_39
 (19 3)  (457 435)  (457 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 6)  (441 438)  (441 438)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_v_t_23
 (4 10)  (442 442)  (442 442)  routing T_9_27.sp4_v_b_6 <X> T_9_27.sp4_v_t_43


LogicTile_11_27

 (11 10)  (557 442)  (557 442)  routing T_11_27.sp4_v_b_0 <X> T_11_27.sp4_v_t_45
 (13 10)  (559 442)  (559 442)  routing T_11_27.sp4_v_b_0 <X> T_11_27.sp4_v_t_45


LogicTile_13_27

 (19 1)  (673 433)  (673 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0
 (11 11)  (665 443)  (665 443)  routing T_13_27.sp4_h_r_8 <X> T_13_27.sp4_h_l_45


LogicTile_14_27

 (3 0)  (711 432)  (711 432)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_v_b_0


LogicTile_15_27

 (12 12)  (774 444)  (774 444)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_r_11
 (11 13)  (773 445)  (773 445)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_r_11


LogicTile_17_27

 (3 6)  (877 438)  (877 438)  routing T_17_27.sp12_v_b_0 <X> T_17_27.sp12_v_t_23
 (12 10)  (886 442)  (886 442)  routing T_17_27.sp4_v_b_8 <X> T_17_27.sp4_h_l_45


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_19_27

 (10 7)  (992 439)  (992 439)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_t_41
 (6 8)  (988 440)  (988 440)  routing T_19_27.sp4_v_t_38 <X> T_19_27.sp4_v_b_6
 (5 9)  (987 441)  (987 441)  routing T_19_27.sp4_v_t_38 <X> T_19_27.sp4_v_b_6


LogicTile_20_27

 (11 0)  (1047 432)  (1047 432)  routing T_20_27.sp4_h_r_9 <X> T_20_27.sp4_v_b_2


LogicTile_21_27

 (2 8)  (1092 440)  (1092 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 10)  (1094 442)  (1094 442)  routing T_21_27.sp4_v_b_6 <X> T_21_27.sp4_v_t_43
 (8 13)  (1098 445)  (1098 445)  routing T_21_27.sp4_h_r_10 <X> T_21_27.sp4_v_b_10


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_v_t_23 <X> T_22_27.sp12_v_b_0


LogicTile_23_27

 (5 5)  (1203 437)  (1203 437)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_3


LogicTile_24_27

 (11 2)  (1263 434)  (1263 434)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_t_39
 (4 4)  (1256 436)  (1256 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (6 4)  (1258 436)  (1258 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (5 5)  (1257 437)  (1257 437)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_27

 (8 1)  (1314 433)  (1314 433)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_v_b_1
 (8 3)  (1314 435)  (1314 435)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_36
 (10 3)  (1316 435)  (1316 435)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_36
 (6 6)  (1312 438)  (1312 438)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_38
 (5 7)  (1311 439)  (1311 439)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_38
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_v_t_42
 (9 11)  (1315 443)  (1315 443)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_v_t_42
 (10 11)  (1316 443)  (1316 443)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_v_t_42
 (8 14)  (1314 446)  (1314 446)  routing T_25_27.sp4_v_t_41 <X> T_25_27.sp4_h_l_47
 (9 14)  (1315 446)  (1315 446)  routing T_25_27.sp4_v_t_41 <X> T_25_27.sp4_h_l_47
 (10 14)  (1316 446)  (1316 446)  routing T_25_27.sp4_v_t_41 <X> T_25_27.sp4_h_l_47


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (19 13)  (1367 445)  (1367 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_29_27

 (3 0)  (1513 432)  (1513 432)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_v_b_0


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (5 0)  (1623 432)  (1623 432)  routing T_31_27.sp4_v_b_0 <X> T_31_27.sp4_h_r_0
 (6 1)  (1624 433)  (1624 433)  routing T_31_27.sp4_v_b_0 <X> T_31_27.sp4_h_r_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (11 6)  (1737 438)  (1737 438)  routing T_33_27.span4_horz_13 <X> T_33_27.span4_vert_t_14
 (12 6)  (1738 438)  (1738 438)  routing T_33_27.span4_horz_13 <X> T_33_27.span4_vert_t_14
 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_3_26

 (4 14)  (130 430)  (130 430)  routing T_3_26.sp4_v_b_9 <X> T_3_26.sp4_v_t_44


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (421 416)  (421 416)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g0_2
 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 417)  (418 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 417)  (419 417)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g0_2
 (24 1)  (420 417)  (420 417)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g0_2
 (25 1)  (421 417)  (421 417)  routing T_8_26.sp4_h_l_7 <X> T_8_26.lc_trk_g0_2
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (25 4)  (421 420)  (421 420)  routing T_8_26.sp4_v_b_10 <X> T_8_26.lc_trk_g1_2
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g0_2 <X> T_8_26.wire_bram/ram/WCLKE
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (418 421)  (418 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 421)  (419 421)  routing T_8_26.sp4_v_b_10 <X> T_8_26.lc_trk_g1_2
 (25 5)  (421 421)  (421 421)  routing T_8_26.sp4_v_b_10 <X> T_8_26.lc_trk_g1_2
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (414 423)  (414 423)  routing T_8_26.sp4_r_v_b_29 <X> T_8_26.lc_trk_g1_5
 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (40 9)  (436 425)  (436 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (9 15)  (405 431)  (405 431)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_47


LogicTile_9_26

 (8 15)  (446 431)  (446 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47
 (9 15)  (447 431)  (447 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47
 (10 15)  (448 431)  (448 431)  routing T_9_26.sp4_h_r_4 <X> T_9_26.sp4_v_t_47


LogicTile_10_26

 (1 3)  (493 419)  (493 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 6)  (495 422)  (495 422)  routing T_10_26.sp12_v_b_0 <X> T_10_26.sp12_v_t_23


LogicTile_11_26

 (10 10)  (556 426)  (556 426)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_h_l_42


LogicTile_17_26

 (8 4)  (882 420)  (882 420)  routing T_17_26.sp4_v_b_10 <X> T_17_26.sp4_h_r_4
 (9 4)  (883 420)  (883 420)  routing T_17_26.sp4_v_b_10 <X> T_17_26.sp4_h_r_4
 (10 4)  (884 420)  (884 420)  routing T_17_26.sp4_v_b_10 <X> T_17_26.sp4_h_r_4
 (4 10)  (878 426)  (878 426)  routing T_17_26.sp4_v_b_6 <X> T_17_26.sp4_v_t_43
 (3 11)  (877 427)  (877 427)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_l_22


LogicTile_18_26

 (0 2)  (928 418)  (928 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (1 2)  (929 418)  (929 418)  routing T_18_26.glb_netwk_6 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 418)  (949 418)  routing T_18_26.sp4_v_b_15 <X> T_18_26.lc_trk_g0_7
 (22 2)  (950 418)  (950 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 418)  (951 418)  routing T_18_26.sp4_v_b_15 <X> T_18_26.lc_trk_g0_7
 (21 3)  (949 419)  (949 419)  routing T_18_26.sp4_v_b_15 <X> T_18_26.lc_trk_g0_7
 (12 4)  (940 420)  (940 420)  routing T_18_26.sp4_v_b_11 <X> T_18_26.sp4_h_r_5
 (21 4)  (949 420)  (949 420)  routing T_18_26.wire_logic_cluster/lc_3/out <X> T_18_26.lc_trk_g1_3
 (22 4)  (950 420)  (950 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 420)  (955 420)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 420)  (959 420)  routing T_18_26.lc_trk_g1_4 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 420)  (962 420)  routing T_18_26.lc_trk_g1_4 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 420)  (965 420)  LC_2 Logic Functioning bit
 (39 4)  (967 420)  (967 420)  LC_2 Logic Functioning bit
 (41 4)  (969 420)  (969 420)  LC_2 Logic Functioning bit
 (43 4)  (971 420)  (971 420)  LC_2 Logic Functioning bit
 (45 4)  (973 420)  (973 420)  LC_2 Logic Functioning bit
 (46 4)  (974 420)  (974 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (976 420)  (976 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (939 421)  (939 421)  routing T_18_26.sp4_v_b_11 <X> T_18_26.sp4_h_r_5
 (13 5)  (941 421)  (941 421)  routing T_18_26.sp4_v_b_11 <X> T_18_26.sp4_h_r_5
 (30 5)  (958 421)  (958 421)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 421)  (965 421)  LC_2 Logic Functioning bit
 (39 5)  (967 421)  (967 421)  LC_2 Logic Functioning bit
 (41 5)  (969 421)  (969 421)  LC_2 Logic Functioning bit
 (43 5)  (971 421)  (971 421)  LC_2 Logic Functioning bit
 (15 6)  (943 422)  (943 422)  routing T_18_26.sp4_h_r_5 <X> T_18_26.lc_trk_g1_5
 (16 6)  (944 422)  (944 422)  routing T_18_26.sp4_h_r_5 <X> T_18_26.lc_trk_g1_5
 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (954 422)  (954 422)  routing T_18_26.lc_trk_g1_4 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 422)  (962 422)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (45 6)  (973 422)  (973 422)  LC_3 Logic Functioning bit
 (46 6)  (974 422)  (974 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (943 423)  (943 423)  routing T_18_26.bot_op_4 <X> T_18_26.lc_trk_g1_4
 (17 7)  (945 423)  (945 423)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (946 423)  (946 423)  routing T_18_26.sp4_h_r_5 <X> T_18_26.lc_trk_g1_5
 (27 7)  (955 423)  (955 423)  routing T_18_26.lc_trk_g1_4 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.input_2_3
 (34 7)  (962 423)  (962 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.input_2_3
 (35 7)  (963 423)  (963 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.input_2_3
 (36 7)  (964 423)  (964 423)  LC_3 Logic Functioning bit
 (38 7)  (966 423)  (966 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (42 7)  (970 423)  (970 423)  LC_3 Logic Functioning bit
 (14 8)  (942 424)  (942 424)  routing T_18_26.bnl_op_0 <X> T_18_26.lc_trk_g2_0
 (14 9)  (942 425)  (942 425)  routing T_18_26.bnl_op_0 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (11 10)  (939 426)  (939 426)  routing T_18_26.sp4_v_b_5 <X> T_18_26.sp4_v_t_45
 (26 10)  (954 426)  (954 426)  routing T_18_26.lc_trk_g0_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 426)  (956 426)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 426)  (959 426)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 426)  (961 426)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 426)  (962 426)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 426)  (963 426)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (37 10)  (965 426)  (965 426)  LC_5 Logic Functioning bit
 (38 10)  (966 426)  (966 426)  LC_5 Logic Functioning bit
 (39 10)  (967 426)  (967 426)  LC_5 Logic Functioning bit
 (43 10)  (971 426)  (971 426)  LC_5 Logic Functioning bit
 (45 10)  (973 426)  (973 426)  LC_5 Logic Functioning bit
 (52 10)  (980 426)  (980 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (940 427)  (940 427)  routing T_18_26.sp4_v_b_5 <X> T_18_26.sp4_v_t_45
 (26 11)  (954 427)  (954 427)  routing T_18_26.lc_trk_g0_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 427)  (957 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 427)  (960 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 427)  (961 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (34 11)  (962 427)  (962 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (35 11)  (963 427)  (963 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (36 11)  (964 427)  (964 427)  LC_5 Logic Functioning bit
 (37 11)  (965 427)  (965 427)  LC_5 Logic Functioning bit
 (38 11)  (966 427)  (966 427)  LC_5 Logic Functioning bit
 (39 11)  (967 427)  (967 427)  LC_5 Logic Functioning bit
 (25 12)  (953 428)  (953 428)  routing T_18_26.wire_logic_cluster/lc_2/out <X> T_18_26.lc_trk_g3_2
 (27 12)  (955 428)  (955 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 428)  (958 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 428)  (959 428)  routing T_18_26.lc_trk_g0_7 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (969 428)  (969 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (45 12)  (973 428)  (973 428)  LC_6 Logic Functioning bit
 (22 13)  (950 429)  (950 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 429)  (958 429)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 429)  (959 429)  routing T_18_26.lc_trk_g0_7 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 429)  (964 429)  LC_6 Logic Functioning bit
 (37 13)  (965 429)  (965 429)  LC_6 Logic Functioning bit
 (38 13)  (966 429)  (966 429)  LC_6 Logic Functioning bit
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (41 13)  (969 429)  (969 429)  LC_6 Logic Functioning bit
 (43 13)  (971 429)  (971 429)  LC_6 Logic Functioning bit
 (46 13)  (974 429)  (974 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (929 430)  (929 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 430)  (945 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 430)  (946 430)  routing T_18_26.wire_logic_cluster/lc_5/out <X> T_18_26.lc_trk_g3_5
 (25 14)  (953 430)  (953 430)  routing T_18_26.wire_logic_cluster/lc_6/out <X> T_18_26.lc_trk_g3_6
 (0 15)  (928 431)  (928 431)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 431)  (929 431)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_26

 (21 0)  (1003 416)  (1003 416)  routing T_19_26.lft_op_3 <X> T_19_26.lc_trk_g0_3
 (22 0)  (1004 416)  (1004 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 416)  (1006 416)  routing T_19_26.lft_op_3 <X> T_19_26.lc_trk_g0_3
 (0 2)  (982 418)  (982 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (1 2)  (983 418)  (983 418)  routing T_19_26.glb_netwk_6 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (2 2)  (984 418)  (984 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 10)  (1007 426)  (1007 426)  routing T_19_26.wire_logic_cluster/lc_6/out <X> T_19_26.lc_trk_g2_6
 (14 11)  (996 427)  (996 427)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g2_4
 (15 11)  (997 427)  (997 427)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g2_4
 (16 11)  (998 427)  (998 427)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g2_4
 (17 11)  (999 427)  (999 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1004 427)  (1004 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (997 428)  (997 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (16 12)  (998 428)  (998 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (17 12)  (999 428)  (999 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 428)  (1000 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (26 12)  (1008 428)  (1008 428)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 428)  (1011 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 428)  (1013 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 428)  (1014 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 428)  (1015 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 428)  (1016 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 428)  (1020 428)  LC_6 Logic Functioning bit
 (41 12)  (1023 428)  (1023 428)  LC_6 Logic Functioning bit
 (43 12)  (1025 428)  (1025 428)  LC_6 Logic Functioning bit
 (45 12)  (1027 428)  (1027 428)  LC_6 Logic Functioning bit
 (47 12)  (1029 428)  (1029 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1008 429)  (1008 429)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 429)  (1010 429)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 429)  (1011 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 429)  (1012 429)  routing T_19_26.lc_trk_g0_3 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 429)  (1014 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1015 429)  (1015 429)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.input_2_6
 (34 13)  (1016 429)  (1016 429)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.input_2_6
 (36 13)  (1018 429)  (1018 429)  LC_6 Logic Functioning bit
 (37 13)  (1019 429)  (1019 429)  LC_6 Logic Functioning bit
 (39 13)  (1021 429)  (1021 429)  LC_6 Logic Functioning bit
 (40 13)  (1022 429)  (1022 429)  LC_6 Logic Functioning bit
 (42 13)  (1024 429)  (1024 429)  LC_6 Logic Functioning bit
 (0 14)  (982 430)  (982 430)  routing T_19_26.lc_trk_g2_4 <X> T_19_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 430)  (983 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 430)  (996 430)  routing T_19_26.bnl_op_4 <X> T_19_26.lc_trk_g3_4
 (1 15)  (983 431)  (983 431)  routing T_19_26.lc_trk_g2_4 <X> T_19_26.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 431)  (996 431)  routing T_19_26.bnl_op_4 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_20_26

 (6 14)  (1042 430)  (1042 430)  routing T_20_26.sp4_v_b_6 <X> T_20_26.sp4_v_t_44
 (5 15)  (1041 431)  (1041 431)  routing T_20_26.sp4_v_b_6 <X> T_20_26.sp4_v_t_44


LogicTile_21_26

 (12 0)  (1102 416)  (1102 416)  routing T_21_26.sp4_h_l_46 <X> T_21_26.sp4_h_r_2
 (13 1)  (1103 417)  (1103 417)  routing T_21_26.sp4_h_l_46 <X> T_21_26.sp4_h_r_2
 (8 3)  (1098 419)  (1098 419)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_v_t_36
 (9 4)  (1099 420)  (1099 420)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_h_r_4
 (10 4)  (1100 420)  (1100 420)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_h_r_4
 (5 15)  (1095 431)  (1095 431)  routing T_21_26.sp4_h_l_44 <X> T_21_26.sp4_v_t_44


LogicTile_24_26

 (22 6)  (1274 422)  (1274 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 422)  (1275 422)  routing T_24_26.sp12_h_l_12 <X> T_24_26.lc_trk_g1_7
 (27 6)  (1279 422)  (1279 422)  routing T_24_26.lc_trk_g1_7 <X> T_24_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 422)  (1281 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 422)  (1282 422)  routing T_24_26.lc_trk_g1_7 <X> T_24_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 422)  (1283 422)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 422)  (1284 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 422)  (1285 422)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 422)  (1286 422)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (1289 422)  (1289 422)  LC_3 Logic Functioning bit
 (39 6)  (1291 422)  (1291 422)  LC_3 Logic Functioning bit
 (41 6)  (1293 422)  (1293 422)  LC_3 Logic Functioning bit
 (43 6)  (1295 422)  (1295 422)  LC_3 Logic Functioning bit
 (53 6)  (1305 422)  (1305 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (30 7)  (1282 423)  (1282 423)  routing T_24_26.lc_trk_g1_7 <X> T_24_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 423)  (1283 423)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 423)  (1289 423)  LC_3 Logic Functioning bit
 (39 7)  (1291 423)  (1291 423)  LC_3 Logic Functioning bit
 (41 7)  (1293 423)  (1293 423)  LC_3 Logic Functioning bit
 (43 7)  (1295 423)  (1295 423)  LC_3 Logic Functioning bit
 (26 8)  (1278 424)  (1278 424)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_4/in_0
 (37 8)  (1289 424)  (1289 424)  LC_4 Logic Functioning bit
 (39 8)  (1291 424)  (1291 424)  LC_4 Logic Functioning bit
 (40 8)  (1292 424)  (1292 424)  LC_4 Logic Functioning bit
 (42 8)  (1294 424)  (1294 424)  LC_4 Logic Functioning bit
 (26 9)  (1278 425)  (1278 425)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 425)  (1279 425)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 425)  (1280 425)  routing T_24_26.lc_trk_g3_7 <X> T_24_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 425)  (1281 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 425)  (1288 425)  LC_4 Logic Functioning bit
 (38 9)  (1290 425)  (1290 425)  LC_4 Logic Functioning bit
 (41 9)  (1293 425)  (1293 425)  LC_4 Logic Functioning bit
 (43 9)  (1295 425)  (1295 425)  LC_4 Logic Functioning bit
 (53 9)  (1305 425)  (1305 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 14)  (1273 430)  (1273 430)  routing T_24_26.sp4_h_r_39 <X> T_24_26.lc_trk_g3_7
 (22 14)  (1274 430)  (1274 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 430)  (1275 430)  routing T_24_26.sp4_h_r_39 <X> T_24_26.lc_trk_g3_7
 (24 14)  (1276 430)  (1276 430)  routing T_24_26.sp4_h_r_39 <X> T_24_26.lc_trk_g3_7


RAM_Tile_25_26

 (13 0)  (1319 416)  (1319 416)  routing T_25_26.sp4_h_l_39 <X> T_25_26.sp4_v_b_2
 (12 1)  (1318 417)  (1318 417)  routing T_25_26.sp4_h_l_39 <X> T_25_26.sp4_v_b_2
 (8 3)  (1314 419)  (1314 419)  routing T_25_26.sp4_v_b_10 <X> T_25_26.sp4_v_t_36
 (10 3)  (1316 419)  (1316 419)  routing T_25_26.sp4_v_b_10 <X> T_25_26.sp4_v_t_36
 (8 5)  (1314 421)  (1314 421)  routing T_25_26.sp4_h_l_41 <X> T_25_26.sp4_v_b_4
 (9 5)  (1315 421)  (1315 421)  routing T_25_26.sp4_h_l_41 <X> T_25_26.sp4_v_b_4
 (4 6)  (1310 422)  (1310 422)  routing T_25_26.sp4_v_b_3 <X> T_25_26.sp4_v_t_38
 (13 14)  (1319 430)  (1319 430)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_46
 (9 15)  (1315 431)  (1315 431)  routing T_25_26.sp4_v_b_10 <X> T_25_26.sp4_v_t_47


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (5 3)  (12 403)  (12 403)  routing T_0_25.span4_horz_18 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span4_horz_18 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (9 10)  (135 410)  (135 410)  routing T_3_25.sp4_v_b_7 <X> T_3_25.sp4_h_l_42


LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 6)  (410 406)  (410 406)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g1_4
 (9 7)  (405 407)  (405 407)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_41
 (16 7)  (412 407)  (412 407)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g1_4
 (17 7)  (413 407)  (413 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_bram/ram/WDATA_11
 (39 9)  (435 409)  (435 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 11)  (410 411)  (410 411)  routing T_8_25.sp4_r_v_b_36 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_25

 (8 5)  (446 405)  (446 405)  routing T_9_25.sp4_v_t_36 <X> T_9_25.sp4_v_b_4
 (10 5)  (448 405)  (448 405)  routing T_9_25.sp4_v_t_36 <X> T_9_25.sp4_v_b_4
 (19 5)  (457 405)  (457 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 7)  (446 407)  (446 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41
 (10 7)  (448 407)  (448 407)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_41


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 405)  (840 405)  routing T_16_25.bot_op_2 <X> T_16_25.lc_trk_g1_2
 (21 10)  (837 410)  (837 410)  routing T_16_25.bnl_op_7 <X> T_16_25.lc_trk_g2_7
 (22 10)  (838 410)  (838 410)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (837 411)  (837 411)  routing T_16_25.bnl_op_7 <X> T_16_25.lc_trk_g2_7
 (27 12)  (843 412)  (843 412)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 412)  (847 412)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 412)  (849 412)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 412)  (853 412)  LC_6 Logic Functioning bit
 (39 12)  (855 412)  (855 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (52 12)  (868 412)  (868 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (846 413)  (846 413)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 413)  (847 413)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 413)  (853 413)  LC_6 Logic Functioning bit
 (39 13)  (855 413)  (855 413)  LC_6 Logic Functioning bit
 (41 13)  (857 413)  (857 413)  LC_6 Logic Functioning bit
 (43 13)  (859 413)  (859 413)  LC_6 Logic Functioning bit


LogicTile_17_25

 (3 0)  (877 400)  (877 400)  routing T_17_25.sp12_v_t_23 <X> T_17_25.sp12_v_b_0
 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 400)  (898 400)  routing T_17_25.bot_op_3 <X> T_17_25.lc_trk_g0_3
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g1_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (43 0)  (917 400)  (917 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (47 0)  (921 400)  (921 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (41 1)  (915 401)  (915 401)  LC_0 Logic Functioning bit
 (43 1)  (917 401)  (917 401)  LC_0 Logic Functioning bit
 (51 1)  (925 401)  (925 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (888 404)  (888 404)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g1_0
 (17 5)  (891 405)  (891 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (874 414)  (874 414)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 414)  (889 414)  routing T_17_25.sp4_v_t_32 <X> T_17_25.lc_trk_g3_5
 (16 14)  (890 414)  (890 414)  routing T_17_25.sp4_v_t_32 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (874 415)  (874 415)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 415)  (875 415)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_25

 (14 0)  (942 400)  (942 400)  routing T_18_25.lft_op_0 <X> T_18_25.lc_trk_g0_0
 (15 1)  (943 401)  (943 401)  routing T_18_25.lft_op_0 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (15 6)  (943 406)  (943 406)  routing T_18_25.top_op_5 <X> T_18_25.lc_trk_g1_5
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (946 407)  (946 407)  routing T_18_25.top_op_5 <X> T_18_25.lc_trk_g1_5
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 407)  (952 407)  routing T_18_25.top_op_6 <X> T_18_25.lc_trk_g1_6
 (25 7)  (953 407)  (953 407)  routing T_18_25.top_op_6 <X> T_18_25.lc_trk_g1_6
 (21 8)  (949 408)  (949 408)  routing T_18_25.bnl_op_3 <X> T_18_25.lc_trk_g2_3
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (954 408)  (954 408)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 408)  (955 408)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 408)  (964 408)  LC_4 Logic Functioning bit
 (21 9)  (949 409)  (949 409)  routing T_18_25.bnl_op_3 <X> T_18_25.lc_trk_g2_3
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 409)  (958 409)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 409)  (959 409)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 409)  (960 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_25

 (19 3)  (1001 403)  (1001 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_25



LogicTile_21_25

 (9 7)  (1099 407)  (1099 407)  routing T_21_25.sp4_v_b_4 <X> T_21_25.sp4_v_t_41
 (13 12)  (1103 412)  (1103 412)  routing T_21_25.sp4_v_t_46 <X> T_21_25.sp4_v_b_11
 (9 15)  (1099 415)  (1099 415)  routing T_21_25.sp4_v_b_10 <X> T_21_25.sp4_v_t_47


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (3 1)  (1309 401)  (1309 401)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_b_0
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25



LogicTile_27_25

 (3 0)  (1405 400)  (1405 400)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_v_b_0


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (11 2)  (1737 402)  (1737 402)  routing T_33_25.span4_vert_b_1 <X> T_33_25.span4_vert_t_13


IO_Tile_0_24

 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_31 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24

 (9 10)  (81 394)  (81 394)  routing T_2_24.sp4_v_b_7 <X> T_2_24.sp4_h_l_42
 (7 15)  (79 399)  (79 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_24

 (19 7)  (145 391)  (145 391)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (13 14)  (139 398)  (139 398)  routing T_3_24.sp4_v_b_11 <X> T_3_24.sp4_v_t_46


LogicTile_4_24

 (7 15)  (187 399)  (187 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_24

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24

 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (10 7)  (352 391)  (352 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (421 384)  (421 384)  routing T_8_24.sp4_v_b_10 <X> T_8_24.lc_trk_g0_2
 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 385)  (418 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (419 385)  (419 385)  routing T_8_24.sp4_v_b_10 <X> T_8_24.lc_trk_g0_2
 (25 1)  (421 385)  (421 385)  routing T_8_24.sp4_v_b_10 <X> T_8_24.lc_trk_g0_2
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 386)  (413 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 387)  (414 387)  routing T_8_24.sp4_r_v_b_29 <X> T_8_24.lc_trk_g0_5
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g0_2 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.wire_bram/ram/WDATA_3
 (41 8)  (437 392)  (437 392)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (14 10)  (410 394)  (410 394)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g2_4
 (15 11)  (411 395)  (411 395)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g2_4
 (16 11)  (412 395)  (412 395)  routing T_8_24.sp4_h_r_36 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_24

 (9 2)  (447 386)  (447 386)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_l_36
 (9 3)  (447 387)  (447 387)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_v_t_36
 (11 6)  (449 390)  (449 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40
 (13 6)  (451 390)  (451 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40
 (8 9)  (446 393)  (446 393)  routing T_9_24.sp4_v_t_41 <X> T_9_24.sp4_v_b_7
 (10 9)  (448 393)  (448 393)  routing T_9_24.sp4_v_t_41 <X> T_9_24.sp4_v_b_7
 (11 10)  (449 394)  (449 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (13 10)  (451 394)  (451 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (12 11)  (450 395)  (450 395)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (447 399)  (447 399)  routing T_9_24.sp4_v_b_2 <X> T_9_24.sp4_v_t_47
 (10 15)  (448 399)  (448 399)  routing T_9_24.sp4_v_b_2 <X> T_9_24.sp4_v_t_47


LogicTile_10_24

 (19 14)  (511 398)  (511 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (19 10)  (673 394)  (673 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (15 1)  (777 385)  (777 385)  routing T_15_24.bot_op_0 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (18 3)  (780 387)  (780 387)  routing T_15_24.bnr_op_5 <X> T_15_24.lc_trk_g0_5
 (21 6)  (783 390)  (783 390)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 8)  (770 392)  (770 392)  routing T_15_24.sp4_v_b_1 <X> T_15_24.sp4_h_r_7
 (9 8)  (771 392)  (771 392)  routing T_15_24.sp4_v_b_1 <X> T_15_24.sp4_h_r_7
 (10 8)  (772 392)  (772 392)  routing T_15_24.sp4_v_b_1 <X> T_15_24.sp4_h_r_7
 (0 14)  (762 398)  (762 398)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (51 14)  (813 398)  (813 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 399)  (762 399)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (780 399)  (780 399)  routing T_15_24.sp4_r_v_b_45 <X> T_15_24.lc_trk_g3_5
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (37 15)  (799 399)  (799 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (39 15)  (801 399)  (801 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 386)  (837 386)  routing T_16_24.lft_op_7 <X> T_16_24.lc_trk_g0_7
 (22 2)  (838 386)  (838 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 386)  (840 386)  routing T_16_24.lft_op_7 <X> T_16_24.lc_trk_g0_7
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 388)  (846 388)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 388)  (851 388)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.input_2_2
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 389)  (850 389)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.input_2_2
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (37 5)  (853 389)  (853 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (40 5)  (856 389)  (856 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (15 6)  (831 390)  (831 390)  routing T_16_24.bot_op_5 <X> T_16_24.lc_trk_g1_5
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 8)  (841 392)  (841 392)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g2_2
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (830 396)  (830 396)  routing T_16_24.bnl_op_0 <X> T_16_24.lc_trk_g3_0
 (14 13)  (830 397)  (830 397)  routing T_16_24.bnl_op_0 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (816 398)  (816 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 398)  (831 398)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g3_5
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (16 2)  (890 386)  (890 386)  routing T_17_24.sp4_v_b_13 <X> T_17_24.lc_trk_g0_5
 (17 2)  (891 386)  (891 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 386)  (892 386)  routing T_17_24.sp4_v_b_13 <X> T_17_24.lc_trk_g0_5
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 386)  (897 386)  routing T_17_24.sp4_v_b_23 <X> T_17_24.lc_trk_g0_7
 (24 2)  (898 386)  (898 386)  routing T_17_24.sp4_v_b_23 <X> T_17_24.lc_trk_g0_7
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (9 3)  (883 387)  (883 387)  routing T_17_24.sp4_v_b_1 <X> T_17_24.sp4_v_t_36
 (18 3)  (892 387)  (892 387)  routing T_17_24.sp4_v_b_13 <X> T_17_24.lc_trk_g0_5
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 387)  (905 387)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (38 3)  (912 387)  (912 387)  LC_1 Logic Functioning bit
 (39 3)  (913 387)  (913 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (43 3)  (917 387)  (917 387)  LC_1 Logic Functioning bit
 (46 3)  (920 387)  (920 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (925 387)  (925 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (927 387)  (927 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 388)  (897 388)  routing T_17_24.sp4_v_b_19 <X> T_17_24.lc_trk_g1_3
 (24 4)  (898 388)  (898 388)  routing T_17_24.sp4_v_b_19 <X> T_17_24.lc_trk_g1_3
 (9 5)  (883 389)  (883 389)  routing T_17_24.sp4_v_t_45 <X> T_17_24.sp4_v_b_4
 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_v_t_45 <X> T_17_24.sp4_v_b_4
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g0_5 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 390)  (904 390)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 390)  (909 390)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.input_2_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 391)  (905 391)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 391)  (906 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 391)  (909 391)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.input_2_3
 (37 7)  (911 391)  (911 391)  LC_3 Logic Functioning bit
 (53 7)  (927 391)  (927 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (11 10)  (885 394)  (885 394)  routing T_17_24.sp4_h_r_2 <X> T_17_24.sp4_v_t_45
 (13 10)  (887 394)  (887 394)  routing T_17_24.sp4_h_r_2 <X> T_17_24.sp4_v_t_45
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (886 395)  (886 395)  routing T_17_24.sp4_h_r_2 <X> T_17_24.sp4_v_t_45
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 398)  (897 398)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g3_7
 (24 14)  (898 398)  (898 398)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g3_7
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (895 399)  (895 399)  routing T_17_24.sp4_h_r_31 <X> T_17_24.lc_trk_g3_7


LogicTile_18_24

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 388)  (1016 388)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.bnl_op_1 <X> T_19_24.lc_trk_g2_1
 (18 9)  (1000 393)  (1000 393)  routing T_19_24.bnl_op_1 <X> T_19_24.lc_trk_g2_1
 (11 10)  (993 394)  (993 394)  routing T_19_24.sp4_v_b_5 <X> T_19_24.sp4_v_t_45
 (3 11)  (985 395)  (985 395)  routing T_19_24.sp12_v_b_1 <X> T_19_24.sp12_h_l_22
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (994 395)  (994 395)  routing T_19_24.sp4_v_b_5 <X> T_19_24.sp4_v_t_45
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (15 0)  (1051 384)  (1051 384)  routing T_20_24.bot_op_1 <X> T_20_24.lc_trk_g0_1
 (17 0)  (1053 384)  (1053 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1057 384)  (1057 384)  routing T_20_24.bnr_op_3 <X> T_20_24.lc_trk_g0_3
 (22 0)  (1058 384)  (1058 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (1057 385)  (1057 385)  routing T_20_24.bnr_op_3 <X> T_20_24.lc_trk_g0_3
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 388)  (1060 388)  routing T_20_24.bot_op_3 <X> T_20_24.lc_trk_g1_3
 (19 5)  (1055 389)  (1055 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (14 8)  (1050 392)  (1050 392)  routing T_20_24.bnl_op_0 <X> T_20_24.lc_trk_g2_0
 (14 9)  (1050 393)  (1050 393)  routing T_20_24.bnl_op_0 <X> T_20_24.lc_trk_g2_0
 (17 9)  (1053 393)  (1053 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 394)  (1069 394)  routing T_20_24.lc_trk_g2_0 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (37 10)  (1073 394)  (1073 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (41 10)  (1077 394)  (1077 394)  LC_5 Logic Functioning bit
 (42 10)  (1078 394)  (1078 394)  LC_5 Logic Functioning bit
 (43 10)  (1079 394)  (1079 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 395)  (1066 395)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 395)  (1068 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 395)  (1071 395)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.input_2_5
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (37 11)  (1073 395)  (1073 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (40 11)  (1076 395)  (1076 395)  LC_5 Logic Functioning bit
 (42 11)  (1078 395)  (1078 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (53 11)  (1089 395)  (1089 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (1036 398)  (1036 398)  routing T_20_24.glb_netwk_4 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (9 7)  (1099 391)  (1099 391)  routing T_21_24.sp4_v_b_4 <X> T_21_24.sp4_v_t_41
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (9 11)  (1099 395)  (1099 395)  routing T_21_24.sp4_v_b_11 <X> T_21_24.sp4_v_t_42
 (10 11)  (1100 395)  (1100 395)  routing T_21_24.sp4_v_b_11 <X> T_21_24.sp4_v_t_42
 (8 12)  (1098 396)  (1098 396)  routing T_21_24.sp4_v_b_4 <X> T_21_24.sp4_h_r_10
 (9 12)  (1099 396)  (1099 396)  routing T_21_24.sp4_v_b_4 <X> T_21_24.sp4_h_r_10
 (10 12)  (1100 396)  (1100 396)  routing T_21_24.sp4_v_b_4 <X> T_21_24.sp4_h_r_10
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (32 0)  (1176 384)  (1176 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 384)  (1178 384)  routing T_22_24.lc_trk_g1_2 <X> T_22_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 384)  (1180 384)  LC_0 Logic Functioning bit
 (39 0)  (1183 384)  (1183 384)  LC_0 Logic Functioning bit
 (41 0)  (1185 384)  (1185 384)  LC_0 Logic Functioning bit
 (42 0)  (1186 384)  (1186 384)  LC_0 Logic Functioning bit
 (52 0)  (1196 384)  (1196 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1172 385)  (1172 385)  routing T_22_24.lc_trk_g2_0 <X> T_22_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 385)  (1173 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 385)  (1175 385)  routing T_22_24.lc_trk_g1_2 <X> T_22_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (1181 385)  (1181 385)  LC_0 Logic Functioning bit
 (38 1)  (1182 385)  (1182 385)  LC_0 Logic Functioning bit
 (40 1)  (1184 385)  (1184 385)  LC_0 Logic Functioning bit
 (43 1)  (1187 385)  (1187 385)  LC_0 Logic Functioning bit
 (25 4)  (1169 388)  (1169 388)  routing T_22_24.sp4_v_b_2 <X> T_22_24.lc_trk_g1_2
 (22 5)  (1166 389)  (1166 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 389)  (1167 389)  routing T_22_24.sp4_v_b_2 <X> T_22_24.lc_trk_g1_2
 (14 8)  (1158 392)  (1158 392)  routing T_22_24.sp12_v_b_0 <X> T_22_24.lc_trk_g2_0
 (14 9)  (1158 393)  (1158 393)  routing T_22_24.sp12_v_b_0 <X> T_22_24.lc_trk_g2_0
 (15 9)  (1159 393)  (1159 393)  routing T_22_24.sp12_v_b_0 <X> T_22_24.lc_trk_g2_0
 (17 9)  (1161 393)  (1161 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (7 11)  (1205 395)  (1205 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (26 2)  (1278 386)  (1278 386)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 386)  (1283 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 386)  (1285 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 386)  (1286 386)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 386)  (1288 386)  LC_1 Logic Functioning bit
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (26 3)  (1278 387)  (1278 387)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 387)  (1280 387)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 387)  (1281 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 387)  (1283 387)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 387)  (1289 387)  LC_1 Logic Functioning bit
 (39 3)  (1291 387)  (1291 387)  LC_1 Logic Functioning bit
 (53 3)  (1305 387)  (1305 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (1278 388)  (1278 388)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 388)  (1285 388)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 388)  (1286 388)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 388)  (1288 388)  LC_2 Logic Functioning bit
 (38 4)  (1290 388)  (1290 388)  LC_2 Logic Functioning bit
 (26 5)  (1278 389)  (1278 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 389)  (1279 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 389)  (1280 389)  routing T_24_24.lc_trk_g3_7 <X> T_24_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 389)  (1281 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 389)  (1283 389)  routing T_24_24.lc_trk_g3_2 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 389)  (1289 389)  LC_2 Logic Functioning bit
 (39 5)  (1291 389)  (1291 389)  LC_2 Logic Functioning bit
 (53 5)  (1305 389)  (1305 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 10)  (1274 394)  (1274 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1275 394)  (1275 394)  routing T_24_24.sp12_v_b_23 <X> T_24_24.lc_trk_g2_7
 (7 11)  (1259 395)  (1259 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (1273 395)  (1273 395)  routing T_24_24.sp12_v_b_23 <X> T_24_24.lc_trk_g2_7
 (22 13)  (1274 397)  (1274 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (1273 398)  (1273 398)  routing T_24_24.sp4_h_l_34 <X> T_24_24.lc_trk_g3_7
 (22 14)  (1274 398)  (1274 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 398)  (1275 398)  routing T_24_24.sp4_h_l_34 <X> T_24_24.lc_trk_g3_7
 (24 14)  (1276 398)  (1276 398)  routing T_24_24.sp4_h_l_34 <X> T_24_24.lc_trk_g3_7
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1273 399)  (1273 399)  routing T_24_24.sp4_h_l_34 <X> T_24_24.lc_trk_g3_7


RAM_Tile_25_24

 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24



LogicTile_27_24

 (6 0)  (1408 384)  (1408 384)  routing T_27_24.sp4_v_t_44 <X> T_27_24.sp4_v_b_0
 (5 1)  (1407 385)  (1407 385)  routing T_27_24.sp4_v_t_44 <X> T_27_24.sp4_v_b_0


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 388)  (1731 388)  routing T_33_24.span4_vert_b_13 <X> T_33_24.lc_trk_g0_5
 (7 4)  (1733 388)  (1733 388)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 388)  (1734 388)  routing T_33_24.span4_vert_b_13 <X> T_33_24.lc_trk_g0_5
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_5 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_5 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g0_5 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 396)  (1731 396)  routing T_33_24.span4_vert_b_5 <X> T_33_24.lc_trk_g1_5
 (7 12)  (1733 396)  (1733 396)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 397)  (1734 397)  routing T_33_24.span4_vert_b_5 <X> T_33_24.lc_trk_g1_5
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 6)  (400 374)  (400 374)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_t_38
 (5 7)  (401 375)  (401 375)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_t_38
 (22 7)  (418 375)  (418 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_bram/ram/WDATA_11
 (41 9)  (437 377)  (437 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE


LogicTile_9_23

 (6 0)  (444 368)  (444 368)  routing T_9_23.sp4_v_t_44 <X> T_9_23.sp4_v_b_0
 (5 1)  (443 369)  (443 369)  routing T_9_23.sp4_v_t_44 <X> T_9_23.sp4_v_b_0
 (9 5)  (447 373)  (447 373)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_v_b_4
 (4 10)  (442 378)  (442 378)  routing T_9_23.sp4_v_b_6 <X> T_9_23.sp4_v_t_43


LogicTile_11_23

 (14 0)  (560 368)  (560 368)  routing T_11_23.sp4_v_b_0 <X> T_11_23.lc_trk_g0_0
 (21 0)  (567 368)  (567 368)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g0_3
 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (16 1)  (562 369)  (562 369)  routing T_11_23.sp4_v_b_0 <X> T_11_23.lc_trk_g0_0
 (17 1)  (563 369)  (563 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (550 370)  (550 370)  routing T_11_23.sp4_v_b_0 <X> T_11_23.sp4_v_t_37
 (14 3)  (560 371)  (560 371)  routing T_11_23.sp4_r_v_b_28 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (42 6)  (588 374)  (588 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (46 6)  (592 374)  (592 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (567 375)  (567 375)  routing T_11_23.sp4_r_v_b_31 <X> T_11_23.lc_trk_g1_7
 (27 7)  (573 375)  (573 375)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 375)  (574 375)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 375)  (578 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 375)  (581 375)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.input_2_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (42 7)  (588 375)  (588 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (47 7)  (593 375)  (593 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (19 9)  (565 377)  (565 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (14 13)  (560 381)  (560 381)  routing T_11_23.sp12_v_b_16 <X> T_11_23.lc_trk_g3_0
 (16 13)  (562 381)  (562 381)  routing T_11_23.sp12_v_b_16 <X> T_11_23.lc_trk_g3_0
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 383)  (547 383)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r


LogicTile_12_23

 (12 8)  (612 376)  (612 376)  routing T_12_23.sp4_v_b_2 <X> T_12_23.sp4_h_r_8
 (19 8)  (619 376)  (619 376)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (11 9)  (611 377)  (611 377)  routing T_12_23.sp4_v_b_2 <X> T_12_23.sp4_h_r_8
 (13 9)  (613 377)  (613 377)  routing T_12_23.sp4_v_b_2 <X> T_12_23.sp4_h_r_8


LogicTile_13_23

 (21 0)  (675 368)  (675 368)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 368)  (677 368)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g0_3
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 370)  (668 370)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g0_4
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.bot_op_7 <X> T_13_23.lc_trk_g0_7
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (19 3)  (673 371)  (673 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (15 6)  (669 374)  (669 374)  routing T_13_23.sp4_h_r_21 <X> T_13_23.lc_trk_g1_5
 (16 6)  (670 374)  (670 374)  routing T_13_23.sp4_h_r_21 <X> T_13_23.lc_trk_g1_5
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.sp4_h_r_21 <X> T_13_23.lc_trk_g1_5
 (18 7)  (672 375)  (672 375)  routing T_13_23.sp4_h_r_21 <X> T_13_23.lc_trk_g1_5
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 376)  (689 376)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_4
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (47 8)  (701 376)  (701 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 377)  (686 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 377)  (687 377)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_4
 (35 9)  (689 377)  (689 377)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_4
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (40 9)  (694 377)  (694 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (25 10)  (679 378)  (679 378)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g2_6
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 379)  (677 379)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g2_6
 (24 11)  (678 379)  (678 379)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g2_6
 (25 11)  (679 379)  (679 379)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g2_6
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 383)  (654 383)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 383)  (655 383)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_7/s_r


LogicTile_14_23

 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0
 (11 4)  (719 372)  (719 372)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_v_b_5
 (13 4)  (721 372)  (721 372)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_v_b_5
 (12 5)  (720 373)  (720 373)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_v_b_5
 (8 8)  (716 376)  (716 376)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_7
 (10 8)  (718 376)  (718 376)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_7
 (12 8)  (720 376)  (720 376)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8
 (11 9)  (719 377)  (719 377)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8
 (13 9)  (721 377)  (721 377)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8


LogicTile_15_23

 (25 0)  (787 368)  (787 368)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 369)  (785 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (24 1)  (786 369)  (786 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (25 1)  (787 369)  (787 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.input_2_0
 (14 2)  (776 370)  (776 370)  routing T_15_23.sp12_h_l_3 <X> T_15_23.lc_trk_g0_4
 (15 2)  (777 370)  (777 370)  routing T_15_23.sp4_h_r_21 <X> T_15_23.lc_trk_g0_5
 (16 2)  (778 370)  (778 370)  routing T_15_23.sp4_h_r_21 <X> T_15_23.lc_trk_g0_5
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 370)  (780 370)  routing T_15_23.sp4_h_r_21 <X> T_15_23.lc_trk_g0_5
 (14 3)  (776 371)  (776 371)  routing T_15_23.sp12_h_l_3 <X> T_15_23.lc_trk_g0_4
 (15 3)  (777 371)  (777 371)  routing T_15_23.sp12_h_l_3 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (780 371)  (780 371)  routing T_15_23.sp4_h_r_21 <X> T_15_23.lc_trk_g0_5
 (25 4)  (787 372)  (787 372)  routing T_15_23.sp4_v_b_2 <X> T_15_23.lc_trk_g1_2
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp4_v_b_2 <X> T_15_23.lc_trk_g1_2


LogicTile_16_23

 (14 0)  (830 368)  (830 368)  routing T_16_23.lft_op_0 <X> T_16_23.lc_trk_g0_0
 (15 1)  (831 369)  (831 369)  routing T_16_23.lft_op_0 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 371)  (830 371)  routing T_16_23.sp4_h_r_4 <X> T_16_23.lc_trk_g0_4
 (15 3)  (831 371)  (831 371)  routing T_16_23.sp4_h_r_4 <X> T_16_23.lc_trk_g0_4
 (16 3)  (832 371)  (832 371)  routing T_16_23.sp4_h_r_4 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (824 372)  (824 372)  routing T_16_23.sp4_h_l_45 <X> T_16_23.sp4_h_r_4
 (10 4)  (826 372)  (826 372)  routing T_16_23.sp4_h_l_45 <X> T_16_23.sp4_h_r_4
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g1_5
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (12 11)  (828 379)  (828 379)  routing T_16_23.sp4_h_l_45 <X> T_16_23.sp4_v_t_45
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (53 11)  (869 379)  (869 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r


LogicTile_17_23

 (3 0)  (877 368)  (877 368)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (3 1)  (877 369)  (877 369)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (19 1)  (893 369)  (893 369)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 370)  (952 370)  routing T_18_23.bot_op_7 <X> T_18_23.lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (42 2)  (970 370)  (970 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (47 2)  (975 370)  (975 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 371)  (951 371)  routing T_18_23.sp4_v_b_22 <X> T_18_23.lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.sp4_v_b_22 <X> T_18_23.lc_trk_g0_6
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 371)  (955 371)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (34 3)  (962 371)  (962 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (12 4)  (940 372)  (940 372)  routing T_18_23.sp4_v_b_11 <X> T_18_23.sp4_h_r_5
 (15 4)  (943 372)  (943 372)  routing T_18_23.sp4_h_r_9 <X> T_18_23.lc_trk_g1_1
 (16 4)  (944 372)  (944 372)  routing T_18_23.sp4_h_r_9 <X> T_18_23.lc_trk_g1_1
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 372)  (946 372)  routing T_18_23.sp4_h_r_9 <X> T_18_23.lc_trk_g1_1
 (21 4)  (949 372)  (949 372)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 372)  (951 372)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g1_3
 (25 4)  (953 372)  (953 372)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g1_2
 (11 5)  (939 373)  (939 373)  routing T_18_23.sp4_v_b_11 <X> T_18_23.sp4_h_r_5
 (13 5)  (941 373)  (941 373)  routing T_18_23.sp4_v_b_11 <X> T_18_23.sp4_h_r_5
 (21 5)  (949 373)  (949 373)  routing T_18_23.sp4_v_b_11 <X> T_18_23.lc_trk_g1_3
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 373)  (953 373)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g1_2
 (14 6)  (942 374)  (942 374)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g1_4
 (21 6)  (949 374)  (949 374)  routing T_18_23.bnr_op_7 <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (953 374)  (953 374)  routing T_18_23.sp4_h_r_14 <X> T_18_23.lc_trk_g1_6
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (949 375)  (949 375)  routing T_18_23.bnr_op_7 <X> T_18_23.lc_trk_g1_7
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_h_r_14 <X> T_18_23.lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.sp4_h_r_14 <X> T_18_23.lc_trk_g1_6
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (25 8)  (953 376)  (953 376)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 376)  (958 376)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (37 8)  (965 376)  (965 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (50 8)  (978 376)  (978 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 376)  (979 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 378)  (958 378)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 378)  (963 378)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.input_2_5
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (41 10)  (969 378)  (969 378)  LC_5 Logic Functioning bit
 (43 10)  (971 378)  (971 378)  LC_5 Logic Functioning bit
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 379)  (953 379)  routing T_18_23.sp4_r_v_b_38 <X> T_18_23.lc_trk_g2_6
 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 379)  (958 379)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 379)  (960 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 379)  (961 379)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.input_2_5
 (34 11)  (962 379)  (962 379)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.input_2_5
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (5 12)  (933 380)  (933 380)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (15 12)  (943 380)  (943 380)  routing T_18_23.rgt_op_1 <X> T_18_23.lc_trk_g3_1
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.rgt_op_1 <X> T_18_23.lc_trk_g3_1
 (4 13)  (932 381)  (932 381)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (6 13)  (934 381)  (934 381)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.tnr_op_2 <X> T_18_23.lc_trk_g3_2
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 382)  (946 382)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g3_5
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 382)  (961 382)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 382)  (963 382)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.input_2_7
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (42 14)  (970 382)  (970 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (47 14)  (975 382)  (975 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (980 382)  (980 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 383)  (963 383)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.input_2_7
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit
 (41 15)  (969 383)  (969 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (15 0)  (997 368)  (997 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (43 1)  (1025 369)  (1025 369)  LC_0 Logic Functioning bit
 (49 1)  (1031 369)  (1031 369)  Carry_In_Mux bit 

 (25 2)  (1007 370)  (1007 370)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g0_6
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 371)  (1005 371)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g0_6
 (25 3)  (1007 371)  (1007 371)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g0_6
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (1019 371)  (1019 371)  LC_1 Logic Functioning bit
 (39 3)  (1021 371)  (1021 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (14 4)  (996 372)  (996 372)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_2
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (10 5)  (992 373)  (992 373)  routing T_19_23.sp4_h_r_11 <X> T_19_23.sp4_v_b_4
 (14 5)  (996 373)  (996 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (15 5)  (997 373)  (997 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (16 5)  (998 373)  (998 373)  routing T_19_23.sp4_h_l_5 <X> T_19_23.lc_trk_g1_0
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (1009 373)  (1009 373)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 373)  (1010 373)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1017 373)  (1017 373)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_2
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (37 5)  (1019 373)  (1019 373)  LC_2 Logic Functioning bit
 (38 5)  (1020 373)  (1020 373)  LC_2 Logic Functioning bit
 (21 6)  (1003 374)  (1003 374)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g1_7
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 374)  (1006 374)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g1_7
 (4 8)  (986 376)  (986 376)  routing T_19_23.sp4_v_t_43 <X> T_19_23.sp4_v_b_6
 (15 10)  (997 378)  (997 378)  routing T_19_23.tnr_op_5 <X> T_19_23.lc_trk_g2_5
 (17 10)  (999 378)  (999 378)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (16 12)  (998 380)  (998 380)  routing T_19_23.sp12_v_t_6 <X> T_19_23.lc_trk_g3_1
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1


LogicTile_20_23

 (25 0)  (1061 368)  (1061 368)  routing T_20_23.sp4_h_r_10 <X> T_20_23.lc_trk_g0_2
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 369)  (1059 369)  routing T_20_23.sp4_h_r_10 <X> T_20_23.lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.sp4_h_r_10 <X> T_20_23.lc_trk_g0_2
 (14 2)  (1050 370)  (1050 370)  routing T_20_23.sp4_v_b_4 <X> T_20_23.lc_trk_g0_4
 (15 2)  (1051 370)  (1051 370)  routing T_20_23.top_op_5 <X> T_20_23.lc_trk_g0_5
 (17 2)  (1053 370)  (1053 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 370)  (1060 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (26 2)  (1062 370)  (1062 370)  routing T_20_23.lc_trk_g0_5 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 370)  (1064 370)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 370)  (1066 370)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 370)  (1071 370)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.input_2_1
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (16 3)  (1052 371)  (1052 371)  routing T_20_23.sp4_v_b_4 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1054 371)  (1054 371)  routing T_20_23.top_op_5 <X> T_20_23.lc_trk_g0_5
 (21 3)  (1057 371)  (1057 371)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 371)  (1071 371)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.input_2_1
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 374)  (1064 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (47 7)  (1083 375)  (1083 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1084 375)  (1084 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 12)  (1038 380)  (1038 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (9 13)  (1045 381)  (1045 381)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_10
 (10 13)  (1046 381)  (1046 381)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_10
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5


LogicTile_21_23

 (6 0)  (1096 368)  (1096 368)  routing T_21_23.sp4_h_r_7 <X> T_21_23.sp4_v_b_0
 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (8 5)  (1098 373)  (1098 373)  routing T_21_23.sp4_h_r_4 <X> T_21_23.sp4_v_b_4
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (27 6)  (1117 374)  (1117 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 374)  (1118 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 374)  (1120 374)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 374)  (1123 374)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 374)  (1124 374)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (38 6)  (1128 374)  (1128 374)  LC_3 Logic Functioning bit
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (38 7)  (1128 375)  (1128 375)  LC_3 Logic Functioning bit
 (4 8)  (1094 376)  (1094 376)  routing T_21_23.sp4_v_t_47 <X> T_21_23.sp4_v_b_6
 (6 8)  (1096 376)  (1096 376)  routing T_21_23.sp4_v_t_47 <X> T_21_23.sp4_v_b_6
 (17 12)  (1107 380)  (1107 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (15 14)  (1105 382)  (1105 382)  routing T_21_23.tnl_op_5 <X> T_21_23.lc_trk_g3_5
 (17 14)  (1107 382)  (1107 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (1108 383)  (1108 383)  routing T_21_23.tnl_op_5 <X> T_21_23.lc_trk_g3_5


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_v_t_23 <X> T_22_23.sp12_v_b_0
 (21 0)  (1165 368)  (1165 368)  routing T_22_23.sp4_v_b_3 <X> T_22_23.lc_trk_g0_3
 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1167 368)  (1167 368)  routing T_22_23.sp4_v_b_3 <X> T_22_23.lc_trk_g0_3
 (28 0)  (1172 368)  (1172 368)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 368)  (1175 368)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 368)  (1177 368)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 368)  (1178 368)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 368)  (1180 368)  LC_0 Logic Functioning bit
 (26 1)  (1170 369)  (1170 369)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 369)  (1172 369)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 369)  (1173 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 369)  (1175 369)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 369)  (1176 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 369)  (1178 369)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.input_2_0
 (35 1)  (1179 369)  (1179 369)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.input_2_0
 (36 1)  (1180 369)  (1180 369)  LC_0 Logic Functioning bit
 (37 1)  (1181 369)  (1181 369)  LC_0 Logic Functioning bit
 (38 1)  (1182 369)  (1182 369)  LC_0 Logic Functioning bit
 (0 2)  (1144 370)  (1144 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 370)  (1145 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 370)  (1146 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_v_t_23 <X> T_22_23.sp12_h_l_23
 (25 2)  (1169 370)  (1169 370)  routing T_22_23.sp4_v_t_3 <X> T_22_23.lc_trk_g0_6
 (27 2)  (1171 370)  (1171 370)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 370)  (1173 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 370)  (1174 370)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 370)  (1175 370)  routing T_22_23.lc_trk_g0_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 370)  (1176 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 370)  (1180 370)  LC_1 Logic Functioning bit
 (37 2)  (1181 370)  (1181 370)  LC_1 Logic Functioning bit
 (38 2)  (1182 370)  (1182 370)  LC_1 Logic Functioning bit
 (39 2)  (1183 370)  (1183 370)  LC_1 Logic Functioning bit
 (41 2)  (1185 370)  (1185 370)  LC_1 Logic Functioning bit
 (42 2)  (1186 370)  (1186 370)  LC_1 Logic Functioning bit
 (43 2)  (1187 370)  (1187 370)  LC_1 Logic Functioning bit
 (45 2)  (1189 370)  (1189 370)  LC_1 Logic Functioning bit
 (50 2)  (1194 370)  (1194 370)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 370)  (1196 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (1166 371)  (1166 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1167 371)  (1167 371)  routing T_22_23.sp4_v_t_3 <X> T_22_23.lc_trk_g0_6
 (25 3)  (1169 371)  (1169 371)  routing T_22_23.sp4_v_t_3 <X> T_22_23.lc_trk_g0_6
 (26 3)  (1170 371)  (1170 371)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 371)  (1171 371)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 371)  (1172 371)  routing T_22_23.lc_trk_g3_2 <X> T_22_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 371)  (1173 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 371)  (1174 371)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 371)  (1175 371)  routing T_22_23.lc_trk_g0_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 371)  (1180 371)  LC_1 Logic Functioning bit
 (37 3)  (1181 371)  (1181 371)  LC_1 Logic Functioning bit
 (39 3)  (1183 371)  (1183 371)  LC_1 Logic Functioning bit
 (40 3)  (1184 371)  (1184 371)  LC_1 Logic Functioning bit
 (42 3)  (1186 371)  (1186 371)  LC_1 Logic Functioning bit
 (43 3)  (1187 371)  (1187 371)  LC_1 Logic Functioning bit
 (48 3)  (1192 371)  (1192 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (1166 372)  (1166 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1167 372)  (1167 372)  routing T_22_23.sp12_h_r_11 <X> T_22_23.lc_trk_g1_3
 (27 4)  (1171 372)  (1171 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 372)  (1172 372)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (38 4)  (1182 372)  (1182 372)  LC_2 Logic Functioning bit
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (38 5)  (1182 373)  (1182 373)  LC_2 Logic Functioning bit
 (14 6)  (1158 374)  (1158 374)  routing T_22_23.wire_logic_cluster/lc_4/out <X> T_22_23.lc_trk_g1_4
 (22 6)  (1166 374)  (1166 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (1175 374)  (1175 374)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 374)  (1176 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 374)  (1177 374)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 374)  (1179 374)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.input_2_3
 (36 6)  (1180 374)  (1180 374)  LC_3 Logic Functioning bit
 (37 6)  (1181 374)  (1181 374)  LC_3 Logic Functioning bit
 (17 7)  (1161 375)  (1161 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (1175 375)  (1175 375)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 375)  (1176 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1178 375)  (1178 375)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.input_2_3
 (36 7)  (1180 375)  (1180 375)  LC_3 Logic Functioning bit
 (37 7)  (1181 375)  (1181 375)  LC_3 Logic Functioning bit
 (17 8)  (1161 376)  (1161 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 376)  (1162 376)  routing T_22_23.wire_logic_cluster/lc_1/out <X> T_22_23.lc_trk_g2_1
 (25 8)  (1169 376)  (1169 376)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (26 8)  (1170 376)  (1170 376)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 376)  (1172 376)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 376)  (1173 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 376)  (1174 376)  routing T_22_23.lc_trk_g2_5 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 376)  (1176 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 376)  (1180 376)  LC_4 Logic Functioning bit
 (37 8)  (1181 376)  (1181 376)  LC_4 Logic Functioning bit
 (38 8)  (1182 376)  (1182 376)  LC_4 Logic Functioning bit
 (39 8)  (1183 376)  (1183 376)  LC_4 Logic Functioning bit
 (41 8)  (1185 376)  (1185 376)  LC_4 Logic Functioning bit
 (42 8)  (1186 376)  (1186 376)  LC_4 Logic Functioning bit
 (43 8)  (1187 376)  (1187 376)  LC_4 Logic Functioning bit
 (45 8)  (1189 376)  (1189 376)  LC_4 Logic Functioning bit
 (47 8)  (1191 376)  (1191 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1194 376)  (1194 376)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 377)  (1167 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (24 9)  (1168 377)  (1168 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (26 9)  (1170 377)  (1170 377)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 377)  (1171 377)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 377)  (1175 377)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 377)  (1180 377)  LC_4 Logic Functioning bit
 (37 9)  (1181 377)  (1181 377)  LC_4 Logic Functioning bit
 (38 9)  (1182 377)  (1182 377)  LC_4 Logic Functioning bit
 (41 9)  (1185 377)  (1185 377)  LC_4 Logic Functioning bit
 (42 9)  (1186 377)  (1186 377)  LC_4 Logic Functioning bit
 (43 9)  (1187 377)  (1187 377)  LC_4 Logic Functioning bit
 (48 9)  (1192 377)  (1192 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (1161 378)  (1161 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 378)  (1162 378)  routing T_22_23.wire_logic_cluster/lc_5/out <X> T_22_23.lc_trk_g2_5
 (25 10)  (1169 378)  (1169 378)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g2_6
 (26 10)  (1170 378)  (1170 378)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 378)  (1171 378)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 378)  (1173 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 378)  (1176 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 378)  (1177 378)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 378)  (1180 378)  LC_5 Logic Functioning bit
 (43 10)  (1187 378)  (1187 378)  LC_5 Logic Functioning bit
 (22 11)  (1166 379)  (1166 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 379)  (1167 379)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g2_6
 (25 11)  (1169 379)  (1169 379)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g2_6
 (27 11)  (1171 379)  (1171 379)  routing T_22_23.lc_trk_g1_4 <X> T_22_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 379)  (1173 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 379)  (1174 379)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 379)  (1175 379)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 379)  (1176 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 379)  (1177 379)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.input_2_5
 (34 11)  (1178 379)  (1178 379)  routing T_22_23.lc_trk_g3_0 <X> T_22_23.input_2_5
 (36 11)  (1180 379)  (1180 379)  LC_5 Logic Functioning bit
 (42 11)  (1186 379)  (1186 379)  LC_5 Logic Functioning bit
 (25 12)  (1169 380)  (1169 380)  routing T_22_23.wire_logic_cluster/lc_2/out <X> T_22_23.lc_trk_g3_2
 (17 13)  (1161 381)  (1161 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1166 381)  (1166 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1145 382)  (1145 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1169 382)  (1169 382)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g3_6
 (0 15)  (1144 383)  (1144 383)  routing T_22_23.glb_netwk_2 <X> T_22_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 383)  (1166 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1167 383)  (1167 383)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g3_6
 (25 15)  (1169 383)  (1169 383)  routing T_22_23.sp4_v_b_38 <X> T_22_23.lc_trk_g3_6


LogicTile_23_23

 (15 0)  (1213 368)  (1213 368)  routing T_23_23.bot_op_1 <X> T_23_23.lc_trk_g0_1
 (17 0)  (1215 368)  (1215 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (1198 370)  (1198 370)  routing T_23_23.glb_netwk_6 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 370)  (1199 370)  routing T_23_23.glb_netwk_6 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 370)  (1200 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (1202 372)  (1202 372)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_3
 (15 4)  (1213 372)  (1213 372)  routing T_23_23.sp4_v_b_17 <X> T_23_23.lc_trk_g1_1
 (16 4)  (1214 372)  (1214 372)  routing T_23_23.sp4_v_b_17 <X> T_23_23.lc_trk_g1_1
 (17 4)  (1215 372)  (1215 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 6)  (1219 374)  (1219 374)  routing T_23_23.sp4_v_b_7 <X> T_23_23.lc_trk_g1_7
 (22 6)  (1220 374)  (1220 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1221 374)  (1221 374)  routing T_23_23.sp4_v_b_7 <X> T_23_23.lc_trk_g1_7
 (26 6)  (1224 374)  (1224 374)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 374)  (1225 374)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 374)  (1227 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 374)  (1228 374)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 374)  (1230 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 374)  (1232 374)  routing T_23_23.lc_trk_g1_1 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 374)  (1234 374)  LC_3 Logic Functioning bit
 (37 6)  (1235 374)  (1235 374)  LC_3 Logic Functioning bit
 (38 6)  (1236 374)  (1236 374)  LC_3 Logic Functioning bit
 (39 6)  (1237 374)  (1237 374)  LC_3 Logic Functioning bit
 (41 6)  (1239 374)  (1239 374)  LC_3 Logic Functioning bit
 (42 6)  (1240 374)  (1240 374)  LC_3 Logic Functioning bit
 (43 6)  (1241 374)  (1241 374)  LC_3 Logic Functioning bit
 (45 6)  (1243 374)  (1243 374)  LC_3 Logic Functioning bit
 (46 6)  (1244 374)  (1244 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1246 374)  (1246 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (1220 375)  (1220 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1222 375)  (1222 375)  routing T_23_23.bot_op_6 <X> T_23_23.lc_trk_g1_6
 (26 7)  (1224 375)  (1224 375)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 375)  (1225 375)  routing T_23_23.lc_trk_g1_6 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 375)  (1227 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 375)  (1228 375)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 375)  (1230 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1234 375)  (1234 375)  LC_3 Logic Functioning bit
 (37 7)  (1235 375)  (1235 375)  LC_3 Logic Functioning bit
 (39 7)  (1237 375)  (1237 375)  LC_3 Logic Functioning bit
 (40 7)  (1238 375)  (1238 375)  LC_3 Logic Functioning bit
 (42 7)  (1240 375)  (1240 375)  LC_3 Logic Functioning bit
 (43 7)  (1241 375)  (1241 375)  LC_3 Logic Functioning bit
 (12 13)  (1210 381)  (1210 381)  routing T_23_23.sp4_h_r_11 <X> T_23_23.sp4_v_b_11
 (1 14)  (1199 382)  (1199 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 383)  (1198 383)  routing T_23_23.glb_netwk_2 <X> T_23_23.wire_logic_cluster/lc_7/s_r


LogicTile_24_23

 (3 6)  (1255 374)  (1255 374)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_v_t_23
 (6 8)  (1258 376)  (1258 376)  routing T_24_23.sp4_v_t_38 <X> T_24_23.sp4_v_b_6
 (5 9)  (1257 377)  (1257 377)  routing T_24_23.sp4_v_t_38 <X> T_24_23.sp4_v_b_6
 (2 12)  (1254 380)  (1254 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 14)  (1261 382)  (1261 382)  routing T_24_23.sp4_v_b_10 <X> T_24_23.sp4_h_l_47


RAM_Tile_25_23

 (8 5)  (1314 373)  (1314 373)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_v_b_4
 (10 5)  (1316 373)  (1316 373)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_v_b_4
 (9 6)  (1315 374)  (1315 374)  routing T_25_23.sp4_h_r_1 <X> T_25_23.sp4_h_l_41
 (10 6)  (1316 374)  (1316 374)  routing T_25_23.sp4_h_r_1 <X> T_25_23.sp4_h_l_41
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (8 10)  (1314 378)  (1314 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (9 10)  (1315 378)  (1315 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (10 10)  (1316 378)  (1316 378)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_42
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22


LogicTile_26_23

 (11 13)  (1359 381)  (1359 381)  routing T_26_23.sp4_h_l_46 <X> T_26_23.sp4_h_r_11


LogicTile_27_23

 (3 15)  (1405 383)  (1405 383)  routing T_27_23.sp12_h_l_22 <X> T_27_23.sp12_v_t_22


LogicTile_28_23

 (2 4)  (1458 372)  (1458 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23
 (8 2)  (1518 370)  (1518 370)  routing T_29_23.sp4_h_r_1 <X> T_29_23.sp4_h_l_36


LogicTile_30_23

 (8 8)  (1572 376)  (1572 376)  routing T_30_23.sp4_h_l_46 <X> T_30_23.sp4_h_r_7
 (10 8)  (1574 376)  (1574 376)  routing T_30_23.sp4_h_l_46 <X> T_30_23.sp4_h_r_7


LogicTile_31_23

 (6 2)  (1624 370)  (1624 370)  routing T_31_23.sp4_h_l_42 <X> T_31_23.sp4_v_t_37


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 370)  (1738 370)  routing T_33_23.span4_horz_31 <X> T_33_23.span4_vert_t_13
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 374)  (1731 374)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (7 6)  (1733 374)  (1733 374)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 375)  (1734 375)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (5 8)  (1731 376)  (1731 376)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g1_1
 (7 8)  (1733 376)  (1733 376)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 376)  (1734 376)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g1_1
 (2 9)  (1728 377)  (1728 377)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_1 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_3_22

 (4 14)  (130 366)  (130 366)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_v_t_44


LogicTile_7_22

 (3 6)  (345 358)  (345 358)  routing T_7_22.sp12_v_b_0 <X> T_7_22.sp12_v_t_23


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 354)  (417 354)  routing T_8_22.sp4_v_b_7 <X> T_8_22.lc_trk_g0_7
 (22 2)  (418 354)  (418 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 354)  (419 354)  routing T_8_22.sp4_v_b_7 <X> T_8_22.lc_trk_g0_7
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_r_v_b_28 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (396 356)  (396 356)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (39 8)  (435 360)  (435 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_bram/ram/WDATA_3
 (22 12)  (418 364)  (418 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (419 364)  (419 364)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (24 12)  (420 364)  (420 364)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (21 13)  (417 365)  (417 365)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WE
 (8 15)  (404 367)  (404 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47
 (10 15)  (406 367)  (406 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47


LogicTile_10_22

 (4 7)  (496 359)  (496 359)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_l_38


LogicTile_11_22

 (13 2)  (559 354)  (559 354)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_v_t_39


LogicTile_13_22

 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 354)  (679 354)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g0_6
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 355)  (677 355)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g0_6
 (21 6)  (675 358)  (675 358)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (654 366)  (654 366)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 366)  (672 366)  routing T_13_22.bnl_op_5 <X> T_13_22.lc_trk_g3_5
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (47 14)  (701 366)  (701 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (654 367)  (654 367)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 367)  (672 367)  routing T_13_22.bnl_op_5 <X> T_13_22.lc_trk_g3_5
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 367)  (684 367)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (41 15)  (695 367)  (695 367)  LC_7 Logic Functioning bit
 (43 15)  (697 367)  (697 367)  LC_7 Logic Functioning bit
 (52 15)  (706 367)  (706 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_22

 (25 0)  (841 352)  (841 352)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g0_2
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 355)  (830 355)  routing T_16_22.sp4_r_v_b_28 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (819 356)  (819 356)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_h_r_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (52 4)  (868 356)  (868 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (819 357)  (819 357)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_h_r_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (53 5)  (869 357)  (869 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 8)  (841 360)  (841 360)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g2_2
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g2_2
 (21 10)  (837 362)  (837 362)  routing T_16_22.wire_logic_cluster/lc_7/out <X> T_16_22.lc_trk_g2_7
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (841 364)  (841 364)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 365)  (839 365)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 366)  (849 366)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (37 14)  (853 366)  (853 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (41 14)  (857 366)  (857 366)  LC_7 Logic Functioning bit
 (42 14)  (858 366)  (858 366)  LC_7 Logic Functioning bit
 (45 14)  (861 366)  (861 366)  LC_7 Logic Functioning bit
 (47 14)  (863 366)  (863 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (868 366)  (868 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_r_v_b_46 <X> T_16_22.lc_trk_g3_6
 (26 15)  (842 367)  (842 367)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 367)  (843 367)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 367)  (847 367)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 367)  (849 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (35 15)  (851 367)  (851 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (37 15)  (853 367)  (853 367)  LC_7 Logic Functioning bit
 (38 15)  (854 367)  (854 367)  LC_7 Logic Functioning bit
 (42 15)  (858 367)  (858 367)  LC_7 Logic Functioning bit
 (43 15)  (859 367)  (859 367)  LC_7 Logic Functioning bit
 (53 15)  (869 367)  (869 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_22

 (19 10)  (893 362)  (893 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_22

 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 352)  (951 352)  routing T_18_22.sp12_h_r_11 <X> T_18_22.lc_trk_g0_3
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (21 3)  (949 355)  (949 355)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (9 4)  (937 356)  (937 356)  routing T_18_22.sp4_v_t_41 <X> T_18_22.sp4_h_r_4
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 360)  (951 360)  routing T_18_22.sp12_v_b_11 <X> T_18_22.lc_trk_g2_3
 (16 12)  (944 364)  (944 364)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (51 12)  (979 364)  (979 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 364)  (980 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (946 365)  (946 365)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 366)  (959 366)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 367)  (961 367)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_7
 (35 15)  (963 367)  (963 367)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 352)  (1012 352)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (44 0)  (1026 352)  (1026 352)  LC_0 Logic Functioning bit
 (15 1)  (997 353)  (997 353)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g0_0
 (16 1)  (998 353)  (998 353)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g0_0
 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (43 1)  (1025 353)  (1025 353)  LC_0 Logic Functioning bit
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 354)  (1006 354)  routing T_19_22.bot_op_7 <X> T_19_22.lc_trk_g0_7
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (44 2)  (1026 354)  (1026 354)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (15 4)  (997 356)  (997 356)  routing T_19_22.bot_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 356)  (1010 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (44 4)  (1026 356)  (1026 356)  LC_2 Logic Functioning bit
 (15 5)  (997 357)  (997 357)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g1_0
 (16 5)  (998 357)  (998 357)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (41 5)  (1023 357)  (1023 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (43 5)  (1025 357)  (1025 357)  LC_2 Logic Functioning bit
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (44 6)  (1026 358)  (1026 358)  LC_3 Logic Functioning bit
 (15 7)  (997 359)  (997 359)  routing T_19_22.bot_op_4 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (40 7)  (1022 359)  (1022 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (15 8)  (997 360)  (997 360)  routing T_19_22.tnl_op_1 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (44 8)  (1026 360)  (1026 360)  LC_4 Logic Functioning bit
 (18 9)  (1000 361)  (1000 361)  routing T_19_22.tnl_op_1 <X> T_19_22.lc_trk_g2_1
 (30 9)  (1012 361)  (1012 361)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (14 10)  (996 362)  (996 362)  routing T_19_22.rgt_op_4 <X> T_19_22.lc_trk_g2_4
 (21 10)  (1003 362)  (1003 362)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g2_7
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 362)  (1006 362)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g2_7
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (44 10)  (1026 362)  (1026 362)  LC_5 Logic Functioning bit
 (15 11)  (997 363)  (997 363)  routing T_19_22.rgt_op_4 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (43 11)  (1025 363)  (1025 363)  LC_5 Logic Functioning bit
 (15 12)  (997 364)  (997 364)  routing T_19_22.rgt_op_1 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.rgt_op_1 <X> T_19_22.lc_trk_g3_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (44 12)  (1026 364)  (1026 364)  LC_6 Logic Functioning bit
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (41 13)  (1023 365)  (1023 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (41 14)  (1023 366)  (1023 366)  LC_7 Logic Functioning bit
 (42 14)  (1024 366)  (1024 366)  LC_7 Logic Functioning bit
 (44 14)  (1026 366)  (1026 366)  LC_7 Logic Functioning bit
 (14 15)  (996 367)  (996 367)  routing T_19_22.tnl_op_4 <X> T_19_22.lc_trk_g3_4
 (15 15)  (997 367)  (997 367)  routing T_19_22.tnl_op_4 <X> T_19_22.lc_trk_g3_4
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1015 367)  (1015 367)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.input_2_7
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (38 15)  (1020 367)  (1020 367)  LC_7 Logic Functioning bit
 (40 15)  (1022 367)  (1022 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (8 0)  (1044 352)  (1044 352)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_r_1
 (9 0)  (1045 352)  (1045 352)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_r_1
 (10 0)  (1046 352)  (1046 352)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_r_1
 (21 0)  (1057 352)  (1057 352)  routing T_20_22.lft_op_3 <X> T_20_22.lc_trk_g0_3
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 352)  (1060 352)  routing T_20_22.lft_op_3 <X> T_20_22.lc_trk_g0_3
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.lft_op_4 <X> T_20_22.lc_trk_g0_4
 (15 2)  (1051 354)  (1051 354)  routing T_20_22.bot_op_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (42 2)  (1078 354)  (1078 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (50 2)  (1086 354)  (1086 354)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1051 355)  (1051 355)  routing T_20_22.lft_op_4 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (1063 355)  (1063 355)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (40 3)  (1076 355)  (1076 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (53 3)  (1089 355)  (1089 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1051 356)  (1051 356)  routing T_20_22.lft_op_1 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.lft_op_1 <X> T_20_22.lc_trk_g1_1
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 356)  (1060 356)  routing T_20_22.top_op_3 <X> T_20_22.lc_trk_g1_3
 (15 5)  (1051 357)  (1051 357)  routing T_20_22.bot_op_0 <X> T_20_22.lc_trk_g1_0
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1057 357)  (1057 357)  routing T_20_22.top_op_3 <X> T_20_22.lc_trk_g1_3
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g1_4
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_v_b_7 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_v_b_7 <X> T_20_22.lc_trk_g1_7
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 358)  (1071 358)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1069 359)  (1069 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (34 7)  (1070 359)  (1070 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (35 7)  (1071 359)  (1071 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g2_1
 (21 8)  (1057 360)  (1057 360)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g2_3
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 360)  (1059 360)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g2_3
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (37 8)  (1073 360)  (1073 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (42 8)  (1078 360)  (1078 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (50 8)  (1086 360)  (1086 360)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1062 361)  (1062 361)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 361)  (1063 361)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 361)  (1067 361)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (38 9)  (1074 361)  (1074 361)  LC_4 Logic Functioning bit
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (53 9)  (1089 361)  (1089 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (1040 362)  (1040 362)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_v_t_43
 (6 10)  (1042 362)  (1042 362)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_v_t_43
 (14 10)  (1050 362)  (1050 362)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g2_4
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 362)  (1054 362)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g2_5
 (28 10)  (1064 362)  (1064 362)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (38 10)  (1074 362)  (1074 362)  LC_5 Logic Functioning bit
 (5 11)  (1041 363)  (1041 363)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_v_t_43
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 363)  (1061 363)  routing T_20_22.sp4_r_v_b_38 <X> T_20_22.lc_trk_g2_6
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (38 11)  (1074 363)  (1074 363)  LC_5 Logic Functioning bit
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.glb_netwk_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1052 366)  (1052 366)  routing T_20_22.sp12_v_t_10 <X> T_20_22.lc_trk_g3_5
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (42 14)  (1078 366)  (1078 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_r_v_b_46 <X> T_20_22.lc_trk_g3_6
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 367)  (1068 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1069 367)  (1069 367)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.input_2_7
 (35 15)  (1071 367)  (1071 367)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.input_2_7
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (40 15)  (1076 367)  (1076 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit
 (53 15)  (1089 367)  (1089 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_22

 (12 12)  (1102 364)  (1102 364)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11
 (11 13)  (1101 365)  (1101 365)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11
 (13 13)  (1103 365)  (1103 365)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_r_11


LogicTile_22_22

 (25 0)  (1169 352)  (1169 352)  routing T_22_22.wire_logic_cluster/lc_2/out <X> T_22_22.lc_trk_g0_2
 (31 0)  (1175 352)  (1175 352)  routing T_22_22.lc_trk_g0_5 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (15 1)  (1159 353)  (1159 353)  routing T_22_22.bot_op_0 <X> T_22_22.lc_trk_g0_0
 (17 1)  (1161 353)  (1161 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 353)  (1177 353)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.input_2_0
 (34 1)  (1178 353)  (1178 353)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.input_2_0
 (36 1)  (1180 353)  (1180 353)  LC_0 Logic Functioning bit
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 354)  (1158 354)  routing T_22_22.wire_logic_cluster/lc_4/out <X> T_22_22.lc_trk_g0_4
 (17 2)  (1161 354)  (1161 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1165 354)  (1165 354)  routing T_22_22.sp4_v_b_7 <X> T_22_22.lc_trk_g0_7
 (22 2)  (1166 354)  (1166 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1167 354)  (1167 354)  routing T_22_22.sp4_v_b_7 <X> T_22_22.lc_trk_g0_7
 (25 2)  (1169 354)  (1169 354)  routing T_22_22.sp4_h_l_11 <X> T_22_22.lc_trk_g0_6
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (38 2)  (1182 354)  (1182 354)  LC_1 Logic Functioning bit
 (39 2)  (1183 354)  (1183 354)  LC_1 Logic Functioning bit
 (42 2)  (1186 354)  (1186 354)  LC_1 Logic Functioning bit
 (43 2)  (1187 354)  (1187 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (50 2)  (1194 354)  (1194 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 354)  (1196 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1162 355)  (1162 355)  routing T_22_22.sp4_r_v_b_29 <X> T_22_22.lc_trk_g0_5
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1167 355)  (1167 355)  routing T_22_22.sp4_h_l_11 <X> T_22_22.lc_trk_g0_6
 (24 3)  (1168 355)  (1168 355)  routing T_22_22.sp4_h_l_11 <X> T_22_22.lc_trk_g0_6
 (25 3)  (1169 355)  (1169 355)  routing T_22_22.sp4_h_l_11 <X> T_22_22.lc_trk_g0_6
 (26 3)  (1170 355)  (1170 355)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 355)  (1171 355)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 355)  (1172 355)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 355)  (1175 355)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (38 3)  (1182 355)  (1182 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (41 3)  (1185 355)  (1185 355)  LC_1 Logic Functioning bit
 (42 3)  (1186 355)  (1186 355)  LC_1 Logic Functioning bit
 (43 3)  (1187 355)  (1187 355)  LC_1 Logic Functioning bit
 (15 4)  (1159 356)  (1159 356)  routing T_22_22.bot_op_1 <X> T_22_22.lc_trk_g1_1
 (17 4)  (1161 356)  (1161 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1167 356)  (1167 356)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g1_3
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 356)  (1172 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 356)  (1174 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (43 4)  (1187 356)  (1187 356)  LC_2 Logic Functioning bit
 (27 5)  (1171 357)  (1171 357)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 357)  (1172 357)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 357)  (1174 357)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 357)  (1176 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1178 357)  (1178 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.input_2_2
 (35 5)  (1179 357)  (1179 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.input_2_2
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (42 5)  (1186 357)  (1186 357)  LC_2 Logic Functioning bit
 (4 6)  (1148 358)  (1148 358)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_v_t_38
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 358)  (1162 358)  routing T_22_22.wire_logic_cluster/lc_5/out <X> T_22_22.lc_trk_g1_5
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 358)  (1174 358)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 358)  (1175 358)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 358)  (1179 358)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.input_2_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (16 7)  (1160 359)  (1160 359)  routing T_22_22.sp12_h_r_12 <X> T_22_22.lc_trk_g1_4
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (1172 359)  (1172 359)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 359)  (1176 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1177 359)  (1177 359)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.input_2_3
 (34 7)  (1178 359)  (1178 359)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.input_2_3
 (35 7)  (1179 359)  (1179 359)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.input_2_3
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (37 7)  (1181 359)  (1181 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (15 8)  (1159 360)  (1159 360)  routing T_22_22.sp4_h_r_25 <X> T_22_22.lc_trk_g2_1
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_h_r_25 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1169 360)  (1169 360)  routing T_22_22.rgt_op_2 <X> T_22_22.lc_trk_g2_2
 (26 8)  (1170 360)  (1170 360)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 360)  (1171 360)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 360)  (1175 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 360)  (1177 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 360)  (1178 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 360)  (1180 360)  LC_4 Logic Functioning bit
 (37 8)  (1181 360)  (1181 360)  LC_4 Logic Functioning bit
 (38 8)  (1182 360)  (1182 360)  LC_4 Logic Functioning bit
 (39 8)  (1183 360)  (1183 360)  LC_4 Logic Functioning bit
 (41 8)  (1185 360)  (1185 360)  LC_4 Logic Functioning bit
 (42 8)  (1186 360)  (1186 360)  LC_4 Logic Functioning bit
 (43 8)  (1187 360)  (1187 360)  LC_4 Logic Functioning bit
 (45 8)  (1189 360)  (1189 360)  LC_4 Logic Functioning bit
 (46 8)  (1190 360)  (1190 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1194 360)  (1194 360)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1162 361)  (1162 361)  routing T_22_22.sp4_h_r_25 <X> T_22_22.lc_trk_g2_1
 (22 9)  (1166 361)  (1166 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 361)  (1168 361)  routing T_22_22.rgt_op_2 <X> T_22_22.lc_trk_g2_2
 (27 9)  (1171 361)  (1171 361)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 361)  (1173 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 361)  (1174 361)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 361)  (1180 361)  LC_4 Logic Functioning bit
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (39 9)  (1183 361)  (1183 361)  LC_4 Logic Functioning bit
 (40 9)  (1184 361)  (1184 361)  LC_4 Logic Functioning bit
 (42 9)  (1186 361)  (1186 361)  LC_4 Logic Functioning bit
 (43 9)  (1187 361)  (1187 361)  LC_4 Logic Functioning bit
 (48 9)  (1192 361)  (1192 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (1170 362)  (1170 362)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (1175 362)  (1175 362)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 362)  (1176 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 362)  (1180 362)  LC_5 Logic Functioning bit
 (38 10)  (1182 362)  (1182 362)  LC_5 Logic Functioning bit
 (27 11)  (1171 363)  (1171 363)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 363)  (1173 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 363)  (1181 363)  LC_5 Logic Functioning bit
 (39 11)  (1183 363)  (1183 363)  LC_5 Logic Functioning bit
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.wire_logic_cluster/lc_1/out <X> T_22_22.lc_trk_g3_1
 (8 13)  (1152 365)  (1152 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (9 13)  (1153 365)  (1153 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (10 13)  (1154 365)  (1154 365)  routing T_22_22.sp4_h_l_41 <X> T_22_22.sp4_v_b_10
 (22 13)  (1166 365)  (1166 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (1145 366)  (1145 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (28 14)  (1172 366)  (1172 366)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 366)  (1173 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 366)  (1176 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 366)  (1178 366)  routing T_22_22.lc_trk_g1_1 <X> T_22_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 366)  (1179 366)  routing T_22_22.lc_trk_g0_7 <X> T_22_22.input_2_7
 (36 14)  (1180 366)  (1180 366)  LC_7 Logic Functioning bit
 (37 14)  (1181 366)  (1181 366)  LC_7 Logic Functioning bit
 (38 14)  (1182 366)  (1182 366)  LC_7 Logic Functioning bit
 (39 14)  (1183 366)  (1183 366)  LC_7 Logic Functioning bit
 (41 14)  (1185 366)  (1185 366)  LC_7 Logic Functioning bit
 (42 14)  (1186 366)  (1186 366)  LC_7 Logic Functioning bit
 (43 14)  (1187 366)  (1187 366)  LC_7 Logic Functioning bit
 (45 14)  (1189 366)  (1189 366)  LC_7 Logic Functioning bit
 (52 14)  (1196 366)  (1196 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1144 367)  (1144 367)  routing T_22_22.glb_netwk_2 <X> T_22_22.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 367)  (1147 367)  routing T_22_22.sp12_h_l_22 <X> T_22_22.sp12_v_t_22
 (16 15)  (1160 367)  (1160 367)  routing T_22_22.sp12_v_b_12 <X> T_22_22.lc_trk_g3_4
 (17 15)  (1161 367)  (1161 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (1166 367)  (1166 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1170 367)  (1170 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 367)  (1171 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 367)  (1172 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 367)  (1173 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 367)  (1174 367)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 367)  (1176 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1179 367)  (1179 367)  routing T_22_22.lc_trk_g0_7 <X> T_22_22.input_2_7
 (36 15)  (1180 367)  (1180 367)  LC_7 Logic Functioning bit
 (37 15)  (1181 367)  (1181 367)  LC_7 Logic Functioning bit
 (38 15)  (1182 367)  (1182 367)  LC_7 Logic Functioning bit
 (41 15)  (1185 367)  (1185 367)  LC_7 Logic Functioning bit
 (42 15)  (1186 367)  (1186 367)  LC_7 Logic Functioning bit
 (43 15)  (1187 367)  (1187 367)  LC_7 Logic Functioning bit
 (46 15)  (1190 367)  (1190 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_22

 (28 0)  (1226 352)  (1226 352)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 352)  (1229 352)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 352)  (1231 352)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 352)  (1234 352)  LC_0 Logic Functioning bit
 (38 0)  (1236 352)  (1236 352)  LC_0 Logic Functioning bit
 (30 1)  (1228 353)  (1228 353)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 353)  (1234 353)  LC_0 Logic Functioning bit
 (38 1)  (1236 353)  (1236 353)  LC_0 Logic Functioning bit
 (22 2)  (1220 354)  (1220 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1221 354)  (1221 354)  routing T_23_22.sp12_h_l_12 <X> T_23_22.lc_trk_g0_7
 (25 2)  (1223 354)  (1223 354)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (26 2)  (1224 354)  (1224 354)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 354)  (1232 354)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 354)  (1234 354)  LC_1 Logic Functioning bit
 (38 2)  (1236 354)  (1236 354)  LC_1 Logic Functioning bit
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 355)  (1221 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (25 3)  (1223 355)  (1223 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (28 3)  (1226 355)  (1226 355)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 355)  (1227 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 355)  (1229 355)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (1235 355)  (1235 355)  LC_1 Logic Functioning bit
 (39 3)  (1237 355)  (1237 355)  LC_1 Logic Functioning bit
 (22 4)  (1220 356)  (1220 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 356)  (1222 356)  routing T_23_22.top_op_3 <X> T_23_22.lc_trk_g1_3
 (26 4)  (1224 356)  (1224 356)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (1229 356)  (1229 356)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 356)  (1231 356)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 356)  (1234 356)  LC_2 Logic Functioning bit
 (38 4)  (1236 356)  (1236 356)  LC_2 Logic Functioning bit
 (21 5)  (1219 357)  (1219 357)  routing T_23_22.top_op_3 <X> T_23_22.lc_trk_g1_3
 (26 5)  (1224 357)  (1224 357)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 357)  (1225 357)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 357)  (1227 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 357)  (1235 357)  LC_2 Logic Functioning bit
 (39 5)  (1237 357)  (1237 357)  LC_2 Logic Functioning bit
 (21 6)  (1219 358)  (1219 358)  routing T_23_22.lft_op_7 <X> T_23_22.lc_trk_g1_7
 (22 6)  (1220 358)  (1220 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 358)  (1222 358)  routing T_23_22.lft_op_7 <X> T_23_22.lc_trk_g1_7
 (21 8)  (1219 360)  (1219 360)  routing T_23_22.sp4_v_t_22 <X> T_23_22.lc_trk_g2_3
 (22 8)  (1220 360)  (1220 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1221 360)  (1221 360)  routing T_23_22.sp4_v_t_22 <X> T_23_22.lc_trk_g2_3
 (21 9)  (1219 361)  (1219 361)  routing T_23_22.sp4_v_t_22 <X> T_23_22.lc_trk_g2_3
 (16 10)  (1214 362)  (1214 362)  routing T_23_22.sp4_v_t_16 <X> T_23_22.lc_trk_g2_5
 (17 10)  (1215 362)  (1215 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1216 362)  (1216 362)  routing T_23_22.sp4_v_t_16 <X> T_23_22.lc_trk_g2_5
 (29 12)  (1227 364)  (1227 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 364)  (1228 364)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 364)  (1229 364)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 364)  (1230 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 364)  (1231 364)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 364)  (1232 364)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 364)  (1233 364)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.input_2_6
 (36 12)  (1234 364)  (1234 364)  LC_6 Logic Functioning bit
 (41 12)  (1239 364)  (1239 364)  LC_6 Logic Functioning bit
 (43 12)  (1241 364)  (1241 364)  LC_6 Logic Functioning bit
 (26 13)  (1224 365)  (1224 365)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 365)  (1225 365)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 365)  (1227 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 365)  (1228 365)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 365)  (1230 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1233 365)  (1233 365)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.input_2_6
 (36 13)  (1234 365)  (1234 365)  LC_6 Logic Functioning bit
 (14 14)  (1212 366)  (1212 366)  routing T_23_22.sp4_h_r_36 <X> T_23_22.lc_trk_g3_4
 (15 15)  (1213 367)  (1213 367)  routing T_23_22.sp4_h_r_36 <X> T_23_22.lc_trk_g3_4
 (16 15)  (1214 367)  (1214 367)  routing T_23_22.sp4_h_r_36 <X> T_23_22.lc_trk_g3_4
 (17 15)  (1215 367)  (1215 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_25_22

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (6 0)  (1312 352)  (1312 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (13 0)  (1319 352)  (1319 352)  routing T_25_22.sp4_v_t_39 <X> T_25_22.sp4_v_b_2
 (3 2)  (1309 354)  (1309 354)  routing T_25_22.sp12_v_t_23 <X> T_25_22.sp12_h_l_23
 (5 7)  (1311 359)  (1311 359)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_t_38
 (3 9)  (1309 361)  (1309 361)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_b_1
 (8 15)  (1314 367)  (1314 367)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_47
 (10 15)  (1316 367)  (1316 367)  routing T_25_22.sp4_v_b_7 <X> T_25_22.sp4_v_t_47


LogicTile_29_22

 (19 8)  (1529 360)  (1529 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_0_21

 (4 0)  (13 336)  (13 336)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g0_0
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_25 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 337)  (12 337)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g0_0
 (7 1)  (10 337)  (10 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_6 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g1_6 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_6 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (4 14)  (13 350)  (13 350)  routing T_0_21.span4_vert_b_14 <X> T_0_21.lc_trk_g1_6
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit
 (5 15)  (12 351)  (12 351)  routing T_0_21.span4_vert_b_14 <X> T_0_21.lc_trk_g1_6
 (7 15)  (10 351)  (10 351)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_2_21

 (9 2)  (81 338)  (81 338)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_h_l_36
 (10 2)  (82 338)  (82 338)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_h_l_36
 (16 5)  (88 341)  (88 341)  routing T_2_21.sp12_h_r_8 <X> T_2_21.lc_trk_g1_0
 (17 5)  (89 341)  (89 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp4_r_v_b_31 <X> T_2_21.lc_trk_g1_7
 (31 10)  (103 346)  (103 346)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 346)  (106 346)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 346)  (108 346)  LC_5 Logic Functioning bit
 (37 10)  (109 346)  (109 346)  LC_5 Logic Functioning bit
 (38 10)  (110 346)  (110 346)  LC_5 Logic Functioning bit
 (39 10)  (111 346)  (111 346)  LC_5 Logic Functioning bit
 (40 10)  (112 346)  (112 346)  LC_5 Logic Functioning bit
 (42 10)  (114 346)  (114 346)  LC_5 Logic Functioning bit
 (27 11)  (99 347)  (99 347)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 347)  (103 347)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 347)  (108 347)  LC_5 Logic Functioning bit
 (37 11)  (109 347)  (109 347)  LC_5 Logic Functioning bit
 (38 11)  (110 347)  (110 347)  LC_5 Logic Functioning bit
 (39 11)  (111 347)  (111 347)  LC_5 Logic Functioning bit
 (41 11)  (113 347)  (113 347)  LC_5 Logic Functioning bit
 (43 11)  (115 347)  (115 347)  LC_5 Logic Functioning bit
 (46 11)  (118 347)  (118 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 337)  (405 337)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_v_b_1
 (10 1)  (406 337)  (406 337)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_v_b_1
 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 6)  (410 342)  (410 342)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g1_4
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_41
 (16 7)  (412 343)  (412 343)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g1_4
 (17 7)  (413 343)  (413 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (12 8)  (408 344)  (408 344)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_r_8
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 344)  (426 344)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_bram/ram/WDATA_11
 (39 9)  (435 345)  (435 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 11)  (410 347)  (410 347)  routing T_8_21.sp4_r_v_b_36 <X> T_8_21.lc_trk_g2_4
 (17 11)  (413 347)  (413 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (4 0)  (442 336)  (442 336)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_v_b_0
 (6 0)  (444 336)  (444 336)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_v_b_0
 (8 3)  (446 339)  (446 339)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_36
 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_36


LogicTile_10_21

 (19 13)  (511 349)  (511 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_21

 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (47 4)  (593 340)  (593 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (598 340)  (598 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (48 5)  (594 341)  (594 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (560 342)  (560 342)  routing T_11_21.wire_logic_cluster/lc_4/out <X> T_11_21.lc_trk_g1_4
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (45 8)  (591 344)  (591 344)  LC_4 Logic Functioning bit
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (48 9)  (594 345)  (594 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (597 345)  (597 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (19 11)  (565 347)  (565 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (25 12)  (571 348)  (571 348)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g3_2
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 350)  (546 350)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 350)  (561 350)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g3_5
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g3_5
 (0 15)  (546 351)  (546 351)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 351)  (547 351)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_7/s_r


LogicTile_12_21

 (16 2)  (616 338)  (616 338)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp4_v_b_13 <X> T_12_21.lc_trk_g0_5
 (8 7)  (608 343)  (608 343)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_v_t_41
 (9 7)  (609 343)  (609 343)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_v_t_41
 (10 7)  (610 343)  (610 343)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_v_t_41
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (13 8)  (613 344)  (613 344)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_8
 (12 9)  (612 345)  (612 345)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_8
 (14 9)  (614 345)  (614 345)  routing T_12_21.sp4_r_v_b_32 <X> T_12_21.lc_trk_g2_0
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 346)  (635 346)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.input_2_5
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (9 11)  (609 347)  (609 347)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_v_t_42
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 347)  (625 347)  routing T_12_21.sp4_r_v_b_38 <X> T_12_21.lc_trk_g2_6
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (46 11)  (646 347)  (646 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (651 347)  (651 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26


LogicTile_13_21

 (5 8)  (659 344)  (659 344)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_r_6
 (6 9)  (660 345)  (660 345)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_r_6
 (9 12)  (663 348)  (663 348)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_r_10


LogicTile_14_21

 (2 8)  (710 344)  (710 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_21

 (3 0)  (877 336)  (877 336)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_v_b_0
 (8 0)  (882 336)  (882 336)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_1
 (9 0)  (883 336)  (883 336)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_1
 (3 5)  (877 341)  (877 341)  routing T_17_21.sp12_h_l_23 <X> T_17_21.sp12_h_r_0
 (8 5)  (882 341)  (882 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (9 5)  (883 341)  (883 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_t_43
 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9
 (11 14)  (885 350)  (885 350)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_t_46


LogicTile_18_21

 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (11 4)  (939 340)  (939 340)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_5
 (13 4)  (941 340)  (941 340)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_5
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp4_v_t_12 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 344)  (946 344)  routing T_18_21.sp4_v_t_12 <X> T_18_21.lc_trk_g2_1
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 344)  (963 344)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_4
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (48 8)  (976 344)  (976 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_4
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (52 9)  (980 345)  (980 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (19 11)  (947 347)  (947 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp12_v_b_8 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 350)  (931 350)  routing T_18_21.sp12_v_b_1 <X> T_18_21.sp12_v_t_22


LogicTile_19_21

 (6 0)  (988 336)  (988 336)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_b_0
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 336)  (1000 336)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g0_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.bot_op_2 <X> T_19_21.lc_trk_g0_2
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (39 2)  (1021 338)  (1021 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (42 2)  (1024 338)  (1024 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (47 2)  (1029 338)  (1029 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1032 338)  (1032 338)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (25 3)  (1007 339)  (1007 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (41 3)  (1023 339)  (1023 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (43 3)  (1025 339)  (1025 339)  LC_1 Logic Functioning bit
 (15 4)  (997 340)  (997 340)  routing T_19_21.bot_op_1 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (996 341)  (996 341)  routing T_19_21.top_op_0 <X> T_19_21.lc_trk_g1_0
 (15 5)  (997 341)  (997 341)  routing T_19_21.top_op_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (997 342)  (997 342)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (19 7)  (1001 343)  (1001 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (46 8)  (1028 344)  (1028 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1033 344)  (1033 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 345)  (1007 345)  routing T_19_21.sp4_r_v_b_34 <X> T_19_21.lc_trk_g2_2
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 345)  (1010 345)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (43 9)  (1025 345)  (1025 345)  LC_4 Logic Functioning bit
 (16 10)  (998 346)  (998 346)  routing T_19_21.sp12_v_t_10 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (14 12)  (996 348)  (996 348)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (15 12)  (997 348)  (997 348)  routing T_19_21.rgt_op_1 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.rgt_op_1 <X> T_19_21.lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 348)  (1009 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (15 13)  (997 349)  (997 349)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (0 14)  (982 350)  (982 350)  routing T_19_21.glb_netwk_4 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 350)  (1008 350)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 350)  (1010 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (42 14)  (1024 350)  (1024 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (50 14)  (1032 350)  (1032 350)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1034 350)  (1034 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_r_v_b_46 <X> T_19_21.lc_trk_g3_6
 (26 15)  (1008 351)  (1008 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 351)  (1009 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 351)  (1010 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (41 15)  (1023 351)  (1023 351)  LC_7 Logic Functioning bit
 (42 15)  (1024 351)  (1024 351)  LC_7 Logic Functioning bit
 (43 15)  (1025 351)  (1025 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (15 0)  (1051 336)  (1051 336)  routing T_20_21.top_op_1 <X> T_20_21.lc_trk_g0_1
 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 336)  (1067 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (18 1)  (1054 337)  (1054 337)  routing T_20_21.top_op_1 <X> T_20_21.lc_trk_g0_1
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 337)  (1059 337)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g0_2
 (24 1)  (1060 337)  (1060 337)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g0_2
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 337)  (1067 337)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1069 337)  (1069 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.top_op_7 <X> T_20_21.lc_trk_g0_7
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 338)  (1071 338)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.input_2_1
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (18 3)  (1054 339)  (1054 339)  routing T_20_21.sp4_r_v_b_29 <X> T_20_21.lc_trk_g0_5
 (21 3)  (1057 339)  (1057 339)  routing T_20_21.top_op_7 <X> T_20_21.lc_trk_g0_7
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (2 4)  (1038 340)  (1038 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (14 5)  (1050 341)  (1050 341)  routing T_20_21.sp4_r_v_b_24 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (14 7)  (1050 343)  (1050 343)  routing T_20_21.sp12_h_r_20 <X> T_20_21.lc_trk_g1_4
 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp12_h_r_20 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 343)  (1067 343)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (51 7)  (1087 343)  (1087 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (1048 344)  (1048 344)  routing T_20_21.sp4_v_b_8 <X> T_20_21.sp4_h_r_8
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (11 9)  (1047 345)  (1047 345)  routing T_20_21.sp4_v_b_8 <X> T_20_21.sp4_h_r_8
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 345)  (1059 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.sp4_h_r_36 <X> T_20_21.lc_trk_g2_4
 (15 10)  (1051 346)  (1051 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (16 10)  (1052 346)  (1052 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.sp4_h_r_36 <X> T_20_21.lc_trk_g2_4
 (16 11)  (1052 347)  (1052 347)  routing T_20_21.sp4_h_r_36 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 347)  (1059 347)  routing T_20_21.sp12_v_b_14 <X> T_20_21.lc_trk_g2_6
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 347)  (1070 347)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_5
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 348)  (1071 348)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.input_2_6
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (46 12)  (1082 348)  (1082 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 349)  (1068 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 349)  (1069 349)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.input_2_6
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (3 14)  (1039 350)  (1039 350)  routing T_20_21.sp12_h_r_1 <X> T_20_21.sp12_v_t_22
 (3 15)  (1039 351)  (1039 351)  routing T_20_21.sp12_h_r_1 <X> T_20_21.sp12_v_t_22
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp12_v_b_14 <X> T_20_21.lc_trk_g3_6


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_b_2
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 337)  (1113 337)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g0_2
 (24 1)  (1114 337)  (1114 337)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g0_2
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (24 2)  (1114 338)  (1114 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 338)  (1124 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 338)  (1125 338)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.input_2_1
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (47 2)  (1137 338)  (1137 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1116 339)  (1116 339)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 339)  (1117 339)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 339)  (1122 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1123 339)  (1123 339)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.input_2_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (40 3)  (1130 339)  (1130 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 341)  (1114 341)  routing T_21_21.bot_op_2 <X> T_21_21.lc_trk_g1_2
 (4 6)  (1094 342)  (1094 342)  routing T_21_21.sp4_v_b_3 <X> T_21_21.sp4_v_t_38
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1108 342)  (1108 342)  routing T_21_21.bnr_op_5 <X> T_21_21.lc_trk_g1_5
 (21 6)  (1111 342)  (1111 342)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g1_7
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 342)  (1113 342)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g1_7
 (25 6)  (1115 342)  (1115 342)  routing T_21_21.bnr_op_6 <X> T_21_21.lc_trk_g1_6
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.sp4_v_t_9 <X> T_21_21.lc_trk_g1_4
 (16 7)  (1106 343)  (1106 343)  routing T_21_21.sp4_v_t_9 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (1108 343)  (1108 343)  routing T_21_21.bnr_op_5 <X> T_21_21.lc_trk_g1_5
 (21 7)  (1111 343)  (1111 343)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g1_7
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1115 343)  (1115 343)  routing T_21_21.bnr_op_6 <X> T_21_21.lc_trk_g1_6
 (22 8)  (1112 344)  (1112 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1113 344)  (1113 344)  routing T_21_21.sp12_v_b_11 <X> T_21_21.lc_trk_g2_3
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.bnl_op_5 <X> T_21_21.lc_trk_g2_5
 (25 10)  (1115 346)  (1115 346)  routing T_21_21.wire_logic_cluster/lc_6/out <X> T_21_21.lc_trk_g2_6
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 346)  (1120 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 346)  (1121 346)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 346)  (1125 346)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_5
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (13 11)  (1103 347)  (1103 347)  routing T_21_21.sp4_v_b_3 <X> T_21_21.sp4_h_l_45
 (18 11)  (1108 347)  (1108 347)  routing T_21_21.bnl_op_5 <X> T_21_21.lc_trk_g2_5
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1117 347)  (1117 347)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 347)  (1120 347)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 347)  (1121 347)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1125 347)  (1125 347)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_5
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (28 12)  (1118 348)  (1118 348)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 348)  (1124 348)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (37 12)  (1127 348)  (1127 348)  LC_6 Logic Functioning bit
 (38 12)  (1128 348)  (1128 348)  LC_6 Logic Functioning bit
 (39 12)  (1129 348)  (1129 348)  LC_6 Logic Functioning bit
 (41 12)  (1131 348)  (1131 348)  LC_6 Logic Functioning bit
 (42 12)  (1132 348)  (1132 348)  LC_6 Logic Functioning bit
 (43 12)  (1133 348)  (1133 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (47 12)  (1137 348)  (1137 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1140 348)  (1140 348)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1142 348)  (1142 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1116 349)  (1116 349)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 349)  (1120 349)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 349)  (1121 349)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (37 13)  (1127 349)  (1127 349)  LC_6 Logic Functioning bit
 (38 13)  (1128 349)  (1128 349)  LC_6 Logic Functioning bit
 (41 13)  (1131 349)  (1131 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (43 13)  (1133 349)  (1133 349)  LC_6 Logic Functioning bit
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.glb_netwk_2 <X> T_21_21.wire_logic_cluster/lc_7/s_r


LogicTile_22_21

 (15 0)  (1159 336)  (1159 336)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (37 0)  (1181 336)  (1181 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (39 0)  (1183 336)  (1183 336)  LC_0 Logic Functioning bit
 (44 0)  (1188 336)  (1188 336)  LC_0 Logic Functioning bit
 (18 1)  (1162 337)  (1162 337)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g0_1
 (40 1)  (1184 337)  (1184 337)  LC_0 Logic Functioning bit
 (41 1)  (1185 337)  (1185 337)  LC_0 Logic Functioning bit
 (42 1)  (1186 337)  (1186 337)  LC_0 Logic Functioning bit
 (43 1)  (1187 337)  (1187 337)  LC_0 Logic Functioning bit
 (49 1)  (1193 337)  (1193 337)  Carry_In_Mux bit 

 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 338)  (1174 338)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (37 2)  (1181 338)  (1181 338)  LC_1 Logic Functioning bit
 (38 2)  (1182 338)  (1182 338)  LC_1 Logic Functioning bit
 (39 2)  (1183 338)  (1183 338)  LC_1 Logic Functioning bit
 (44 2)  (1188 338)  (1188 338)  LC_1 Logic Functioning bit
 (30 3)  (1174 339)  (1174 339)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (1184 339)  (1184 339)  LC_1 Logic Functioning bit
 (41 3)  (1185 339)  (1185 339)  LC_1 Logic Functioning bit
 (42 3)  (1186 339)  (1186 339)  LC_1 Logic Functioning bit
 (43 3)  (1187 339)  (1187 339)  LC_1 Logic Functioning bit
 (12 4)  (1156 340)  (1156 340)  routing T_22_21.sp4_v_b_5 <X> T_22_21.sp4_h_r_5
 (28 4)  (1172 340)  (1172 340)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 340)  (1174 340)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 340)  (1180 340)  LC_2 Logic Functioning bit
 (37 4)  (1181 340)  (1181 340)  LC_2 Logic Functioning bit
 (38 4)  (1182 340)  (1182 340)  LC_2 Logic Functioning bit
 (39 4)  (1183 340)  (1183 340)  LC_2 Logic Functioning bit
 (44 4)  (1188 340)  (1188 340)  LC_2 Logic Functioning bit
 (11 5)  (1155 341)  (1155 341)  routing T_22_21.sp4_v_b_5 <X> T_22_21.sp4_h_r_5
 (30 5)  (1174 341)  (1174 341)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (1184 341)  (1184 341)  LC_2 Logic Functioning bit
 (41 5)  (1185 341)  (1185 341)  LC_2 Logic Functioning bit
 (42 5)  (1186 341)  (1186 341)  LC_2 Logic Functioning bit
 (43 5)  (1187 341)  (1187 341)  LC_2 Logic Functioning bit
 (16 6)  (1160 342)  (1160 342)  routing T_22_21.sp4_v_b_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 342)  (1162 342)  routing T_22_21.sp4_v_b_5 <X> T_22_21.lc_trk_g1_5
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1168 342)  (1168 342)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g1_7
 (28 6)  (1172 342)  (1172 342)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (37 6)  (1181 342)  (1181 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (39 6)  (1183 342)  (1183 342)  LC_3 Logic Functioning bit
 (44 6)  (1188 342)  (1188 342)  LC_3 Logic Functioning bit
 (21 7)  (1165 343)  (1165 343)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g1_7
 (22 7)  (1166 343)  (1166 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1169 343)  (1169 343)  routing T_22_21.sp4_r_v_b_30 <X> T_22_21.lc_trk_g1_6
 (30 7)  (1174 343)  (1174 343)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (1184 343)  (1184 343)  LC_3 Logic Functioning bit
 (41 7)  (1185 343)  (1185 343)  LC_3 Logic Functioning bit
 (42 7)  (1186 343)  (1186 343)  LC_3 Logic Functioning bit
 (43 7)  (1187 343)  (1187 343)  LC_3 Logic Functioning bit
 (51 7)  (1195 343)  (1195 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (1146 344)  (1146 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (1171 344)  (1171 344)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 344)  (1174 344)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (37 8)  (1181 344)  (1181 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (39 8)  (1183 344)  (1183 344)  LC_4 Logic Functioning bit
 (44 8)  (1188 344)  (1188 344)  LC_4 Logic Functioning bit
 (22 9)  (1166 345)  (1166 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 345)  (1167 345)  routing T_22_21.sp4_v_b_42 <X> T_22_21.lc_trk_g2_2
 (24 9)  (1168 345)  (1168 345)  routing T_22_21.sp4_v_b_42 <X> T_22_21.lc_trk_g2_2
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (40 9)  (1184 345)  (1184 345)  LC_4 Logic Functioning bit
 (41 9)  (1185 345)  (1185 345)  LC_4 Logic Functioning bit
 (42 9)  (1186 345)  (1186 345)  LC_4 Logic Functioning bit
 (43 9)  (1187 345)  (1187 345)  LC_4 Logic Functioning bit
 (53 9)  (1197 345)  (1197 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (1165 346)  (1165 346)  routing T_22_21.rgt_op_7 <X> T_22_21.lc_trk_g2_7
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 346)  (1168 346)  routing T_22_21.rgt_op_7 <X> T_22_21.lc_trk_g2_7
 (27 10)  (1171 346)  (1171 346)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (44 10)  (1188 346)  (1188 346)  LC_5 Logic Functioning bit
 (40 11)  (1184 347)  (1184 347)  LC_5 Logic Functioning bit
 (41 11)  (1185 347)  (1185 347)  LC_5 Logic Functioning bit
 (42 11)  (1186 347)  (1186 347)  LC_5 Logic Functioning bit
 (43 11)  (1187 347)  (1187 347)  LC_5 Logic Functioning bit
 (48 11)  (1192 347)  (1192 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (1158 348)  (1158 348)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (15 12)  (1159 348)  (1159 348)  routing T_22_21.rgt_op_1 <X> T_22_21.lc_trk_g3_1
 (17 12)  (1161 348)  (1161 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 348)  (1162 348)  routing T_22_21.rgt_op_1 <X> T_22_21.lc_trk_g3_1
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (37 12)  (1181 348)  (1181 348)  LC_6 Logic Functioning bit
 (38 12)  (1182 348)  (1182 348)  LC_6 Logic Functioning bit
 (39 12)  (1183 348)  (1183 348)  LC_6 Logic Functioning bit
 (44 12)  (1188 348)  (1188 348)  LC_6 Logic Functioning bit
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (16 13)  (1160 349)  (1160 349)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (40 13)  (1184 349)  (1184 349)  LC_6 Logic Functioning bit
 (41 13)  (1185 349)  (1185 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (43 13)  (1187 349)  (1187 349)  LC_6 Logic Functioning bit
 (51 13)  (1195 349)  (1195 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (1171 350)  (1171 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 350)  (1172 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 350)  (1181 350)  LC_7 Logic Functioning bit
 (39 14)  (1183 350)  (1183 350)  LC_7 Logic Functioning bit
 (41 14)  (1185 350)  (1185 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (41 15)  (1185 351)  (1185 351)  LC_7 Logic Functioning bit
 (43 15)  (1187 351)  (1187 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (17 0)  (1215 336)  (1215 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1223 336)  (1223 336)  routing T_23_21.lft_op_2 <X> T_23_21.lc_trk_g0_2
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (14 1)  (1212 337)  (1212 337)  routing T_23_21.sp12_h_r_16 <X> T_23_21.lc_trk_g0_0
 (16 1)  (1214 337)  (1214 337)  routing T_23_21.sp12_h_r_16 <X> T_23_21.lc_trk_g0_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (1216 337)  (1216 337)  routing T_23_21.sp4_r_v_b_34 <X> T_23_21.lc_trk_g0_1
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 337)  (1222 337)  routing T_23_21.lft_op_2 <X> T_23_21.lc_trk_g0_2
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1231 337)  (1231 337)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.input_2_0
 (34 1)  (1232 337)  (1232 337)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.input_2_0
 (35 1)  (1233 337)  (1233 337)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.input_2_0
 (40 1)  (1238 337)  (1238 337)  LC_0 Logic Functioning bit
 (42 1)  (1240 337)  (1240 337)  LC_0 Logic Functioning bit
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 338)  (1212 338)  routing T_23_21.wire_logic_cluster/lc_4/out <X> T_23_21.lc_trk_g0_4
 (21 2)  (1219 338)  (1219 338)  routing T_23_21.wire_logic_cluster/lc_7/out <X> T_23_21.lc_trk_g0_7
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (1225 338)  (1225 338)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 338)  (1226 338)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 338)  (1227 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 338)  (1228 338)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (39 2)  (1237 338)  (1237 338)  LC_1 Logic Functioning bit
 (45 2)  (1243 338)  (1243 338)  LC_1 Logic Functioning bit
 (50 2)  (1248 338)  (1248 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1250 338)  (1250 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1224 339)  (1224 339)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 339)  (1225 339)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 339)  (1228 339)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 339)  (1229 339)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (38 3)  (1236 339)  (1236 339)  LC_1 Logic Functioning bit
 (41 3)  (1239 339)  (1239 339)  LC_1 Logic Functioning bit
 (2 4)  (1200 340)  (1200 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (25 4)  (1223 340)  (1223 340)  routing T_23_21.wire_logic_cluster/lc_2/out <X> T_23_21.lc_trk_g1_2
 (28 4)  (1226 340)  (1226 340)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 340)  (1231 340)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 340)  (1235 340)  LC_2 Logic Functioning bit
 (39 4)  (1237 340)  (1237 340)  LC_2 Logic Functioning bit
 (14 5)  (1212 341)  (1212 341)  routing T_23_21.top_op_0 <X> T_23_21.lc_trk_g1_0
 (15 5)  (1213 341)  (1213 341)  routing T_23_21.top_op_0 <X> T_23_21.lc_trk_g1_0
 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (37 5)  (1235 341)  (1235 341)  LC_2 Logic Functioning bit
 (39 5)  (1237 341)  (1237 341)  LC_2 Logic Functioning bit
 (21 6)  (1219 342)  (1219 342)  routing T_23_21.lft_op_7 <X> T_23_21.lc_trk_g1_7
 (22 6)  (1220 342)  (1220 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 342)  (1222 342)  routing T_23_21.lft_op_7 <X> T_23_21.lc_trk_g1_7
 (27 6)  (1225 342)  (1225 342)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 342)  (1226 342)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 342)  (1227 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 342)  (1229 342)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 342)  (1234 342)  LC_3 Logic Functioning bit
 (37 6)  (1235 342)  (1235 342)  LC_3 Logic Functioning bit
 (43 6)  (1241 342)  (1241 342)  LC_3 Logic Functioning bit
 (22 7)  (1220 343)  (1220 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1221 343)  (1221 343)  routing T_23_21.sp4_v_b_22 <X> T_23_21.lc_trk_g1_6
 (24 7)  (1222 343)  (1222 343)  routing T_23_21.sp4_v_b_22 <X> T_23_21.lc_trk_g1_6
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 343)  (1228 343)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 343)  (1230 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1231 343)  (1231 343)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_3
 (34 7)  (1232 343)  (1232 343)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_3
 (36 7)  (1234 343)  (1234 343)  LC_3 Logic Functioning bit
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.wire_logic_cluster/lc_1/out <X> T_23_21.lc_trk_g2_1
 (26 8)  (1224 344)  (1224 344)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 344)  (1225 344)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 344)  (1228 344)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 344)  (1229 344)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (37 8)  (1235 344)  (1235 344)  LC_4 Logic Functioning bit
 (38 8)  (1236 344)  (1236 344)  LC_4 Logic Functioning bit
 (39 8)  (1237 344)  (1237 344)  LC_4 Logic Functioning bit
 (41 8)  (1239 344)  (1239 344)  LC_4 Logic Functioning bit
 (42 8)  (1240 344)  (1240 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (45 8)  (1243 344)  (1243 344)  LC_4 Logic Functioning bit
 (50 8)  (1248 344)  (1248 344)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1224 345)  (1224 345)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 345)  (1225 345)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 345)  (1226 345)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 345)  (1228 345)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 345)  (1229 345)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (37 9)  (1235 345)  (1235 345)  LC_4 Logic Functioning bit
 (38 9)  (1236 345)  (1236 345)  LC_4 Logic Functioning bit
 (41 9)  (1239 345)  (1239 345)  LC_4 Logic Functioning bit
 (42 9)  (1240 345)  (1240 345)  LC_4 Logic Functioning bit
 (43 9)  (1241 345)  (1241 345)  LC_4 Logic Functioning bit
 (48 9)  (1246 345)  (1246 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1219 346)  (1219 346)  routing T_23_21.bnl_op_7 <X> T_23_21.lc_trk_g2_7
 (22 10)  (1220 346)  (1220 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (1219 347)  (1219 347)  routing T_23_21.bnl_op_7 <X> T_23_21.lc_trk_g2_7
 (21 12)  (1219 348)  (1219 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (24 12)  (1222 348)  (1222 348)  routing T_23_21.sp4_h_r_35 <X> T_23_21.lc_trk_g3_3
 (26 12)  (1224 348)  (1224 348)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 348)  (1227 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 348)  (1229 348)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 348)  (1234 348)  LC_6 Logic Functioning bit
 (43 12)  (1241 348)  (1241 348)  LC_6 Logic Functioning bit
 (15 13)  (1213 349)  (1213 349)  routing T_23_21.sp4_v_t_29 <X> T_23_21.lc_trk_g3_0
 (16 13)  (1214 349)  (1214 349)  routing T_23_21.sp4_v_t_29 <X> T_23_21.lc_trk_g3_0
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (1225 349)  (1225 349)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 349)  (1226 349)  routing T_23_21.lc_trk_g3_5 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 349)  (1229 349)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 349)  (1230 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (1235 349)  (1235 349)  LC_6 Logic Functioning bit
 (39 13)  (1237 349)  (1237 349)  LC_6 Logic Functioning bit
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 350)  (1215 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1219 350)  (1219 350)  routing T_23_21.sp4_v_t_18 <X> T_23_21.lc_trk_g3_7
 (22 14)  (1220 350)  (1220 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1221 350)  (1221 350)  routing T_23_21.sp4_v_t_18 <X> T_23_21.lc_trk_g3_7
 (27 14)  (1225 350)  (1225 350)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 350)  (1226 350)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 350)  (1228 350)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 350)  (1234 350)  LC_7 Logic Functioning bit
 (37 14)  (1235 350)  (1235 350)  LC_7 Logic Functioning bit
 (38 14)  (1236 350)  (1236 350)  LC_7 Logic Functioning bit
 (39 14)  (1237 350)  (1237 350)  LC_7 Logic Functioning bit
 (41 14)  (1239 350)  (1239 350)  LC_7 Logic Functioning bit
 (42 14)  (1240 350)  (1240 350)  LC_7 Logic Functioning bit
 (43 14)  (1241 350)  (1241 350)  LC_7 Logic Functioning bit
 (45 14)  (1243 350)  (1243 350)  LC_7 Logic Functioning bit
 (47 14)  (1245 350)  (1245 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1248 350)  (1248 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1249 350)  (1249 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1198 351)  (1198 351)  routing T_23_21.glb_netwk_2 <X> T_23_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (1216 351)  (1216 351)  routing T_23_21.sp4_r_v_b_45 <X> T_23_21.lc_trk_g3_5
 (27 15)  (1225 351)  (1225 351)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 351)  (1227 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 351)  (1228 351)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 351)  (1229 351)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 351)  (1234 351)  LC_7 Logic Functioning bit
 (37 15)  (1235 351)  (1235 351)  LC_7 Logic Functioning bit
 (39 15)  (1237 351)  (1237 351)  LC_7 Logic Functioning bit
 (40 15)  (1238 351)  (1238 351)  LC_7 Logic Functioning bit
 (42 15)  (1240 351)  (1240 351)  LC_7 Logic Functioning bit
 (43 15)  (1241 351)  (1241 351)  LC_7 Logic Functioning bit


LogicTile_24_21

 (12 0)  (1264 336)  (1264 336)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_r_2
 (22 0)  (1274 336)  (1274 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1275 336)  (1275 336)  routing T_24_21.sp12_h_l_16 <X> T_24_21.lc_trk_g0_3
 (25 0)  (1277 336)  (1277 336)  routing T_24_21.sp4_v_b_10 <X> T_24_21.lc_trk_g0_2
 (11 1)  (1263 337)  (1263 337)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_r_2
 (21 1)  (1273 337)  (1273 337)  routing T_24_21.sp12_h_l_16 <X> T_24_21.lc_trk_g0_3
 (22 1)  (1274 337)  (1274 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1275 337)  (1275 337)  routing T_24_21.sp4_v_b_10 <X> T_24_21.lc_trk_g0_2
 (25 1)  (1277 337)  (1277 337)  routing T_24_21.sp4_v_b_10 <X> T_24_21.lc_trk_g0_2
 (12 2)  (1264 338)  (1264 338)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_39
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 338)  (1285 338)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 338)  (1286 338)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 338)  (1288 338)  LC_1 Logic Functioning bit
 (38 2)  (1290 338)  (1290 338)  LC_1 Logic Functioning bit
 (41 2)  (1293 338)  (1293 338)  LC_1 Logic Functioning bit
 (43 2)  (1295 338)  (1295 338)  LC_1 Logic Functioning bit
 (26 3)  (1278 339)  (1278 339)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 339)  (1281 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 339)  (1282 339)  routing T_24_21.lc_trk_g0_2 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (37 3)  (1289 339)  (1289 339)  LC_1 Logic Functioning bit
 (39 3)  (1291 339)  (1291 339)  LC_1 Logic Functioning bit
 (41 3)  (1293 339)  (1293 339)  LC_1 Logic Functioning bit
 (43 3)  (1295 339)  (1295 339)  LC_1 Logic Functioning bit
 (48 3)  (1300 339)  (1300 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 12)  (1269 348)  (1269 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


RAM_Tile_25_21

 (9 11)  (1315 347)  (1315 347)  routing T_25_21.sp4_v_b_11 <X> T_25_21.sp4_v_t_42
 (10 11)  (1316 347)  (1316 347)  routing T_25_21.sp4_v_b_11 <X> T_25_21.sp4_v_t_42
 (12 14)  (1318 350)  (1318 350)  routing T_25_21.sp4_v_b_11 <X> T_25_21.sp4_h_l_46


LogicTile_26_21

 (8 1)  (1356 337)  (1356 337)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_b_1
 (9 1)  (1357 337)  (1357 337)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_b_1
 (10 1)  (1358 337)  (1358 337)  routing T_26_21.sp4_h_l_42 <X> T_26_21.sp4_v_b_1
 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (26 4)  (1374 340)  (1374 340)  routing T_26_21.lc_trk_g2_4 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1375 340)  (1375 340)  routing T_26_21.lc_trk_g3_2 <X> T_26_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 340)  (1376 340)  routing T_26_21.lc_trk_g3_2 <X> T_26_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 340)  (1377 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 340)  (1379 340)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 340)  (1380 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 340)  (1381 340)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 340)  (1382 340)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (1388 340)  (1388 340)  LC_2 Logic Functioning bit
 (11 5)  (1359 341)  (1359 341)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_h_r_5
 (28 5)  (1376 341)  (1376 341)  routing T_26_21.lc_trk_g2_4 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 341)  (1377 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 341)  (1378 341)  routing T_26_21.lc_trk_g3_2 <X> T_26_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 341)  (1380 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1381 341)  (1381 341)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.input_2_2
 (34 5)  (1382 341)  (1382 341)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.input_2_2
 (35 5)  (1383 341)  (1383 341)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.input_2_2
 (48 5)  (1396 341)  (1396 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 11)  (1362 347)  (1362 347)  routing T_26_21.sp12_v_b_20 <X> T_26_21.lc_trk_g2_4
 (16 11)  (1364 347)  (1364 347)  routing T_26_21.sp12_v_b_20 <X> T_26_21.lc_trk_g2_4
 (17 11)  (1365 347)  (1365 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 12)  (1369 348)  (1369 348)  routing T_26_21.sp12_v_t_0 <X> T_26_21.lc_trk_g3_3
 (22 12)  (1370 348)  (1370 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1372 348)  (1372 348)  routing T_26_21.sp12_v_t_0 <X> T_26_21.lc_trk_g3_3
 (21 13)  (1369 349)  (1369 349)  routing T_26_21.sp12_v_t_0 <X> T_26_21.lc_trk_g3_3
 (22 13)  (1370 349)  (1370 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1371 349)  (1371 349)  routing T_26_21.sp4_h_l_15 <X> T_26_21.lc_trk_g3_2
 (24 13)  (1372 349)  (1372 349)  routing T_26_21.sp4_h_l_15 <X> T_26_21.lc_trk_g3_2
 (25 13)  (1373 349)  (1373 349)  routing T_26_21.sp4_h_l_15 <X> T_26_21.lc_trk_g3_2
 (3 15)  (1351 351)  (1351 351)  routing T_26_21.sp12_h_l_22 <X> T_26_21.sp12_v_t_22
 (16 15)  (1364 351)  (1364 351)  routing T_26_21.sp12_v_b_12 <X> T_26_21.lc_trk_g3_4
 (17 15)  (1365 351)  (1365 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23
 (2 8)  (1404 344)  (1404 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_21

 (3 13)  (1459 349)  (1459 349)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_h_r_1


LogicTile_30_21

 (12 8)  (1576 344)  (1576 344)  routing T_30_21.sp4_h_l_40 <X> T_30_21.sp4_h_r_8
 (13 9)  (1577 345)  (1577 345)  routing T_30_21.sp4_h_l_40 <X> T_30_21.sp4_h_r_8
 (4 12)  (1568 348)  (1568 348)  routing T_30_21.sp4_h_l_44 <X> T_30_21.sp4_v_b_9
 (5 13)  (1569 349)  (1569 349)  routing T_30_21.sp4_h_l_44 <X> T_30_21.sp4_v_b_9


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (5 0)  (1731 336)  (1731 336)  routing T_33_21.span4_vert_b_1 <X> T_33_21.lc_trk_g0_1
 (7 0)  (1733 336)  (1733 336)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 337)  (1734 337)  routing T_33_21.span4_vert_b_1 <X> T_33_21.lc_trk_g0_1
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (1737 338)  (1737 338)  routing T_33_21.span4_vert_b_1 <X> T_33_21.span4_vert_t_13
 (12 3)  (1738 339)  (1738 339)  routing T_33_21.span4_vert_b_1 <X> T_33_21.span4_horz_31
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_1 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 344)  (1730 344)  routing T_33_21.span4_horz_32 <X> T_33_21.lc_trk_g1_0
 (6 8)  (1732 344)  (1732 344)  routing T_33_21.span12_horz_9 <X> T_33_21.lc_trk_g1_1
 (7 8)  (1733 344)  (1733 344)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 345)  (1731 345)  routing T_33_21.span4_horz_32 <X> T_33_21.lc_trk_g1_0
 (6 9)  (1732 345)  (1732 345)  routing T_33_21.span4_horz_32 <X> T_33_21.lc_trk_g1_0
 (7 9)  (1733 345)  (1733 345)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_0 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit
 (8 15)  (1734 351)  (1734 351)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (12 6)  (5 326)  (5 326)  routing T_0_20.span4_horz_37 <X> T_0_20.span4_vert_t_14
 (1 8)  (16 328)  (16 328)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (6 3)  (24 323)  (24 323)  routing T_1_20.sp4_h_r_0 <X> T_1_20.sp4_h_l_37


LogicTile_2_20

 (8 11)  (80 331)  (80 331)  routing T_2_20.sp4_v_b_4 <X> T_2_20.sp4_v_t_42
 (10 11)  (82 331)  (82 331)  routing T_2_20.sp4_v_b_4 <X> T_2_20.sp4_v_t_42
 (8 13)  (80 333)  (80 333)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_b_10
 (9 13)  (81 333)  (81 333)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_b_10
 (10 13)  (82 333)  (82 333)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_v_b_10


LogicTile_3_20

 (11 14)  (137 334)  (137 334)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46
 (13 14)  (139 334)  (139 334)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46
 (12 15)  (138 335)  (138 335)  routing T_3_20.sp4_h_r_5 <X> T_3_20.sp4_v_t_46


LogicTile_4_20

 (28 0)  (208 320)  (208 320)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 320)  (213 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 320)  (214 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (40 0)  (220 320)  (220 320)  LC_0 Logic Functioning bit
 (41 0)  (221 320)  (221 320)  LC_0 Logic Functioning bit
 (42 0)  (222 320)  (222 320)  LC_0 Logic Functioning bit
 (43 0)  (223 320)  (223 320)  LC_0 Logic Functioning bit
 (46 0)  (226 320)  (226 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (206 321)  (206 321)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (40 1)  (220 321)  (220 321)  LC_0 Logic Functioning bit
 (42 1)  (222 321)  (222 321)  LC_0 Logic Functioning bit
 (15 8)  (195 328)  (195 328)  routing T_4_20.rgt_op_1 <X> T_4_20.lc_trk_g2_1
 (17 8)  (197 328)  (197 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (198 328)  (198 328)  routing T_4_20.rgt_op_1 <X> T_4_20.lc_trk_g2_1
 (25 8)  (205 328)  (205 328)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (22 9)  (202 329)  (202 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 329)  (203 329)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (24 9)  (204 329)  (204 329)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (14 12)  (194 332)  (194 332)  routing T_4_20.rgt_op_0 <X> T_4_20.lc_trk_g3_0
 (15 13)  (195 333)  (195 333)  routing T_4_20.rgt_op_0 <X> T_4_20.lc_trk_g3_0
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_5_20

 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 320)  (267 320)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (37 0)  (271 320)  (271 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (39 0)  (273 320)  (273 320)  LC_0 Logic Functioning bit
 (45 0)  (279 320)  (279 320)  LC_0 Logic Functioning bit
 (46 0)  (280 320)  (280 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (265 321)  (265 321)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 321)  (270 321)  LC_0 Logic Functioning bit
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (38 1)  (272 321)  (272 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (239 322)  (239 322)  routing T_5_20.sp4_h_r_9 <X> T_5_20.sp4_h_l_37
 (14 2)  (248 322)  (248 322)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (46 2)  (280 322)  (280 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (238 323)  (238 323)  routing T_5_20.sp4_h_r_9 <X> T_5_20.sp4_h_l_37
 (14 3)  (248 323)  (248 323)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (16 3)  (250 323)  (250 323)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (53 3)  (287 323)  (287 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (234 324)  (234 324)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 325)  (234 325)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 5)  (235 325)  (235 325)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (6 8)  (240 328)  (240 328)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_v_b_6
 (14 8)  (248 328)  (248 328)  routing T_5_20.sp4_h_l_21 <X> T_5_20.lc_trk_g2_0
 (15 9)  (249 329)  (249 329)  routing T_5_20.sp4_h_l_21 <X> T_5_20.lc_trk_g2_0
 (16 9)  (250 329)  (250 329)  routing T_5_20.sp4_h_l_21 <X> T_5_20.lc_trk_g2_0
 (17 9)  (251 329)  (251 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 12)  (255 332)  (255 332)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g3_3
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 332)  (257 332)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g3_3
 (24 12)  (258 332)  (258 332)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g3_3
 (8 13)  (242 333)  (242 333)  routing T_5_20.sp4_h_r_10 <X> T_5_20.sp4_v_b_10
 (21 13)  (255 333)  (255 333)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g3_3
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (235 335)  (235 335)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (257 335)  (257 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6
 (24 15)  (258 335)  (258 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6
 (25 15)  (259 335)  (259 335)  routing T_5_20.sp4_h_r_30 <X> T_5_20.lc_trk_g3_6


LogicTile_6_20

 (6 0)  (294 320)  (294 320)  routing T_6_20.sp4_h_r_7 <X> T_6_20.sp4_v_b_0
 (21 0)  (309 320)  (309 320)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (313 320)  (313 320)  routing T_6_20.wire_logic_cluster/lc_2/out <X> T_6_20.lc_trk_g0_2
 (31 0)  (319 320)  (319 320)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (45 0)  (333 320)  (333 320)  LC_0 Logic Functioning bit
 (10 1)  (298 321)  (298 321)  routing T_6_20.sp4_h_r_8 <X> T_6_20.sp4_v_b_1
 (15 1)  (303 321)  (303 321)  routing T_6_20.bot_op_0 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (302 322)  (302 322)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g0_4
 (17 2)  (305 322)  (305 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 322)  (306 322)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g0_5
 (21 2)  (309 322)  (309 322)  routing T_6_20.bnr_op_7 <X> T_6_20.lc_trk_g0_7
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (313 322)  (313 322)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g0_6
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (306 323)  (306 323)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g0_5
 (21 3)  (309 323)  (309 323)  routing T_6_20.bnr_op_7 <X> T_6_20.lc_trk_g0_7
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g0_6
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (0 4)  (288 324)  (288 324)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (1 4)  (289 324)  (289 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (302 324)  (302 324)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g1_0
 (21 4)  (309 324)  (309 324)  routing T_6_20.bnr_op_3 <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (45 4)  (333 324)  (333 324)  LC_2 Logic Functioning bit
 (0 5)  (288 325)  (288 325)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (1 5)  (289 325)  (289 325)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (309 325)  (309 325)  routing T_6_20.bnr_op_3 <X> T_6_20.lc_trk_g1_3
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (14 6)  (302 326)  (302 326)  routing T_6_20.bnr_op_4 <X> T_6_20.lc_trk_g1_4
 (16 6)  (304 326)  (304 326)  routing T_6_20.sp4_v_b_13 <X> T_6_20.lc_trk_g1_5
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.sp4_v_b_13 <X> T_6_20.lc_trk_g1_5
 (25 6)  (313 326)  (313 326)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g1_6
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (43 6)  (331 326)  (331 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (14 7)  (302 327)  (302 327)  routing T_6_20.bnr_op_4 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (306 327)  (306 327)  routing T_6_20.sp4_v_b_13 <X> T_6_20.lc_trk_g1_5
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (39 7)  (327 327)  (327 327)  LC_3 Logic Functioning bit
 (40 7)  (328 327)  (328 327)  LC_3 Logic Functioning bit
 (42 7)  (330 327)  (330 327)  LC_3 Logic Functioning bit
 (48 7)  (336 327)  (336 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (6 9)  (294 329)  (294 329)  routing T_6_20.sp4_h_l_43 <X> T_6_20.sp4_h_r_6
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 329)  (319 329)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (323 329)  (323 329)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.input_2_4
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (38 9)  (326 329)  (326 329)  LC_4 Logic Functioning bit
 (43 9)  (331 329)  (331 329)  LC_4 Logic Functioning bit
 (46 9)  (334 329)  (334 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (293 330)  (293 330)  routing T_6_20.sp4_v_b_6 <X> T_6_20.sp4_h_l_43
 (25 10)  (313 330)  (313 330)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g2_6
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (40 10)  (328 330)  (328 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (42 10)  (330 330)  (330 330)  LC_5 Logic Functioning bit
 (50 10)  (338 330)  (338 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (315 331)  (315 331)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 331)  (319 331)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (43 11)  (331 331)  (331 331)  LC_5 Logic Functioning bit
 (48 11)  (336 331)  (336 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (302 332)  (302 332)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g3_1
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 332)  (311 332)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g3_3
 (24 12)  (312 332)  (312 332)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g3_3
 (31 12)  (319 332)  (319 332)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 332)  (324 332)  LC_6 Logic Functioning bit
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (15 13)  (303 333)  (303 333)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (38 13)  (326 333)  (326 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (46 13)  (334 333)  (334 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (339 333)  (339 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (340 333)  (340 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (297 334)  (297 334)  routing T_6_20.sp4_h_r_7 <X> T_6_20.sp4_h_l_47
 (10 14)  (298 334)  (298 334)  routing T_6_20.sp4_h_r_7 <X> T_6_20.sp4_h_l_47
 (26 14)  (314 334)  (314 334)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 334)  (323 334)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (0 15)  (288 335)  (288 335)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 335)  (289 335)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 335)  (320 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (322 335)  (322 335)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (35 15)  (323 335)  (323 335)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (51 15)  (339 335)  (339 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_20

 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (41 0)  (383 320)  (383 320)  LC_0 Logic Functioning bit
 (43 0)  (385 320)  (385 320)  LC_0 Logic Functioning bit
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (379 321)  (379 321)  LC_0 Logic Functioning bit
 (39 1)  (381 321)  (381 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (49 1)  (391 321)  (391 321)  Carry_In_Mux bit 

 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 322)  (375 322)  routing T_7_20.lc_trk_g2_0 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (46 2)  (388 322)  (388 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (378 323)  (378 323)  LC_1 Logic Functioning bit
 (37 3)  (379 323)  (379 323)  LC_1 Logic Functioning bit
 (38 3)  (380 323)  (380 323)  LC_1 Logic Functioning bit
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (47 3)  (389 323)  (389 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (343 324)  (343 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (363 324)  (363 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 324)  (365 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (24 4)  (366 324)  (366 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (25 4)  (367 324)  (367 324)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (0 5)  (342 325)  (342 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (1 5)  (343 325)  (343 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (21 5)  (363 325)  (363 325)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 325)  (365 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g1_2
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 327)  (360 327)  routing T_7_20.sp4_r_v_b_29 <X> T_7_20.lc_trk_g1_5
 (14 8)  (356 328)  (356 328)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g2_0
 (17 9)  (359 329)  (359 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (11 10)  (353 330)  (353 330)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_v_t_45
 (4 11)  (346 331)  (346 331)  routing T_7_20.sp4_v_b_1 <X> T_7_20.sp4_h_l_43
 (12 11)  (354 331)  (354 331)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_v_t_45
 (13 11)  (355 331)  (355 331)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_h_l_45
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 335)  (342 335)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 335)  (343 335)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 320)  (412 320)  routing T_8_20.sp12_h_l_6 <X> T_8_20.lc_trk_g0_1
 (17 0)  (413 320)  (413 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (404 321)  (404 321)  routing T_8_20.sp4_h_l_42 <X> T_8_20.sp4_v_b_1
 (9 1)  (405 321)  (405 321)  routing T_8_20.sp4_h_l_42 <X> T_8_20.sp4_v_b_1
 (10 1)  (406 321)  (406 321)  routing T_8_20.sp4_h_l_42 <X> T_8_20.sp4_v_b_1
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 324)  (396 324)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WCLKE
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (409 324)  (409 324)  routing T_8_20.sp4_h_l_40 <X> T_8_20.sp4_v_b_5
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WCLKE
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (12 5)  (408 325)  (408 325)  routing T_8_20.sp4_h_l_40 <X> T_8_20.sp4_v_b_5
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (25 8)  (421 328)  (421 328)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (435 328)  (435 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (418 329)  (418 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 329)  (419 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (24 9)  (420 329)  (420 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (14 10)  (410 330)  (410 330)  routing T_8_20.sp4_h_r_44 <X> T_8_20.lc_trk_g2_4
 (14 11)  (410 331)  (410 331)  routing T_8_20.sp4_h_r_44 <X> T_8_20.lc_trk_g2_4
 (15 11)  (411 331)  (411 331)  routing T_8_20.sp4_h_r_44 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_h_r_44 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (8 15)  (404 335)  (404 335)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_t_47
 (9 15)  (405 335)  (405 335)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_t_47


LogicTile_9_20

 (13 2)  (451 322)  (451 322)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_39
 (9 3)  (447 323)  (447 323)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_36
 (12 3)  (450 323)  (450 323)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_39
 (8 7)  (446 327)  (446 327)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_41
 (10 7)  (448 327)  (448 327)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_41
 (9 9)  (447 329)  (447 329)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_v_b_7
 (4 14)  (442 334)  (442 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44
 (6 14)  (444 334)  (444 334)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_v_t_44
 (4 15)  (442 335)  (442 335)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_l_44


LogicTile_10_20

 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 322)  (527 322)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (47 3)  (539 323)  (539 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (543 323)  (543 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp12_h_r_9 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (8 8)  (500 328)  (500 328)  routing T_10_20.sp4_v_b_1 <X> T_10_20.sp4_h_r_7
 (9 8)  (501 328)  (501 328)  routing T_10_20.sp4_v_b_1 <X> T_10_20.sp4_h_r_7
 (10 8)  (502 328)  (502 328)  routing T_10_20.sp4_v_b_1 <X> T_10_20.sp4_h_r_7
 (22 8)  (514 328)  (514 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (513 329)  (513 329)  routing T_10_20.sp4_r_v_b_35 <X> T_10_20.lc_trk_g2_3
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp12_v_b_23 <X> T_10_20.lc_trk_g2_7
 (21 11)  (513 331)  (513 331)  routing T_10_20.sp12_v_b_23 <X> T_10_20.lc_trk_g2_7
 (9 14)  (501 334)  (501 334)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_h_l_47
 (10 14)  (502 334)  (502 334)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_h_l_47
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (513 335)  (513 335)  routing T_10_20.sp4_r_v_b_47 <X> T_10_20.lc_trk_g3_7


LogicTile_11_20

 (6 0)  (552 320)  (552 320)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_v_b_0
 (5 1)  (551 321)  (551 321)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_v_b_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp12_h_r_10 <X> T_11_20.lc_trk_g0_2
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_r_v_b_37 <X> T_11_20.lc_trk_g2_5
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (51 11)  (597 331)  (597 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g3_7
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp12_v_t_21 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp12_v_t_21 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (9 5)  (609 325)  (609 325)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_4
 (10 5)  (610 325)  (610 325)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_4
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 325)  (623 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (24 5)  (624 325)  (624 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp12_v_b_11 <X> T_12_20.lc_trk_g2_3
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (46 8)  (646 328)  (646 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (610 329)  (610 329)  routing T_12_20.sp4_h_r_2 <X> T_12_20.sp4_v_b_7
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp12_v_b_19 <X> T_12_20.lc_trk_g3_3
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp12_v_b_19 <X> T_12_20.lc_trk_g3_3


LogicTile_13_20

 (19 14)  (673 334)  (673 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_14_20

 (4 8)  (712 328)  (712 328)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6
 (6 8)  (714 328)  (714 328)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6
 (5 9)  (713 329)  (713 329)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_6
 (19 10)  (727 330)  (727 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 11)  (727 331)  (727 331)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_15_20

 (3 0)  (765 320)  (765 320)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (3 1)  (765 321)  (765 321)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (8 3)  (770 323)  (770 323)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_v_t_36
 (10 3)  (772 323)  (772 323)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_v_t_36


LogicTile_16_20

 (5 0)  (821 320)  (821 320)  routing T_16_20.sp4_v_b_0 <X> T_16_20.sp4_h_r_0
 (6 1)  (822 321)  (822 321)  routing T_16_20.sp4_v_b_0 <X> T_16_20.sp4_h_r_0
 (11 2)  (827 322)  (827 322)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_39
 (12 3)  (828 323)  (828 323)  routing T_16_20.sp4_v_b_11 <X> T_16_20.sp4_v_t_39
 (3 4)  (819 324)  (819 324)  routing T_16_20.sp12_v_t_23 <X> T_16_20.sp12_h_r_0
 (3 11)  (819 331)  (819 331)  routing T_16_20.sp12_v_b_1 <X> T_16_20.sp12_h_l_22
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 333)  (841 333)  routing T_16_20.sp4_r_v_b_42 <X> T_16_20.lc_trk_g3_2
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (21 15)  (837 335)  (837 335)  routing T_16_20.sp4_r_v_b_47 <X> T_16_20.lc_trk_g3_7
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 335)  (856 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (46 15)  (862 335)  (862 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (864 335)  (864 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_20

 (21 0)  (895 320)  (895 320)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 320)  (897 320)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (19 1)  (893 321)  (893 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (21 4)  (895 324)  (895 324)  routing T_17_20.bnr_op_3 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 324)  (909 324)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_2
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (21 5)  (895 325)  (895 325)  routing T_17_20.bnr_op_3 <X> T_17_20.lc_trk_g1_3
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (897 325)  (897 325)  routing T_17_20.sp12_h_l_17 <X> T_17_20.lc_trk_g1_2
 (25 5)  (899 325)  (899 325)  routing T_17_20.sp12_h_l_17 <X> T_17_20.lc_trk_g1_2
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 325)  (907 325)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_2
 (35 5)  (909 325)  (909 325)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_2
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_v_b_46 <X> T_17_20.lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.sp4_v_b_46 <X> T_17_20.lc_trk_g2_6
 (3 12)  (877 332)  (877 332)  routing T_17_20.sp12_v_b_1 <X> T_17_20.sp12_h_r_1
 (12 12)  (886 332)  (886 332)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (15 12)  (889 332)  (889 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (16 12)  (890 332)  (890 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (3 13)  (877 333)  (877 333)  routing T_17_20.sp12_v_b_1 <X> T_17_20.sp12_h_r_1
 (11 13)  (885 333)  (885 333)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (13 13)  (887 333)  (887 333)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (53 15)  (927 335)  (927 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_20

 (25 2)  (953 322)  (953 322)  routing T_18_20.sp4_v_b_6 <X> T_18_20.lc_trk_g0_6
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_v_b_6 <X> T_18_20.lc_trk_g0_6
 (21 4)  (949 324)  (949 324)  routing T_18_20.sp4_v_b_11 <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 324)  (951 324)  routing T_18_20.sp4_v_b_11 <X> T_18_20.lc_trk_g1_3
 (25 4)  (953 324)  (953 324)  routing T_18_20.sp12_h_r_2 <X> T_18_20.lc_trk_g1_2
 (21 5)  (949 325)  (949 325)  routing T_18_20.sp4_v_b_11 <X> T_18_20.lc_trk_g1_3
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.sp12_h_r_2 <X> T_18_20.lc_trk_g1_2
 (25 5)  (953 325)  (953 325)  routing T_18_20.sp12_h_r_2 <X> T_18_20.lc_trk_g1_2
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (21 7)  (949 327)  (949 327)  routing T_18_20.sp4_r_v_b_31 <X> T_18_20.lc_trk_g1_7
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (51 7)  (979 327)  (979 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (933 328)  (933 328)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_r_6
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 328)  (968 328)  LC_4 Logic Functioning bit
 (6 9)  (934 329)  (934 329)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_r_6
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (25 10)  (953 330)  (953 330)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g2_6
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 330)  (962 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (50 10)  (978 330)  (978 330)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (981 330)  (981 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (931 331)  (931 331)  routing T_18_20.sp12_v_b_1 <X> T_18_20.sp12_h_l_22
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 331)  (952 331)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g2_6
 (26 11)  (954 331)  (954 331)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 331)  (955 331)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (12 12)  (940 332)  (940 332)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_r_11
 (11 13)  (939 333)  (939 333)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_r_11
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp12_v_t_9 <X> T_18_20.lc_trk_g3_2
 (6 14)  (934 334)  (934 334)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_v_t_44
 (13 14)  (941 334)  (941 334)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_v_t_46
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp12_v_b_21 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (5 15)  (933 335)  (933 335)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_v_t_44
 (8 15)  (936 335)  (936 335)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_v_t_47
 (9 15)  (937 335)  (937 335)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_v_t_47
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp12_v_b_21 <X> T_18_20.lc_trk_g3_5


LogicTile_19_20

 (6 0)  (988 320)  (988 320)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_b_0
 (15 0)  (997 320)  (997 320)  routing T_19_20.top_op_1 <X> T_19_20.lc_trk_g0_1
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1000 321)  (1000 321)  routing T_19_20.top_op_1 <X> T_19_20.lc_trk_g0_1
 (9 2)  (991 322)  (991 322)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_l_36
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 322)  (1006 322)  routing T_19_20.top_op_7 <X> T_19_20.lc_trk_g0_7
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_h_l_11 <X> T_19_20.lc_trk_g0_6
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (21 3)  (1003 323)  (1003 323)  routing T_19_20.top_op_7 <X> T_19_20.lc_trk_g0_7
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_h_l_11 <X> T_19_20.lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.sp4_h_l_11 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_h_l_11 <X> T_19_20.lc_trk_g0_6
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 323)  (1012 323)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 323)  (1014 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1015 323)  (1015 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.input_2_1
 (35 3)  (1017 323)  (1017 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.input_2_1
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 324)  (1005 324)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g1_3
 (24 4)  (1006 324)  (1006 324)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g1_3
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (21 5)  (1003 325)  (1003 325)  routing T_19_20.sp4_h_r_19 <X> T_19_20.lc_trk_g1_3
 (26 5)  (1008 325)  (1008 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (4 6)  (986 326)  (986 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (6 6)  (988 326)  (988 326)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (16 6)  (998 326)  (998 326)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (5 7)  (987 327)  (987 327)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_38
 (14 7)  (996 327)  (996 327)  routing T_19_20.top_op_4 <X> T_19_20.lc_trk_g1_4
 (15 7)  (997 327)  (997 327)  routing T_19_20.top_op_4 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1000 327)  (1000 327)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g1_5
 (21 7)  (1003 327)  (1003 327)  routing T_19_20.sp4_r_v_b_31 <X> T_19_20.lc_trk_g1_7
 (26 7)  (1008 327)  (1008 327)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 327)  (1009 327)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (51 7)  (1033 327)  (1033 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (997 328)  (997 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (16 8)  (998 328)  (998 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp4_v_t_30 <X> T_19_20.lc_trk_g2_3
 (24 8)  (1006 328)  (1006 328)  routing T_19_20.sp4_v_t_30 <X> T_19_20.lc_trk_g2_3
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 328)  (1013 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 328)  (1016 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 328)  (1022 328)  LC_4 Logic Functioning bit
 (42 8)  (1024 328)  (1024 328)  LC_4 Logic Functioning bit
 (50 8)  (1032 328)  (1032 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1033 328)  (1033 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (53 9)  (1035 329)  (1035 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 330)  (1005 330)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g2_7
 (24 10)  (1006 330)  (1006 330)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g2_7
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 330)  (1022 330)  LC_5 Logic Functioning bit
 (42 10)  (1024 330)  (1024 330)  LC_5 Logic Functioning bit
 (21 11)  (1003 331)  (1003 331)  routing T_19_20.sp4_h_l_34 <X> T_19_20.lc_trk_g2_7
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (1023 331)  (1023 331)  LC_5 Logic Functioning bit
 (43 11)  (1025 331)  (1025 331)  LC_5 Logic Functioning bit
 (47 11)  (1029 331)  (1029 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (986 332)  (986 332)  routing T_19_20.sp4_h_l_38 <X> T_19_20.sp4_v_b_9
 (6 12)  (988 332)  (988 332)  routing T_19_20.sp4_h_l_38 <X> T_19_20.sp4_v_b_9
 (14 12)  (996 332)  (996 332)  routing T_19_20.sp12_v_b_0 <X> T_19_20.lc_trk_g3_0
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 332)  (1022 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (5 13)  (987 333)  (987 333)  routing T_19_20.sp4_h_l_38 <X> T_19_20.sp4_v_b_9
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp12_v_b_0 <X> T_19_20.lc_trk_g3_0
 (15 13)  (997 333)  (997 333)  routing T_19_20.sp12_v_b_0 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 333)  (1005 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (24 13)  (1006 333)  (1006 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (40 13)  (1022 333)  (1022 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (46 13)  (1028 333)  (1028 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (986 334)  (986 334)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_44
 (14 14)  (996 334)  (996 334)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g3_4
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 334)  (1005 334)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (24 14)  (1006 334)  (1006 334)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (26 14)  (1008 334)  (1008 334)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (1013 334)  (1013 334)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (51 14)  (1033 334)  (1033 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (987 335)  (987 335)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_44
 (15 15)  (997 335)  (997 335)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g3_4
 (16 15)  (998 335)  (998 335)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g3_7
 (26 15)  (1008 335)  (1008 335)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.bot_op_2 <X> T_20_20.lc_trk_g0_2
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_l_36
 (25 2)  (1061 322)  (1061 322)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g0_6
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (46 2)  (1082 322)  (1082 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1060 323)  (1060 323)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g0_6
 (25 3)  (1061 323)  (1061 323)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g0_6
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 323)  (1069 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (35 3)  (1071 323)  (1071 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (5 4)  (1041 324)  (1041 324)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_h_r_3
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 324)  (1059 324)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g1_3
 (24 4)  (1060 324)  (1060 324)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g1_3
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (4 5)  (1040 325)  (1040 325)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_h_r_3
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1057 325)  (1057 325)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g1_3
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (16 6)  (1052 326)  (1052 326)  routing T_20_20.sp12_h_r_13 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (40 6)  (1076 326)  (1076 326)  LC_3 Logic Functioning bit
 (41 6)  (1077 326)  (1077 326)  LC_3 Logic Functioning bit
 (42 6)  (1078 326)  (1078 326)  LC_3 Logic Functioning bit
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 327)  (1066 327)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 327)  (1070 327)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.input_2_3
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (40 7)  (1076 327)  (1076 327)  LC_3 Logic Functioning bit
 (41 7)  (1077 327)  (1077 327)  LC_3 Logic Functioning bit
 (43 7)  (1079 327)  (1079 327)  LC_3 Logic Functioning bit
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1062 328)  (1062 328)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_4
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (8 9)  (1044 329)  (1044 329)  routing T_20_20.sp4_h_l_42 <X> T_20_20.sp4_v_b_7
 (9 9)  (1045 329)  (1045 329)  routing T_20_20.sp4_h_l_42 <X> T_20_20.sp4_v_b_7
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_r_v_b_33 <X> T_20_20.lc_trk_g2_1
 (19 9)  (1055 329)  (1055 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (1062 329)  (1062 329)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 329)  (1067 329)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1071 329)  (1071 329)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_4
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.sp4_v_t_18 <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_v_t_18 <X> T_20_20.lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g2_6
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (3 11)  (1039 331)  (1039 331)  routing T_20_20.sp12_v_b_1 <X> T_20_20.sp12_h_l_22
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.sp4_r_v_b_37 <X> T_20_20.lc_trk_g2_5
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g2_6
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (8 12)  (1044 332)  (1044 332)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_r_10
 (9 12)  (1045 332)  (1045 332)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_r_10
 (10 12)  (1046 332)  (1046 332)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_r_10
 (15 12)  (1051 332)  (1051 332)  routing T_20_20.tnr_op_1 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (10 14)  (1046 334)  (1046 334)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_l_47
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 335)  (1061 335)  routing T_20_20.sp4_r_v_b_46 <X> T_20_20.lc_trk_g3_6


LogicTile_21_20

 (21 0)  (1111 320)  (1111 320)  routing T_21_20.sp4_v_b_11 <X> T_21_20.lc_trk_g0_3
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1113 320)  (1113 320)  routing T_21_20.sp4_v_b_11 <X> T_21_20.lc_trk_g0_3
 (21 1)  (1111 321)  (1111 321)  routing T_21_20.sp4_v_b_11 <X> T_21_20.lc_trk_g0_3
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 322)  (1111 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (22 2)  (1112 322)  (1112 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 322)  (1113 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (24 2)  (1114 322)  (1114 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (27 2)  (1117 322)  (1117 322)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 322)  (1121 322)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (38 2)  (1128 322)  (1128 322)  LC_1 Logic Functioning bit
 (46 2)  (1136 322)  (1136 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (1111 323)  (1111 323)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 323)  (1113 323)  routing T_21_20.sp4_h_r_6 <X> T_21_20.lc_trk_g0_6
 (24 3)  (1114 323)  (1114 323)  routing T_21_20.sp4_h_r_6 <X> T_21_20.lc_trk_g0_6
 (25 3)  (1115 323)  (1115 323)  routing T_21_20.sp4_h_r_6 <X> T_21_20.lc_trk_g0_6
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (15 4)  (1105 324)  (1105 324)  routing T_21_20.top_op_1 <X> T_21_20.lc_trk_g1_1
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (18 5)  (1108 325)  (1108 325)  routing T_21_20.top_op_1 <X> T_21_20.lc_trk_g1_1
 (21 5)  (1111 325)  (1111 325)  routing T_21_20.sp4_r_v_b_27 <X> T_21_20.lc_trk_g1_3
 (27 5)  (1117 325)  (1117 325)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 325)  (1124 325)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.input_2_2
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 326)  (1123 326)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 326)  (1125 326)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (46 6)  (1136 326)  (1136 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1098 327)  (1098 327)  routing T_21_20.sp4_v_b_1 <X> T_21_20.sp4_v_t_41
 (10 7)  (1100 327)  (1100 327)  routing T_21_20.sp4_v_b_1 <X> T_21_20.sp4_v_t_41
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 327)  (1123 327)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (10 10)  (1100 330)  (1100 330)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_h_l_42
 (14 10)  (1104 330)  (1104 330)  routing T_21_20.sp4_h_r_36 <X> T_21_20.lc_trk_g2_4
 (16 10)  (1106 330)  (1106 330)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 330)  (1113 330)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g2_7
 (24 10)  (1114 330)  (1114 330)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g2_7
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (15 11)  (1105 331)  (1105 331)  routing T_21_20.sp4_h_r_36 <X> T_21_20.lc_trk_g2_4
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_h_r_36 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (26 11)  (1116 331)  (1116 331)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.input_2_5
 (34 11)  (1124 331)  (1124 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.input_2_5
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.sp4_v_t_21 <X> T_21_20.lc_trk_g3_0
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 332)  (1113 332)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g3_3
 (24 12)  (1114 332)  (1114 332)  routing T_21_20.sp4_v_t_30 <X> T_21_20.lc_trk_g3_3
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.sp4_v_b_26 <X> T_21_20.lc_trk_g3_2
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (1130 332)  (1130 332)  LC_6 Logic Functioning bit
 (50 12)  (1140 332)  (1140 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1104 333)  (1104 333)  routing T_21_20.sp4_v_t_21 <X> T_21_20.lc_trk_g3_0
 (16 13)  (1106 333)  (1106 333)  routing T_21_20.sp4_v_t_21 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1108 333)  (1108 333)  routing T_21_20.sp4_v_b_33 <X> T_21_20.lc_trk_g3_1
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 333)  (1113 333)  routing T_21_20.sp4_v_b_26 <X> T_21_20.lc_trk_g3_2
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (1130 333)  (1130 333)  LC_6 Logic Functioning bit
 (14 14)  (1104 334)  (1104 334)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 334)  (1126 334)  LC_7 Logic Functioning bit
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (48 14)  (1138 334)  (1138 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (1142 334)  (1142 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (15 15)  (1105 335)  (1105 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (38 15)  (1128 335)  (1128 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (52 15)  (1142 335)  (1142 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_22_20

 (3 0)  (1147 320)  (1147 320)  routing T_22_20.sp12_v_t_23 <X> T_22_20.sp12_v_b_0
 (27 0)  (1171 320)  (1171 320)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 320)  (1172 320)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 320)  (1175 320)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 320)  (1178 320)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 320)  (1179 320)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.input_2_0
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (38 0)  (1182 320)  (1182 320)  LC_0 Logic Functioning bit
 (39 0)  (1183 320)  (1183 320)  LC_0 Logic Functioning bit
 (44 0)  (1188 320)  (1188 320)  LC_0 Logic Functioning bit
 (52 0)  (1196 320)  (1196 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (1175 321)  (1175 321)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 321)  (1179 321)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.input_2_0
 (40 1)  (1184 321)  (1184 321)  LC_0 Logic Functioning bit
 (41 1)  (1185 321)  (1185 321)  LC_0 Logic Functioning bit
 (42 1)  (1186 321)  (1186 321)  LC_0 Logic Functioning bit
 (43 1)  (1187 321)  (1187 321)  LC_0 Logic Functioning bit
 (11 2)  (1155 322)  (1155 322)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_39
 (13 2)  (1157 322)  (1157 322)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_39
 (25 2)  (1169 322)  (1169 322)  routing T_22_20.lft_op_6 <X> T_22_20.lc_trk_g0_6
 (27 2)  (1171 322)  (1171 322)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 322)  (1172 322)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 322)  (1180 322)  LC_1 Logic Functioning bit
 (37 2)  (1181 322)  (1181 322)  LC_1 Logic Functioning bit
 (38 2)  (1182 322)  (1182 322)  LC_1 Logic Functioning bit
 (39 2)  (1183 322)  (1183 322)  LC_1 Logic Functioning bit
 (44 2)  (1188 322)  (1188 322)  LC_1 Logic Functioning bit
 (22 3)  (1166 323)  (1166 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 323)  (1168 323)  routing T_22_20.lft_op_6 <X> T_22_20.lc_trk_g0_6
 (40 3)  (1184 323)  (1184 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (42 3)  (1186 323)  (1186 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (2 4)  (1146 324)  (1146 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 4)  (1171 324)  (1171 324)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 324)  (1172 324)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (37 4)  (1181 324)  (1181 324)  LC_2 Logic Functioning bit
 (38 4)  (1182 324)  (1182 324)  LC_2 Logic Functioning bit
 (39 4)  (1183 324)  (1183 324)  LC_2 Logic Functioning bit
 (44 4)  (1188 324)  (1188 324)  LC_2 Logic Functioning bit
 (40 5)  (1184 325)  (1184 325)  LC_2 Logic Functioning bit
 (41 5)  (1185 325)  (1185 325)  LC_2 Logic Functioning bit
 (42 5)  (1186 325)  (1186 325)  LC_2 Logic Functioning bit
 (43 5)  (1187 325)  (1187 325)  LC_2 Logic Functioning bit
 (25 6)  (1169 326)  (1169 326)  routing T_22_20.lft_op_6 <X> T_22_20.lc_trk_g1_6
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 326)  (1174 326)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (37 6)  (1181 326)  (1181 326)  LC_3 Logic Functioning bit
 (38 6)  (1182 326)  (1182 326)  LC_3 Logic Functioning bit
 (39 6)  (1183 326)  (1183 326)  LC_3 Logic Functioning bit
 (44 6)  (1188 326)  (1188 326)  LC_3 Logic Functioning bit
 (10 7)  (1154 327)  (1154 327)  routing T_22_20.sp4_h_l_46 <X> T_22_20.sp4_v_t_41
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 327)  (1168 327)  routing T_22_20.lft_op_6 <X> T_22_20.lc_trk_g1_6
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (41 7)  (1185 327)  (1185 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (43 7)  (1187 327)  (1187 327)  LC_3 Logic Functioning bit
 (51 7)  (1195 327)  (1195 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1159 328)  (1159 328)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g2_1
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 328)  (1174 328)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (38 8)  (1182 328)  (1182 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (44 8)  (1188 328)  (1188 328)  LC_4 Logic Functioning bit
 (18 9)  (1162 329)  (1162 329)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g2_1
 (30 9)  (1174 329)  (1174 329)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (1184 329)  (1184 329)  LC_4 Logic Functioning bit
 (41 9)  (1185 329)  (1185 329)  LC_4 Logic Functioning bit
 (42 9)  (1186 329)  (1186 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (21 10)  (1165 330)  (1165 330)  routing T_22_20.rgt_op_7 <X> T_22_20.lc_trk_g2_7
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 330)  (1168 330)  routing T_22_20.rgt_op_7 <X> T_22_20.lc_trk_g2_7
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (39 10)  (1183 330)  (1183 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (42 10)  (1186 330)  (1186 330)  LC_5 Logic Functioning bit
 (44 10)  (1188 330)  (1188 330)  LC_5 Logic Functioning bit
 (15 11)  (1159 331)  (1159 331)  routing T_22_20.tnr_op_4 <X> T_22_20.lc_trk_g2_4
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (32 11)  (1176 331)  (1176 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1177 331)  (1177 331)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.input_2_5
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.sp4_v_t_21 <X> T_22_20.lc_trk_g3_0
 (15 12)  (1159 332)  (1159 332)  routing T_22_20.rgt_op_1 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 332)  (1162 332)  routing T_22_20.rgt_op_1 <X> T_22_20.lc_trk_g3_1
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 332)  (1172 332)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 332)  (1174 332)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (37 12)  (1181 332)  (1181 332)  LC_6 Logic Functioning bit
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (39 12)  (1183 332)  (1183 332)  LC_6 Logic Functioning bit
 (44 12)  (1188 332)  (1188 332)  LC_6 Logic Functioning bit
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_v_t_21 <X> T_22_20.lc_trk_g3_0
 (16 13)  (1160 333)  (1160 333)  routing T_22_20.sp4_v_t_21 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (30 13)  (1174 333)  (1174 333)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (1184 333)  (1184 333)  LC_6 Logic Functioning bit
 (41 13)  (1185 333)  (1185 333)  LC_6 Logic Functioning bit
 (42 13)  (1186 333)  (1186 333)  LC_6 Logic Functioning bit
 (43 13)  (1187 333)  (1187 333)  LC_6 Logic Functioning bit
 (9 14)  (1153 334)  (1153 334)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_h_l_47
 (14 14)  (1158 334)  (1158 334)  routing T_22_20.rgt_op_4 <X> T_22_20.lc_trk_g3_4
 (15 14)  (1159 334)  (1159 334)  routing T_22_20.sp4_v_t_32 <X> T_22_20.lc_trk_g3_5
 (16 14)  (1160 334)  (1160 334)  routing T_22_20.sp4_v_t_32 <X> T_22_20.lc_trk_g3_5
 (17 14)  (1161 334)  (1161 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (1172 334)  (1172 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 334)  (1173 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 334)  (1174 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 334)  (1180 334)  LC_7 Logic Functioning bit
 (37 14)  (1181 334)  (1181 334)  LC_7 Logic Functioning bit
 (38 14)  (1182 334)  (1182 334)  LC_7 Logic Functioning bit
 (39 14)  (1183 334)  (1183 334)  LC_7 Logic Functioning bit
 (44 14)  (1188 334)  (1188 334)  LC_7 Logic Functioning bit
 (15 15)  (1159 335)  (1159 335)  routing T_22_20.rgt_op_4 <X> T_22_20.lc_trk_g3_4
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1168 335)  (1168 335)  routing T_22_20.tnl_op_6 <X> T_22_20.lc_trk_g3_6
 (25 15)  (1169 335)  (1169 335)  routing T_22_20.tnl_op_6 <X> T_22_20.lc_trk_g3_6
 (40 15)  (1184 335)  (1184 335)  LC_7 Logic Functioning bit
 (41 15)  (1185 335)  (1185 335)  LC_7 Logic Functioning bit
 (42 15)  (1186 335)  (1186 335)  LC_7 Logic Functioning bit
 (43 15)  (1187 335)  (1187 335)  LC_7 Logic Functioning bit


LogicTile_23_20

 (16 0)  (1214 320)  (1214 320)  routing T_23_20.sp4_v_b_9 <X> T_23_20.lc_trk_g0_1
 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1216 320)  (1216 320)  routing T_23_20.sp4_v_b_9 <X> T_23_20.lc_trk_g0_1
 (26 0)  (1224 320)  (1224 320)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g2_1 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (18 1)  (1216 321)  (1216 321)  routing T_23_20.sp4_v_b_9 <X> T_23_20.lc_trk_g0_1
 (26 1)  (1224 321)  (1224 321)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 321)  (1226 321)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1231 321)  (1231 321)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_0
 (34 1)  (1232 321)  (1232 321)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_0
 (35 1)  (1233 321)  (1233 321)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.input_2_0
 (36 1)  (1234 321)  (1234 321)  LC_0 Logic Functioning bit
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 322)  (1212 322)  routing T_23_20.lft_op_4 <X> T_23_20.lc_trk_g0_4
 (15 2)  (1213 322)  (1213 322)  routing T_23_20.bot_op_5 <X> T_23_20.lc_trk_g0_5
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (1224 322)  (1224 322)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 322)  (1226 322)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 322)  (1232 322)  routing T_23_20.lc_trk_g1_1 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (38 2)  (1236 322)  (1236 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (41 2)  (1239 322)  (1239 322)  LC_1 Logic Functioning bit
 (42 2)  (1240 322)  (1240 322)  LC_1 Logic Functioning bit
 (43 2)  (1241 322)  (1241 322)  LC_1 Logic Functioning bit
 (45 2)  (1243 322)  (1243 322)  LC_1 Logic Functioning bit
 (47 2)  (1245 322)  (1245 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1248 322)  (1248 322)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1213 323)  (1213 323)  routing T_23_20.lft_op_4 <X> T_23_20.lc_trk_g0_4
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (1234 323)  (1234 323)  LC_1 Logic Functioning bit
 (37 3)  (1235 323)  (1235 323)  LC_1 Logic Functioning bit
 (39 3)  (1237 323)  (1237 323)  LC_1 Logic Functioning bit
 (40 3)  (1238 323)  (1238 323)  LC_1 Logic Functioning bit
 (42 3)  (1240 323)  (1240 323)  LC_1 Logic Functioning bit
 (43 3)  (1241 323)  (1241 323)  LC_1 Logic Functioning bit
 (15 4)  (1213 324)  (1213 324)  routing T_23_20.lft_op_1 <X> T_23_20.lc_trk_g1_1
 (17 4)  (1215 324)  (1215 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1216 324)  (1216 324)  routing T_23_20.lft_op_1 <X> T_23_20.lc_trk_g1_1
 (25 4)  (1223 324)  (1223 324)  routing T_23_20.lft_op_2 <X> T_23_20.lc_trk_g1_2
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1222 325)  (1222 325)  routing T_23_20.lft_op_2 <X> T_23_20.lc_trk_g1_2
 (11 6)  (1209 326)  (1209 326)  routing T_23_20.sp4_v_b_9 <X> T_23_20.sp4_v_t_40
 (13 6)  (1211 326)  (1211 326)  routing T_23_20.sp4_v_b_9 <X> T_23_20.sp4_v_t_40
 (14 6)  (1212 326)  (1212 326)  routing T_23_20.sp4_v_b_4 <X> T_23_20.lc_trk_g1_4
 (28 6)  (1226 326)  (1226 326)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 326)  (1228 326)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 326)  (1229 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 326)  (1232 326)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 326)  (1233 326)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (41 6)  (1239 326)  (1239 326)  LC_3 Logic Functioning bit
 (43 6)  (1241 326)  (1241 326)  LC_3 Logic Functioning bit
 (16 7)  (1214 327)  (1214 327)  routing T_23_20.sp4_v_b_4 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1220 327)  (1220 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1221 327)  (1221 327)  routing T_23_20.sp4_h_r_6 <X> T_23_20.lc_trk_g1_6
 (24 7)  (1222 327)  (1222 327)  routing T_23_20.sp4_h_r_6 <X> T_23_20.lc_trk_g1_6
 (25 7)  (1223 327)  (1223 327)  routing T_23_20.sp4_h_r_6 <X> T_23_20.lc_trk_g1_6
 (29 7)  (1227 327)  (1227 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 327)  (1229 327)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 327)  (1230 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1232 327)  (1232 327)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_3
 (35 7)  (1233 327)  (1233 327)  routing T_23_20.lc_trk_g1_6 <X> T_23_20.input_2_3
 (37 7)  (1235 327)  (1235 327)  LC_3 Logic Functioning bit
 (17 8)  (1215 328)  (1215 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 328)  (1216 328)  routing T_23_20.wire_logic_cluster/lc_1/out <X> T_23_20.lc_trk_g2_1
 (27 8)  (1225 328)  (1225 328)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 328)  (1226 328)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 328)  (1228 328)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 328)  (1232 328)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 328)  (1234 328)  LC_4 Logic Functioning bit
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (38 8)  (1236 328)  (1236 328)  LC_4 Logic Functioning bit
 (39 8)  (1237 328)  (1237 328)  LC_4 Logic Functioning bit
 (41 8)  (1239 328)  (1239 328)  LC_4 Logic Functioning bit
 (42 8)  (1240 328)  (1240 328)  LC_4 Logic Functioning bit
 (43 8)  (1241 328)  (1241 328)  LC_4 Logic Functioning bit
 (45 8)  (1243 328)  (1243 328)  LC_4 Logic Functioning bit
 (48 8)  (1246 328)  (1246 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1248 328)  (1248 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (1206 329)  (1206 329)  routing T_23_20.sp4_h_r_7 <X> T_23_20.sp4_v_b_7
 (22 9)  (1220 329)  (1220 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 329)  (1221 329)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g2_2
 (24 9)  (1222 329)  (1222 329)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g2_2
 (26 9)  (1224 329)  (1224 329)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 329)  (1226 329)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 329)  (1227 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 329)  (1234 329)  LC_4 Logic Functioning bit
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (38 9)  (1236 329)  (1236 329)  LC_4 Logic Functioning bit
 (41 9)  (1239 329)  (1239 329)  LC_4 Logic Functioning bit
 (42 9)  (1240 329)  (1240 329)  LC_4 Logic Functioning bit
 (43 9)  (1241 329)  (1241 329)  LC_4 Logic Functioning bit
 (14 10)  (1212 330)  (1212 330)  routing T_23_20.wire_logic_cluster/lc_4/out <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1223 332)  (1223 332)  routing T_23_20.sp4_h_r_42 <X> T_23_20.lc_trk_g3_2
 (21 13)  (1219 333)  (1219 333)  routing T_23_20.sp4_r_v_b_43 <X> T_23_20.lc_trk_g3_3
 (22 13)  (1220 333)  (1220 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 333)  (1221 333)  routing T_23_20.sp4_h_r_42 <X> T_23_20.lc_trk_g3_2
 (24 13)  (1222 333)  (1222 333)  routing T_23_20.sp4_h_r_42 <X> T_23_20.lc_trk_g3_2
 (25 13)  (1223 333)  (1223 333)  routing T_23_20.sp4_h_r_42 <X> T_23_20.lc_trk_g3_2
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (1203 334)  (1203 334)  routing T_23_20.sp4_h_r_6 <X> T_23_20.sp4_h_l_44
 (14 14)  (1212 334)  (1212 334)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g3_4
 (22 14)  (1220 334)  (1220 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1223 334)  (1223 334)  routing T_23_20.sp4_h_r_46 <X> T_23_20.lc_trk_g3_6
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 334)  (1226 334)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 334)  (1229 334)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 334)  (1234 334)  LC_7 Logic Functioning bit
 (37 14)  (1235 334)  (1235 334)  LC_7 Logic Functioning bit
 (38 14)  (1236 334)  (1236 334)  LC_7 Logic Functioning bit
 (39 14)  (1237 334)  (1237 334)  LC_7 Logic Functioning bit
 (41 14)  (1239 334)  (1239 334)  LC_7 Logic Functioning bit
 (42 14)  (1240 334)  (1240 334)  LC_7 Logic Functioning bit
 (43 14)  (1241 334)  (1241 334)  LC_7 Logic Functioning bit
 (45 14)  (1243 334)  (1243 334)  LC_7 Logic Functioning bit
 (46 14)  (1244 334)  (1244 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1198 335)  (1198 335)  routing T_23_20.glb_netwk_2 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1202 335)  (1202 335)  routing T_23_20.sp4_h_r_6 <X> T_23_20.sp4_h_l_44
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g3_4
 (16 15)  (1214 335)  (1214 335)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (1219 335)  (1219 335)  routing T_23_20.sp4_r_v_b_47 <X> T_23_20.lc_trk_g3_7
 (22 15)  (1220 335)  (1220 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 335)  (1221 335)  routing T_23_20.sp4_h_r_46 <X> T_23_20.lc_trk_g3_6
 (24 15)  (1222 335)  (1222 335)  routing T_23_20.sp4_h_r_46 <X> T_23_20.lc_trk_g3_6
 (25 15)  (1223 335)  (1223 335)  routing T_23_20.sp4_h_r_46 <X> T_23_20.lc_trk_g3_6
 (26 15)  (1224 335)  (1224 335)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 335)  (1225 335)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 335)  (1226 335)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 335)  (1228 335)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1231 335)  (1231 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7
 (34 15)  (1232 335)  (1232 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7
 (35 15)  (1233 335)  (1233 335)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.input_2_7
 (36 15)  (1234 335)  (1234 335)  LC_7 Logic Functioning bit
 (37 15)  (1235 335)  (1235 335)  LC_7 Logic Functioning bit
 (39 15)  (1237 335)  (1237 335)  LC_7 Logic Functioning bit
 (40 15)  (1238 335)  (1238 335)  LC_7 Logic Functioning bit
 (42 15)  (1240 335)  (1240 335)  LC_7 Logic Functioning bit
 (43 15)  (1241 335)  (1241 335)  LC_7 Logic Functioning bit


LogicTile_24_20

 (15 0)  (1267 320)  (1267 320)  routing T_24_20.bot_op_1 <X> T_24_20.lc_trk_g0_1
 (17 0)  (1269 320)  (1269 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (19 2)  (1271 322)  (1271 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 322)  (1282 322)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 322)  (1292 322)  LC_1 Logic Functioning bit
 (46 2)  (1298 322)  (1298 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 323)  (1284 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 323)  (1286 323)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.input_2_1
 (4 4)  (1256 324)  (1256 324)  routing T_24_20.sp4_h_l_38 <X> T_24_20.sp4_v_b_3
 (14 4)  (1266 324)  (1266 324)  routing T_24_20.sp4_v_b_8 <X> T_24_20.lc_trk_g1_0
 (16 4)  (1268 324)  (1268 324)  routing T_24_20.sp4_v_b_1 <X> T_24_20.lc_trk_g1_1
 (17 4)  (1269 324)  (1269 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1270 324)  (1270 324)  routing T_24_20.sp4_v_b_1 <X> T_24_20.lc_trk_g1_1
 (5 5)  (1257 325)  (1257 325)  routing T_24_20.sp4_h_l_38 <X> T_24_20.sp4_v_b_3
 (14 5)  (1266 325)  (1266 325)  routing T_24_20.sp4_v_b_8 <X> T_24_20.lc_trk_g1_0
 (16 5)  (1268 325)  (1268 325)  routing T_24_20.sp4_v_b_8 <X> T_24_20.lc_trk_g1_0
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp4_v_b_5 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1270 326)  (1270 326)  routing T_24_20.sp4_v_b_5 <X> T_24_20.lc_trk_g1_5
 (11 10)  (1263 330)  (1263 330)  routing T_24_20.sp4_h_l_38 <X> T_24_20.sp4_v_t_45


RAM_Tile_25_20

 (8 1)  (1314 321)  (1314 321)  routing T_25_20.sp4_h_l_42 <X> T_25_20.sp4_v_b_1
 (9 1)  (1315 321)  (1315 321)  routing T_25_20.sp4_h_l_42 <X> T_25_20.sp4_v_b_1
 (10 1)  (1316 321)  (1316 321)  routing T_25_20.sp4_h_l_42 <X> T_25_20.sp4_v_b_1
 (19 3)  (1325 323)  (1325 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (6 9)  (1312 329)  (1312 329)  routing T_25_20.sp4_h_l_43 <X> T_25_20.sp4_h_r_6


LogicTile_26_20

 (3 11)  (1351 331)  (1351 331)  routing T_26_20.sp12_v_b_1 <X> T_26_20.sp12_h_l_22


LogicTile_27_20

 (3 7)  (1405 327)  (1405 327)  routing T_27_20.sp12_h_l_23 <X> T_27_20.sp12_v_t_23
 (19 8)  (1421 328)  (1421 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 10)  (1407 330)  (1407 330)  routing T_27_20.sp4_v_t_37 <X> T_27_20.sp4_h_l_43
 (4 11)  (1406 331)  (1406 331)  routing T_27_20.sp4_v_t_37 <X> T_27_20.sp4_h_l_43
 (6 11)  (1408 331)  (1408 331)  routing T_27_20.sp4_v_t_37 <X> T_27_20.sp4_h_l_43


LogicTile_29_20

 (6 9)  (1516 329)  (1516 329)  routing T_29_20.sp4_h_l_43 <X> T_29_20.sp4_h_r_6


LogicTile_30_20

 (3 15)  (1567 335)  (1567 335)  routing T_30_20.sp12_h_l_22 <X> T_30_20.sp12_v_t_22


IO_Tile_33_20

 (12 12)  (1738 332)  (1738 332)  routing T_33_20.span4_horz_43 <X> T_33_20.span4_vert_t_15


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12


LogicTile_3_19

 (26 6)  (152 310)  (152 310)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 310)  (159 310)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 310)  (160 310)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 310)  (162 310)  LC_3 Logic Functioning bit
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (52 6)  (178 310)  (178 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (152 311)  (152 311)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 311)  (153 311)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 311)  (154 311)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 311)  (155 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 311)  (157 311)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 311)  (163 311)  LC_3 Logic Functioning bit
 (39 7)  (165 311)  (165 311)  LC_3 Logic Functioning bit
 (8 11)  (134 315)  (134 315)  routing T_3_19.sp4_v_b_4 <X> T_3_19.sp4_v_t_42
 (10 11)  (136 315)  (136 315)  routing T_3_19.sp4_v_b_4 <X> T_3_19.sp4_v_t_42
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (157 316)  (157 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 316)  (159 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 316)  (162 316)  LC_6 Logic Functioning bit
 (38 12)  (164 316)  (164 316)  LC_6 Logic Functioning bit
 (51 12)  (177 316)  (177 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (147 317)  (147 317)  routing T_3_19.sp4_r_v_b_43 <X> T_3_19.lc_trk_g3_3
 (26 13)  (152 317)  (152 317)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 317)  (153 317)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 317)  (154 317)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (39 13)  (165 317)  (165 317)  LC_6 Logic Functioning bit
 (21 14)  (147 318)  (147 318)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (22 14)  (148 318)  (148 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 318)  (149 318)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (21 15)  (147 319)  (147 319)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (151 319)  (151 319)  routing T_3_19.sp4_r_v_b_46 <X> T_3_19.lc_trk_g3_6


LogicTile_4_19

 (26 0)  (206 304)  (206 304)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 304)  (208 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 304)  (209 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 304)  (210 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 304)  (214 304)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 304)  (216 304)  LC_0 Logic Functioning bit
 (38 0)  (218 304)  (218 304)  LC_0 Logic Functioning bit
 (27 1)  (207 305)  (207 305)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 305)  (209 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 305)  (210 305)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 305)  (212 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 305)  (213 305)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.input_2_0
 (35 1)  (215 305)  (215 305)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.input_2_0
 (36 1)  (216 305)  (216 305)  LC_0 Logic Functioning bit
 (37 1)  (217 305)  (217 305)  LC_0 Logic Functioning bit
 (38 1)  (218 305)  (218 305)  LC_0 Logic Functioning bit
 (9 2)  (189 306)  (189 306)  routing T_4_19.sp4_v_b_1 <X> T_4_19.sp4_h_l_36
 (14 2)  (194 306)  (194 306)  routing T_4_19.wire_logic_cluster/lc_4/out <X> T_4_19.lc_trk_g0_4
 (25 2)  (205 306)  (205 306)  routing T_4_19.bnr_op_6 <X> T_4_19.lc_trk_g0_6
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 306)  (214 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 306)  (216 306)  LC_1 Logic Functioning bit
 (37 2)  (217 306)  (217 306)  LC_1 Logic Functioning bit
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (40 2)  (220 306)  (220 306)  LC_1 Logic Functioning bit
 (41 2)  (221 306)  (221 306)  LC_1 Logic Functioning bit
 (42 2)  (222 306)  (222 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (50 2)  (230 306)  (230 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (232 306)  (232 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (197 307)  (197 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 307)  (205 307)  routing T_4_19.bnr_op_6 <X> T_4_19.lc_trk_g0_6
 (28 3)  (208 307)  (208 307)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 307)  (211 307)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (39 3)  (219 307)  (219 307)  LC_1 Logic Functioning bit
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (42 3)  (222 307)  (222 307)  LC_1 Logic Functioning bit
 (17 5)  (197 309)  (197 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (17 6)  (197 310)  (197 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (198 310)  (198 310)  routing T_4_19.bnr_op_5 <X> T_4_19.lc_trk_g1_5
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 310)  (210 310)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 310)  (214 310)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 310)  (215 310)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.input_2_3
 (40 6)  (220 310)  (220 310)  LC_3 Logic Functioning bit
 (18 7)  (198 311)  (198 311)  routing T_4_19.bnr_op_5 <X> T_4_19.lc_trk_g1_5
 (27 7)  (207 311)  (207 311)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 311)  (210 311)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 311)  (211 311)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 311)  (212 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 311)  (213 311)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.input_2_3
 (35 7)  (215 311)  (215 311)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.input_2_3
 (15 8)  (195 312)  (195 312)  routing T_4_19.tnr_op_1 <X> T_4_19.lc_trk_g2_1
 (17 8)  (197 312)  (197 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (206 312)  (206 312)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 312)  (213 312)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 312)  (214 312)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 312)  (216 312)  LC_4 Logic Functioning bit
 (38 8)  (218 312)  (218 312)  LC_4 Logic Functioning bit
 (41 8)  (221 312)  (221 312)  LC_4 Logic Functioning bit
 (43 8)  (223 312)  (223 312)  LC_4 Logic Functioning bit
 (50 8)  (230 312)  (230 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (202 313)  (202 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (206 313)  (206 313)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 313)  (207 313)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 313)  (208 313)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 313)  (209 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (39 9)  (219 313)  (219 313)  LC_4 Logic Functioning bit
 (22 10)  (202 314)  (202 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 314)  (203 314)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g2_7
 (24 10)  (204 314)  (204 314)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g2_7
 (21 11)  (201 315)  (201 315)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g2_7
 (22 12)  (202 316)  (202 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (15 13)  (195 317)  (195 317)  routing T_4_19.tnr_op_0 <X> T_4_19.lc_trk_g3_0
 (17 13)  (197 317)  (197 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_5_19

 (15 0)  (249 304)  (249 304)  routing T_5_19.top_op_1 <X> T_5_19.lc_trk_g0_1
 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (5 1)  (239 305)  (239 305)  routing T_5_19.sp4_h_r_0 <X> T_5_19.sp4_v_b_0
 (14 1)  (248 305)  (248 305)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g0_0
 (15 1)  (249 305)  (249 305)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g0_0
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (252 305)  (252 305)  routing T_5_19.top_op_1 <X> T_5_19.lc_trk_g0_1
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.bot_op_2 <X> T_5_19.lc_trk_g0_2
 (14 2)  (248 306)  (248 306)  routing T_5_19.sp12_h_l_3 <X> T_5_19.lc_trk_g0_4
 (21 2)  (255 306)  (255 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 306)  (268 306)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (41 2)  (275 306)  (275 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (53 2)  (287 306)  (287 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (248 307)  (248 307)  routing T_5_19.sp12_h_l_3 <X> T_5_19.lc_trk_g0_4
 (15 3)  (249 307)  (249 307)  routing T_5_19.sp12_h_l_3 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (264 307)  (264 307)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 307)  (265 307)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (38 3)  (272 307)  (272 307)  LC_1 Logic Functioning bit
 (39 3)  (273 307)  (273 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (52 3)  (286 307)  (286 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (12 4)  (246 308)  (246 308)  routing T_5_19.sp4_v_b_11 <X> T_5_19.sp4_h_r_5
 (21 4)  (255 308)  (255 308)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (257 308)  (257 308)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (25 4)  (259 308)  (259 308)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (11 5)  (245 309)  (245 309)  routing T_5_19.sp4_v_b_11 <X> T_5_19.sp4_h_r_5
 (13 5)  (247 309)  (247 309)  routing T_5_19.sp4_v_b_11 <X> T_5_19.sp4_h_r_5
 (14 5)  (248 309)  (248 309)  routing T_5_19.sp4_h_r_0 <X> T_5_19.lc_trk_g1_0
 (15 5)  (249 309)  (249 309)  routing T_5_19.sp4_h_r_0 <X> T_5_19.lc_trk_g1_0
 (16 5)  (250 309)  (250 309)  routing T_5_19.sp4_h_r_0 <X> T_5_19.lc_trk_g1_0
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (255 309)  (255 309)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 309)  (257 309)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (24 5)  (258 309)  (258 309)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g1_2
 (21 6)  (255 310)  (255 310)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 310)  (264 310)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 311)  (262 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (38 7)  (272 311)  (272 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (48 7)  (282 311)  (282 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (286 311)  (286 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (259 312)  (259 312)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (41 8)  (275 312)  (275 312)  LC_4 Logic Functioning bit
 (50 8)  (284 312)  (284 312)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (287 312)  (287 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 313)  (257 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (24 9)  (258 313)  (258 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (25 9)  (259 313)  (259 313)  routing T_5_19.sp4_h_r_42 <X> T_5_19.lc_trk_g2_2
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (39 9)  (273 313)  (273 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (48 9)  (282 313)  (282 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (286 313)  (286 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (248 314)  (248 314)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g2_4
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (259 314)  (259 314)  routing T_5_19.rgt_op_6 <X> T_5_19.lc_trk_g2_6
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 314)  (264 314)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (15 11)  (249 315)  (249 315)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g2_4
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (258 315)  (258 315)  routing T_5_19.rgt_op_6 <X> T_5_19.lc_trk_g2_6
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 315)  (266 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (267 315)  (267 315)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.input_2_5
 (34 11)  (268 315)  (268 315)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.input_2_5
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (14 12)  (248 316)  (248 316)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g3_0
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (260 316)  (260 316)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 316)  (270 316)  LC_6 Logic Functioning bit
 (50 12)  (284 316)  (284 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (285 316)  (285 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (242 317)  (242 317)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_b_10
 (14 13)  (248 317)  (248 317)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g3_0
 (15 13)  (249 317)  (249 317)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g3_0
 (16 13)  (250 317)  (250 317)  routing T_5_19.sp4_h_r_40 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (252 317)  (252 317)  routing T_5_19.sp4_r_v_b_41 <X> T_5_19.lc_trk_g3_1
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (46 13)  (280 317)  (280 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (285 317)  (285 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (249 318)  (249 318)  routing T_5_19.tnr_op_5 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 318)  (267 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 318)  (268 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 318)  (274 318)  LC_7 Logic Functioning bit
 (42 14)  (276 318)  (276 318)  LC_7 Logic Functioning bit
 (15 15)  (249 319)  (249 319)  routing T_5_19.tnr_op_4 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (261 319)  (261 319)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0


LogicTile_6_19

 (11 0)  (299 304)  (299 304)  routing T_6_19.sp4_h_r_9 <X> T_6_19.sp4_v_b_2
 (15 0)  (303 304)  (303 304)  routing T_6_19.bot_op_1 <X> T_6_19.lc_trk_g0_1
 (17 0)  (305 304)  (305 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (309 304)  (309 304)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 304)  (323 304)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (35 1)  (323 305)  (323 305)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (26 2)  (314 306)  (314 306)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 306)  (318 306)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (37 2)  (325 306)  (325 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (39 2)  (327 306)  (327 306)  LC_1 Logic Functioning bit
 (42 2)  (330 306)  (330 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (50 2)  (338 306)  (338 306)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (302 307)  (302 307)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g0_4
 (15 3)  (303 307)  (303 307)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g0_4
 (17 3)  (305 307)  (305 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (310 307)  (310 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 307)  (312 307)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g0_6
 (25 3)  (313 307)  (313 307)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g0_6
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (41 3)  (329 307)  (329 307)  LC_1 Logic Functioning bit
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (41 4)  (329 308)  (329 308)  LC_2 Logic Functioning bit
 (42 4)  (330 308)  (330 308)  LC_2 Logic Functioning bit
 (50 4)  (338 308)  (338 308)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (298 309)  (298 309)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_b_4
 (14 5)  (302 309)  (302 309)  routing T_6_19.top_op_0 <X> T_6_19.lc_trk_g1_0
 (15 5)  (303 309)  (303 309)  routing T_6_19.top_op_0 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (42 5)  (330 309)  (330 309)  LC_2 Logic Functioning bit
 (46 5)  (334 309)  (334 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (302 310)  (302 310)  routing T_6_19.lft_op_4 <X> T_6_19.lc_trk_g1_4
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (40 6)  (328 310)  (328 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (42 6)  (330 310)  (330 310)  LC_3 Logic Functioning bit
 (11 7)  (299 311)  (299 311)  routing T_6_19.sp4_h_r_9 <X> T_6_19.sp4_h_l_40
 (13 7)  (301 311)  (301 311)  routing T_6_19.sp4_h_r_9 <X> T_6_19.sp4_h_l_40
 (15 7)  (303 311)  (303 311)  routing T_6_19.lft_op_4 <X> T_6_19.lc_trk_g1_4
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 311)  (312 311)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g1_6
 (25 7)  (313 311)  (313 311)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g1_6
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (322 311)  (322 311)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.input_2_3
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (38 7)  (326 311)  (326 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (40 7)  (328 311)  (328 311)  LC_3 Logic Functioning bit
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (46 7)  (334 311)  (334 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (300 312)  (300 312)  routing T_6_19.sp4_v_b_8 <X> T_6_19.sp4_h_r_8
 (15 8)  (303 312)  (303 312)  routing T_6_19.tnr_op_1 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (309 312)  (309 312)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g2_3
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 312)  (311 312)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g2_3
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 312)  (322 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (50 8)  (338 312)  (338 312)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (299 313)  (299 313)  routing T_6_19.sp4_v_b_8 <X> T_6_19.sp4_h_r_8
 (14 9)  (302 313)  (302 313)  routing T_6_19.tnl_op_0 <X> T_6_19.lc_trk_g2_0
 (15 9)  (303 313)  (303 313)  routing T_6_19.tnl_op_0 <X> T_6_19.lc_trk_g2_0
 (17 9)  (305 313)  (305 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (309 313)  (309 313)  routing T_6_19.sp4_v_t_22 <X> T_6_19.lc_trk_g2_3
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (43 9)  (331 313)  (331 313)  LC_4 Logic Functioning bit
 (6 10)  (294 314)  (294 314)  routing T_6_19.sp4_v_b_3 <X> T_6_19.sp4_v_t_43
 (8 10)  (296 314)  (296 314)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_h_l_42
 (10 10)  (298 314)  (298 314)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_h_l_42
 (26 10)  (314 314)  (314 314)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 314)  (316 314)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 314)  (323 314)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (40 10)  (328 314)  (328 314)  LC_5 Logic Functioning bit
 (46 10)  (334 314)  (334 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (293 315)  (293 315)  routing T_6_19.sp4_v_b_3 <X> T_6_19.sp4_v_t_43
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 315)  (311 315)  routing T_6_19.sp4_v_b_46 <X> T_6_19.lc_trk_g2_6
 (24 11)  (312 315)  (312 315)  routing T_6_19.sp4_v_b_46 <X> T_6_19.lc_trk_g2_6
 (26 11)  (314 315)  (314 315)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 315)  (320 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 315)  (321 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (34 11)  (322 315)  (322 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (35 11)  (323 315)  (323 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (48 11)  (336 315)  (336 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (291 316)  (291 316)  routing T_6_19.sp12_v_b_1 <X> T_6_19.sp12_h_r_1
 (15 12)  (303 316)  (303 316)  routing T_6_19.tnr_op_1 <X> T_6_19.lc_trk_g3_1
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (309 316)  (309 316)  routing T_6_19.rgt_op_3 <X> T_6_19.lc_trk_g3_3
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 316)  (312 316)  routing T_6_19.rgt_op_3 <X> T_6_19.lc_trk_g3_3
 (27 12)  (315 316)  (315 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 316)  (316 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 316)  (318 316)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 316)  (323 316)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.input_2_6
 (37 12)  (325 316)  (325 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (40 12)  (328 316)  (328 316)  LC_6 Logic Functioning bit
 (43 12)  (331 316)  (331 316)  LC_6 Logic Functioning bit
 (3 13)  (291 317)  (291 317)  routing T_6_19.sp12_v_b_1 <X> T_6_19.sp12_h_r_1
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (314 317)  (314 317)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 317)  (316 317)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 317)  (319 317)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 317)  (320 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (323 317)  (323 317)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.input_2_6
 (37 13)  (325 317)  (325 317)  LC_6 Logic Functioning bit
 (39 13)  (327 317)  (327 317)  LC_6 Logic Functioning bit
 (40 13)  (328 317)  (328 317)  LC_6 Logic Functioning bit
 (14 14)  (302 318)  (302 318)  routing T_6_19.rgt_op_4 <X> T_6_19.lc_trk_g3_4
 (26 14)  (314 318)  (314 318)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 318)  (315 318)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 318)  (316 318)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (47 14)  (335 318)  (335 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (340 318)  (340 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (303 319)  (303 319)  routing T_6_19.rgt_op_4 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 319)  (310 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (311 319)  (311 319)  routing T_6_19.sp4_v_b_46 <X> T_6_19.lc_trk_g3_6
 (24 15)  (312 319)  (312 319)  routing T_6_19.sp4_v_b_46 <X> T_6_19.lc_trk_g3_6
 (26 15)  (314 319)  (314 319)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 319)  (315 319)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 319)  (316 319)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 319)  (320 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (321 319)  (321 319)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.input_2_7
 (34 15)  (322 319)  (322 319)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.input_2_7
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (42 15)  (330 319)  (330 319)  LC_7 Logic Functioning bit
 (51 15)  (339 319)  (339 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (340 319)  (340 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_19

 (15 0)  (357 304)  (357 304)  routing T_7_19.bot_op_1 <X> T_7_19.lc_trk_g0_1
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (40 0)  (382 304)  (382 304)  LC_0 Logic Functioning bit
 (42 0)  (384 304)  (384 304)  LC_0 Logic Functioning bit
 (44 0)  (386 304)  (386 304)  LC_0 Logic Functioning bit
 (47 0)  (389 304)  (389 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.bot_op_2 <X> T_7_19.lc_trk_g0_2
 (26 1)  (368 305)  (368 305)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (377 305)  (377 305)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.input_2_0
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (367 306)  (367 306)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g0_6
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (44 2)  (386 306)  (386 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (48 2)  (390 306)  (390 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 307)  (365 307)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g0_6
 (25 3)  (367 307)  (367 307)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g0_6
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (47 3)  (389 307)  (389 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (393 307)  (393 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (367 308)  (367 308)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g1_2
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (383 308)  (383 308)  LC_2 Logic Functioning bit
 (43 4)  (385 308)  (385 308)  LC_2 Logic Functioning bit
 (44 4)  (386 308)  (386 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (46 4)  (388 308)  (388 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 309)  (372 309)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (38 5)  (380 309)  (380 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (48 5)  (390 309)  (390 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (393 309)  (393 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (357 310)  (357 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (26 6)  (368 310)  (368 310)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (44 6)  (386 310)  (386 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (46 6)  (388 310)  (388 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 312)  (370 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 312)  (372 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (383 312)  (383 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (44 8)  (386 312)  (386 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (46 8)  (388 312)  (388 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 313)  (370 313)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (15 10)  (357 314)  (357 314)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g2_5
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (370 314)  (370 314)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (44 10)  (386 314)  (386 314)  LC_5 Logic Functioning bit
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (360 315)  (360 315)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g2_5
 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 315)  (366 315)  routing T_7_19.tnl_op_6 <X> T_7_19.lc_trk_g2_6
 (25 11)  (367 315)  (367 315)  routing T_7_19.tnl_op_6 <X> T_7_19.lc_trk_g2_6
 (30 11)  (372 315)  (372 315)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 316)  (370 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (44 12)  (386 316)  (386 316)  LC_6 Logic Functioning bit
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (40 13)  (382 317)  (382 317)  LC_6 Logic Functioning bit
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (42 13)  (384 317)  (384 317)  LC_6 Logic Functioning bit
 (43 13)  (385 317)  (385 317)  LC_6 Logic Functioning bit
 (48 13)  (390 317)  (390 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 318)  (356 318)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g3_4
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (370 318)  (370 318)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (37 14)  (379 318)  (379 318)  LC_7 Logic Functioning bit
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (44 14)  (386 318)  (386 318)  LC_7 Logic Functioning bit
 (0 15)  (342 319)  (342 319)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 319)  (343 319)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (360 319)  (360 319)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (40 15)  (382 319)  (382 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (42 15)  (384 319)  (384 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit
 (48 15)  (390 319)  (390 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_19

 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 7)  (418 311)  (418 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (419 311)  (419 311)  routing T_8_19.sp12_h_r_22 <X> T_8_19.lc_trk_g1_6
 (25 7)  (421 311)  (421 311)  routing T_8_19.sp12_h_r_22 <X> T_8_19.lc_trk_g1_6
 (27 8)  (423 312)  (423 312)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_11
 (8 9)  (404 313)  (404 313)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_v_b_7
 (9 9)  (405 313)  (405 313)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_v_b_7
 (10 9)  (406 313)  (406 313)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_v_b_7
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_11
 (41 9)  (437 313)  (437 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (10 12)  (406 316)  (406 316)  routing T_8_19.sp4_v_t_40 <X> T_8_19.sp4_h_r_10
 (4 13)  (400 317)  (400 317)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_h_r_9
 (6 13)  (402 317)  (402 317)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_h_r_9
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (399 318)  (399 318)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (3 15)  (399 319)  (399 319)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22


LogicTile_9_19

 (6 0)  (444 304)  (444 304)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_v_b_0
 (5 1)  (443 305)  (443 305)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_v_b_0
 (6 4)  (444 308)  (444 308)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_v_b_3
 (9 4)  (447 308)  (447 308)  routing T_9_19.sp4_v_t_41 <X> T_9_19.sp4_h_r_4
 (5 5)  (443 309)  (443 309)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_v_b_3
 (3 6)  (441 310)  (441 310)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (3 7)  (441 311)  (441 311)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (12 8)  (450 312)  (450 312)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_h_r_8
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (13 9)  (451 313)  (451 313)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_h_r_8
 (3 10)  (441 314)  (441 314)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_h_l_22
 (4 10)  (442 314)  (442 314)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43
 (6 10)  (444 314)  (444 314)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43
 (3 11)  (441 315)  (441 315)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_h_l_22
 (5 11)  (443 315)  (443 315)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43


LogicTile_10_19

 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_0
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (40 2)  (532 306)  (532 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 307)  (516 307)  routing T_10_19.bot_op_6 <X> T_10_19.lc_trk_g0_6
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g1_1
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g1_3
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 308)  (522 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (8 5)  (500 309)  (500 309)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_v_b_4
 (9 5)  (501 309)  (501 309)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_v_b_4
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_2
 (35 5)  (527 309)  (527 309)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.input_2_2
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (2 6)  (494 310)  (494 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (495 310)  (495 310)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (14 6)  (506 310)  (506 310)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g1_4
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (50 6)  (542 310)  (542 310)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 311)  (516 311)  routing T_10_19.bot_op_6 <X> T_10_19.lc_trk_g1_6
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (4 8)  (496 312)  (496 312)  routing T_10_19.sp4_h_l_43 <X> T_10_19.sp4_v_b_6
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (50 8)  (542 312)  (542 312)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (497 313)  (497 313)  routing T_10_19.sp4_h_l_43 <X> T_10_19.sp4_v_b_6
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (21 10)  (513 314)  (513 314)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (507 316)  (507 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (19 12)  (511 316)  (511 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0


LogicTile_11_19

 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (46 3)  (592 307)  (592 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (593 307)  (593 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.bnr_op_5 <X> T_11_19.lc_trk_g1_5
 (18 7)  (564 311)  (564 311)  routing T_11_19.bnr_op_5 <X> T_11_19.lc_trk_g1_5
 (3 8)  (549 312)  (549 312)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_v_b_1
 (14 8)  (560 312)  (560 312)  routing T_11_19.sp4_v_t_21 <X> T_11_19.lc_trk_g2_0
 (3 9)  (549 313)  (549 313)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_v_b_1
 (14 9)  (560 313)  (560 313)  routing T_11_19.sp4_v_t_21 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_21 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (3 14)  (549 318)  (549 318)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_v_t_22
 (3 15)  (549 319)  (549 319)  routing T_11_19.sp12_h_r_1 <X> T_11_19.sp12_v_t_22
 (9 15)  (555 319)  (555 319)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_v_t_47
 (10 15)  (556 319)  (556 319)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_v_t_47
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_19

 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 305)  (623 305)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g0_2
 (4 2)  (604 306)  (604 306)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (5 3)  (605 307)  (605 307)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (51 3)  (651 307)  (651 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (605 308)  (605 308)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_h_r_3
 (11 4)  (611 308)  (611 308)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_b_5
 (6 5)  (606 309)  (606 309)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_h_r_3
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (9 5)  (609 309)  (609 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (19 8)  (619 312)  (619 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (25 10)  (625 314)  (625 314)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (15 11)  (615 315)  (615 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22


LogicTile_13_19

 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_b_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (21 1)  (675 305)  (675 305)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.bot_op_6 <X> T_13_19.lc_trk_g0_6
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (3 4)  (657 308)  (657 308)  routing T_13_19.sp12_v_t_23 <X> T_13_19.sp12_h_r_0
 (21 4)  (675 308)  (675 308)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (21 5)  (675 309)  (675 309)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_2
 (6 6)  (660 310)  (660 310)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_t_38
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (15 7)  (669 311)  (669 311)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (19 7)  (673 311)  (673 311)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (4 8)  (658 312)  (658 312)  routing T_13_19.sp4_h_l_43 <X> T_13_19.sp4_v_b_6
 (15 8)  (669 312)  (669 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (659 313)  (659 313)  routing T_13_19.sp4_h_l_43 <X> T_13_19.sp4_v_b_6
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.bnl_op_5 <X> T_13_19.lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 315)  (672 315)  routing T_13_19.bnl_op_5 <X> T_13_19.lc_trk_g2_5
 (21 11)  (675 315)  (675 315)  routing T_13_19.bnl_op_7 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.input_2_5
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (669 316)  (669 316)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g3_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (15 13)  (669 317)  (669 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (14 14)  (668 318)  (668 318)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g3_4
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp12_v_t_10 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 319)  (668 319)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (40 0)  (748 304)  (748 304)  LC_0 Logic Functioning bit
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_0
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 306)  (723 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_h_r_0
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g1_2
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (10 6)  (718 310)  (718 310)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_l_41
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_v_b_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_v_b_13 <X> T_14_19.lc_trk_g1_5
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (18 7)  (726 311)  (726 311)  routing T_14_19.sp4_v_b_13 <X> T_14_19.lc_trk_g1_5
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g2_7
 (18 11)  (726 315)  (726 315)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp4_v_t_26 <X> T_14_19.lc_trk_g2_7
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (2 14)  (710 318)  (710 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (21 14)  (729 318)  (729 318)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (729 319)  (729 319)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g3_7


LogicTile_15_19

 (14 0)  (776 304)  (776 304)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (14 1)  (776 305)  (776 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (15 1)  (777 305)  (777 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (16 1)  (778 305)  (778 305)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (14 2)  (776 306)  (776 306)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g0_4
 (15 2)  (777 306)  (777 306)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (12 3)  (774 307)  (774 307)  routing T_15_19.sp4_h_l_39 <X> T_15_19.sp4_v_t_39
 (14 3)  (776 307)  (776 307)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (780 307)  (780 307)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_v_b_4
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g1_5
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.input_2_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (21 8)  (783 312)  (783 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (46 11)  (808 315)  (808 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp12_v_t_0 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp12_v_t_0 <X> T_15_19.lc_trk_g3_3
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp12_v_t_0 <X> T_15_19.lc_trk_g3_3


LogicTile_16_19

 (15 0)  (831 304)  (831 304)  routing T_16_19.sp4_h_r_1 <X> T_16_19.lc_trk_g0_1
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_h_r_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (834 305)  (834 305)  routing T_16_19.sp4_h_r_1 <X> T_16_19.lc_trk_g0_1
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (6 3)  (822 307)  (822 307)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_h_l_37
 (14 3)  (830 307)  (830 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_r_v_b_29 <X> T_16_19.lc_trk_g0_5
 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_b_5
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g1_1
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp12_h_l_18 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_3
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (47 6)  (863 310)  (863 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (864 310)  (864 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp12_h_l_18 <X> T_16_19.lc_trk_g1_5
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_h_l_34 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_h_l_34 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_h_l_34 <X> T_16_19.lc_trk_g3_7
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (47 14)  (863 318)  (863 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_h_l_34 <X> T_16_19.lc_trk_g3_7
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.bot_op_3 <X> T_17_19.lc_trk_g0_3
 (25 0)  (899 304)  (899 304)  routing T_17_19.bnr_op_2 <X> T_17_19.lc_trk_g0_2
 (5 1)  (879 305)  (879 305)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_b_0
 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_1
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.bnr_op_2 <X> T_17_19.lc_trk_g0_2
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_39
 (13 3)  (887 307)  (887 307)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_39
 (4 5)  (878 309)  (878 309)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_h_r_3
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_v_t_23
 (14 6)  (888 310)  (888 310)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (5 8)  (879 312)  (879 312)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_r_6
 (11 8)  (885 312)  (885 312)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (6 9)  (880 313)  (880 313)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_r_6
 (12 9)  (886 313)  (886 313)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (14 10)  (888 314)  (888 314)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (8 11)  (882 315)  (882 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (9 11)  (883 315)  (883 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (10 11)  (884 315)  (884 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (13 11)  (887 315)  (887 315)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_l_45
 (15 11)  (889 315)  (889 315)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (46 11)  (920 315)  (920 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g3_1
 (10 13)  (884 317)  (884 317)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_b_10
 (19 13)  (893 317)  (893 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 318)  (885 318)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (13 14)  (887 318)  (887 318)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_7
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (52 14)  (926 318)  (926 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (885 319)  (885 319)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_46
 (12 15)  (886 319)  (886 319)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (908 319)  (908 319)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_7
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit
 (52 15)  (926 319)  (926 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_19

 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 306)  (943 306)  routing T_18_19.bot_op_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.input_2_1
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (51 2)  (979 306)  (979 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (9 3)  (937 307)  (937 307)  routing T_18_19.sp4_v_b_5 <X> T_18_19.sp4_v_t_36
 (10 3)  (938 307)  (938 307)  routing T_18_19.sp4_v_b_5 <X> T_18_19.sp4_v_t_36
 (15 3)  (943 307)  (943 307)  routing T_18_19.bot_op_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp4_r_v_b_31 <X> T_18_19.lc_trk_g0_7
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (46 3)  (974 307)  (974 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (976 307)  (976 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (979 307)  (979 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.bot_op_3 <X> T_18_19.lc_trk_g1_3
 (4 5)  (932 309)  (932 309)  routing T_18_19.sp4_v_t_47 <X> T_18_19.sp4_h_r_3
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_v_b_0 <X> T_18_19.sp12_v_t_23
 (12 6)  (940 310)  (940 310)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_40
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_v_b_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.sp4_v_b_5 <X> T_18_19.lc_trk_g1_5
 (21 6)  (949 310)  (949 310)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 310)  (951 310)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g1_7
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 310)  (963 310)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (46 6)  (974 310)  (974 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (975 310)  (975 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (13 7)  (941 311)  (941 311)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_40
 (21 7)  (949 311)  (949 311)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g1_7
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (961 311)  (961 311)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 312)  (956 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 312)  (963 312)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_4
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (46 8)  (974 312)  (974 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (976 312)  (976 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_4
 (35 9)  (963 313)  (963 313)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (47 9)  (975 313)  (975 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (979 313)  (979 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 12)  (942 316)  (942 316)  routing T_18_19.rgt_op_0 <X> T_18_19.lc_trk_g3_0
 (10 13)  (938 317)  (938 317)  routing T_18_19.sp4_h_r_5 <X> T_18_19.sp4_v_b_10
 (15 13)  (943 317)  (943 317)  routing T_18_19.rgt_op_0 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.tnl_op_2 <X> T_18_19.lc_trk_g3_2
 (25 13)  (953 317)  (953 317)  routing T_18_19.tnl_op_2 <X> T_18_19.lc_trk_g3_2
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (939 318)  (939 318)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_v_t_46
 (13 14)  (941 318)  (941 318)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_v_t_46
 (14 14)  (942 318)  (942 318)  routing T_18_19.bnl_op_4 <X> T_18_19.lc_trk_g3_4
 (14 15)  (942 319)  (942 319)  routing T_18_19.bnl_op_4 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_19_19

 (4 0)  (986 304)  (986 304)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_v_b_0
 (6 0)  (988 304)  (988 304)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_v_b_0
 (9 0)  (991 304)  (991 304)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_1
 (10 0)  (992 304)  (992 304)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_1
 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 304)  (1005 304)  routing T_19_19.sp12_h_r_11 <X> T_19_19.lc_trk_g0_3
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 306)  (996 306)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g0_4
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (24 3)  (1006 307)  (1006 307)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g0_6
 (5 4)  (987 308)  (987 308)  routing T_19_19.sp4_v_t_38 <X> T_19_19.sp4_h_r_3
 (11 4)  (993 308)  (993 308)  routing T_19_19.sp4_h_r_0 <X> T_19_19.sp4_v_b_5
 (15 4)  (997 308)  (997 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 308)  (1017 308)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1015 309)  (1015 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (35 5)  (1017 309)  (1017 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_2
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (8 6)  (990 310)  (990 310)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_41
 (9 6)  (991 310)  (991 310)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_41
 (14 6)  (996 310)  (996 310)  routing T_19_19.sp4_v_b_4 <X> T_19_19.lc_trk_g1_4
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g1_7
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 310)  (1013 310)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (41 6)  (1023 310)  (1023 310)  LC_3 Logic Functioning bit
 (42 6)  (1024 310)  (1024 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (47 6)  (1029 310)  (1029 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1030 310)  (1030 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_v_b_4 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1007 311)  (1007 311)  routing T_19_19.sp4_r_v_b_30 <X> T_19_19.lc_trk_g1_6
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (41 7)  (1023 311)  (1023 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp12_v_t_14 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (14 9)  (996 313)  (996 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp12_v_t_14 <X> T_19_19.lc_trk_g2_1
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (8 11)  (990 315)  (990 315)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_t_42
 (9 11)  (991 315)  (991 315)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_t_42
 (15 11)  (997 315)  (997 315)  routing T_19_19.tnr_op_4 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (24 11)  (1006 315)  (1006 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (25 11)  (1007 315)  (1007 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 316)  (1017 316)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_6
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (42 12)  (1024 316)  (1024 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (48 12)  (1030 316)  (1030 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 317)  (1017 317)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_6
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (40 13)  (1022 317)  (1022 317)  LC_6 Logic Functioning bit
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (48 13)  (1030 317)  (1030 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g3_6


LogicTile_20_19

 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (40 0)  (1076 304)  (1076 304)  LC_0 Logic Functioning bit
 (42 0)  (1078 304)  (1078 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (45 0)  (1081 304)  (1081 304)  LC_0 Logic Functioning bit
 (53 0)  (1089 304)  (1089 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 305)  (1069 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.input_2_0
 (35 1)  (1071 305)  (1071 305)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (42 1)  (1078 305)  (1078 305)  LC_0 Logic Functioning bit
 (43 1)  (1079 305)  (1079 305)  LC_0 Logic Functioning bit
 (51 1)  (1087 305)  (1087 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 306)  (1061 306)  routing T_20_19.sp4_v_b_6 <X> T_20_19.lc_trk_g0_6
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_v_b_6 <X> T_20_19.lc_trk_g0_6
 (14 4)  (1050 308)  (1050 308)  routing T_20_19.wire_logic_cluster/lc_0/out <X> T_20_19.lc_trk_g1_0
 (16 4)  (1052 308)  (1052 308)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1054 308)  (1054 308)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g1_1
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 308)  (1060 308)  routing T_20_19.top_op_3 <X> T_20_19.lc_trk_g1_3
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1054 309)  (1054 309)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g1_1
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.top_op_3 <X> T_20_19.lc_trk_g1_3
 (27 5)  (1063 309)  (1063 309)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (41 5)  (1077 309)  (1077 309)  LC_2 Logic Functioning bit
 (43 5)  (1079 309)  (1079 309)  LC_2 Logic Functioning bit
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (42 6)  (1078 310)  (1078 310)  LC_3 Logic Functioning bit
 (45 6)  (1081 310)  (1081 310)  LC_3 Logic Functioning bit
 (48 6)  (1084 310)  (1084 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1069 311)  (1069 311)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.input_2_3
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (8 8)  (1044 312)  (1044 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (9 8)  (1045 312)  (1045 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (10 8)  (1046 312)  (1046 312)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_7
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.bnl_op_1 <X> T_20_19.lc_trk_g2_1
 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (18 9)  (1054 313)  (1054 313)  routing T_20_19.bnl_op_1 <X> T_20_19.lc_trk_g2_1
 (15 10)  (1051 314)  (1051 314)  routing T_20_19.rgt_op_5 <X> T_20_19.lc_trk_g2_5
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.rgt_op_5 <X> T_20_19.lc_trk_g2_5
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g3_3
 (21 13)  (1057 317)  (1057 317)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g3_3
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 317)  (1059 317)  routing T_20_19.sp4_v_b_42 <X> T_20_19.lc_trk_g3_2
 (24 13)  (1060 317)  (1060 317)  routing T_20_19.sp4_v_b_42 <X> T_20_19.lc_trk_g3_2
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g3_7
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.glb_netwk_2 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 319)  (1050 319)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g3_4
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1057 319)  (1057 319)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g3_7


LogicTile_21_19

 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (18 1)  (1108 305)  (1108 305)  routing T_21_19.sp4_r_v_b_34 <X> T_21_19.lc_trk_g0_1
 (26 1)  (1116 305)  (1116 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 305)  (1124 305)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.input_2_0
 (37 1)  (1127 305)  (1127 305)  LC_0 Logic Functioning bit
 (46 1)  (1136 305)  (1136 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 306)  (1095 306)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_37
 (9 2)  (1099 306)  (1099 306)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_h_l_36
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.wire_logic_cluster/lc_4/out <X> T_21_19.lc_trk_g0_4
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (6 3)  (1096 307)  (1096 307)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_37
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_v_b_15 <X> T_21_19.lc_trk_g0_7
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 307)  (1114 307)  routing T_21_19.top_op_6 <X> T_21_19.lc_trk_g0_6
 (25 3)  (1115 307)  (1115 307)  routing T_21_19.top_op_6 <X> T_21_19.lc_trk_g0_6
 (4 4)  (1094 308)  (1094 308)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_v_b_3
 (15 4)  (1105 308)  (1105 308)  routing T_21_19.sp12_h_r_1 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.sp12_h_r_1 <X> T_21_19.lc_trk_g1_1
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 308)  (1120 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (42 4)  (1132 308)  (1132 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (48 4)  (1138 308)  (1138 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (5 5)  (1095 309)  (1095 309)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_v_b_3
 (12 5)  (1102 309)  (1102 309)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_v_b_5
 (18 5)  (1108 309)  (1108 309)  routing T_21_19.sp12_h_r_1 <X> T_21_19.lc_trk_g1_1
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 309)  (1114 309)  routing T_21_19.bot_op_2 <X> T_21_19.lc_trk_g1_2
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 309)  (1118 309)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 309)  (1121 309)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 309)  (1122 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1123 309)  (1123 309)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_2
 (35 5)  (1125 309)  (1125 309)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_2
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (40 5)  (1130 309)  (1130 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (43 5)  (1133 309)  (1133 309)  LC_2 Logic Functioning bit
 (48 5)  (1138 309)  (1138 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1141 309)  (1141 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1104 310)  (1104 310)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g1_4
 (11 7)  (1101 311)  (1101 311)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_h_l_40
 (14 7)  (1104 311)  (1104 311)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g1_4
 (16 7)  (1106 311)  (1106 311)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g1_4
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (0 8)  (1090 312)  (1090 312)  routing T_21_19.glb_netwk_2 <X> T_21_19.glb2local_1
 (1 8)  (1091 312)  (1091 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (5 8)  (1095 312)  (1095 312)  routing T_21_19.sp4_v_b_0 <X> T_21_19.sp4_h_r_6
 (27 8)  (1117 312)  (1117 312)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 312)  (1120 312)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 312)  (1125 312)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.input_2_4
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (45 8)  (1135 312)  (1135 312)  LC_4 Logic Functioning bit
 (46 8)  (1136 312)  (1136 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (1094 313)  (1094 313)  routing T_21_19.sp4_v_b_0 <X> T_21_19.sp4_h_r_6
 (6 9)  (1096 313)  (1096 313)  routing T_21_19.sp4_v_b_0 <X> T_21_19.sp4_h_r_6
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_7
 (10 9)  (1100 313)  (1100 313)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_v_b_7
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1114 313)  (1114 313)  routing T_21_19.tnl_op_2 <X> T_21_19.lc_trk_g2_2
 (25 9)  (1115 313)  (1115 313)  routing T_21_19.tnl_op_2 <X> T_21_19.lc_trk_g2_2
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (43 9)  (1133 313)  (1133 313)  LC_4 Logic Functioning bit
 (46 9)  (1136 313)  (1136 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (1137 313)  (1137 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 314)  (1117 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 314)  (1118 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 314)  (1120 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (39 10)  (1129 314)  (1129 314)  LC_5 Logic Functioning bit
 (46 10)  (1136 314)  (1136 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1141 314)  (1141 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (1117 315)  (1117 315)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g3_3
 (24 12)  (1114 316)  (1114 316)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g3_3
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.wire_logic_cluster/lc_2/out <X> T_21_19.lc_trk_g3_2
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 316)  (1124 316)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (40 12)  (1130 316)  (1130 316)  LC_6 Logic Functioning bit
 (41 12)  (1131 316)  (1131 316)  LC_6 Logic Functioning bit
 (42 12)  (1132 316)  (1132 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (45 12)  (1135 316)  (1135 316)  LC_6 Logic Functioning bit
 (50 12)  (1140 316)  (1140 316)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1143 316)  (1143 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (1111 317)  (1111 317)  routing T_21_19.sp4_h_r_27 <X> T_21_19.lc_trk_g3_3
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (40 13)  (1130 317)  (1130 317)  LC_6 Logic Functioning bit
 (41 13)  (1131 317)  (1131 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (43 13)  (1133 317)  (1133 317)  LC_6 Logic Functioning bit
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1111 318)  (1111 318)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 318)  (1113 318)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7
 (0 15)  (1090 319)  (1090 319)  routing T_21_19.glb_netwk_2 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (10 15)  (1100 319)  (1100 319)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_t_47
 (12 15)  (1102 319)  (1102 319)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_v_t_46
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7


LogicTile_22_19

 (2 0)  (1146 304)  (1146 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (1159 304)  (1159 304)  routing T_22_19.sp4_v_b_17 <X> T_22_19.lc_trk_g0_1
 (16 0)  (1160 304)  (1160 304)  routing T_22_19.sp4_v_b_17 <X> T_22_19.lc_trk_g0_1
 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1167 304)  (1167 304)  routing T_22_19.sp12_h_l_16 <X> T_22_19.lc_trk_g0_3
 (21 1)  (1165 305)  (1165 305)  routing T_22_19.sp12_h_l_16 <X> T_22_19.lc_trk_g0_3
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (6 4)  (1150 308)  (1150 308)  routing T_22_19.sp4_h_r_10 <X> T_22_19.sp4_v_b_3
 (15 4)  (1159 308)  (1159 308)  routing T_22_19.bot_op_1 <X> T_22_19.lc_trk_g1_1
 (17 4)  (1161 308)  (1161 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 6)  (1144 310)  (1144 310)  routing T_22_19.glb_netwk_2 <X> T_22_19.glb2local_0
 (1 6)  (1145 310)  (1145 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (27 6)  (1171 310)  (1171 310)  routing T_22_19.lc_trk_g1_1 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (38 6)  (1182 310)  (1182 310)  LC_3 Logic Functioning bit
 (39 6)  (1183 310)  (1183 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (46 6)  (1190 310)  (1190 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1192 310)  (1192 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (38 7)  (1182 311)  (1182 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (40 7)  (1184 311)  (1184 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (42 7)  (1186 311)  (1186 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (52 7)  (1196 311)  (1196 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (1146 312)  (1146 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 10)  (1153 314)  (1153 314)  routing T_22_19.sp4_v_b_7 <X> T_22_19.sp4_h_l_42
 (16 10)  (1160 314)  (1160 314)  routing T_22_19.sp12_v_b_21 <X> T_22_19.lc_trk_g2_5
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (1169 314)  (1169 314)  routing T_22_19.sp4_v_b_38 <X> T_22_19.lc_trk_g2_6
 (26 10)  (1170 314)  (1170 314)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 314)  (1172 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 314)  (1174 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 314)  (1177 314)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 314)  (1178 314)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (51 10)  (1195 314)  (1195 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (1162 315)  (1162 315)  routing T_22_19.sp12_v_b_21 <X> T_22_19.lc_trk_g2_5
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 315)  (1167 315)  routing T_22_19.sp4_v_b_38 <X> T_22_19.lc_trk_g2_6
 (25 11)  (1169 315)  (1169 315)  routing T_22_19.sp4_v_b_38 <X> T_22_19.lc_trk_g2_6
 (28 11)  (1172 315)  (1172 315)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 315)  (1174 315)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 315)  (1175 315)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 315)  (1176 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1179 315)  (1179 315)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.input_2_5
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp4_h_r_27 <X> T_22_19.lc_trk_g3_3
 (24 12)  (1168 316)  (1168 316)  routing T_22_19.sp4_h_r_27 <X> T_22_19.lc_trk_g3_3
 (8 13)  (1152 317)  (1152 317)  routing T_22_19.sp4_h_r_10 <X> T_22_19.sp4_v_b_10
 (12 13)  (1156 317)  (1156 317)  routing T_22_19.sp4_h_r_11 <X> T_22_19.sp4_v_b_11
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.sp4_h_r_27 <X> T_22_19.lc_trk_g3_3


LogicTile_23_19

 (3 0)  (1201 304)  (1201 304)  routing T_23_19.sp12_v_t_23 <X> T_23_19.sp12_v_b_0
 (6 0)  (1204 304)  (1204 304)  routing T_23_19.sp4_h_r_7 <X> T_23_19.sp4_v_b_0
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (37 2)  (1235 306)  (1235 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (39 2)  (1237 306)  (1237 306)  LC_1 Logic Functioning bit
 (45 2)  (1243 306)  (1243 306)  LC_1 Logic Functioning bit
 (52 2)  (1250 306)  (1250 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (1206 307)  (1206 307)  routing T_23_19.sp4_h_l_36 <X> T_23_19.sp4_v_t_36
 (36 3)  (1234 307)  (1234 307)  LC_1 Logic Functioning bit
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (39 3)  (1237 307)  (1237 307)  LC_1 Logic Functioning bit
 (51 3)  (1249 307)  (1249 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (1202 308)  (1202 308)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_v_b_3
 (15 4)  (1213 308)  (1213 308)  routing T_23_19.top_op_1 <X> T_23_19.lc_trk_g1_1
 (17 4)  (1215 308)  (1215 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1216 309)  (1216 309)  routing T_23_19.top_op_1 <X> T_23_19.lc_trk_g1_1
 (21 6)  (1219 310)  (1219 310)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g1_7
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 310)  (1221 310)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g1_7
 (21 7)  (1219 311)  (1219 311)  routing T_23_19.sp4_v_b_15 <X> T_23_19.lc_trk_g1_7
 (0 8)  (1198 312)  (1198 312)  routing T_23_19.glb_netwk_2 <X> T_23_19.glb2local_1
 (1 8)  (1199 312)  (1199 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (1212 312)  (1212 312)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (14 9)  (1212 313)  (1212 313)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp12_v_b_0 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (8 10)  (1206 314)  (1206 314)  routing T_23_19.sp4_h_r_7 <X> T_23_19.sp4_h_l_42
 (27 10)  (1225 314)  (1225 314)  routing T_23_19.lc_trk_g1_1 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 314)  (1229 314)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 314)  (1231 314)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 314)  (1234 314)  LC_5 Logic Functioning bit
 (38 10)  (1236 314)  (1236 314)  LC_5 Logic Functioning bit
 (10 11)  (1208 315)  (1208 315)  routing T_23_19.sp4_h_l_39 <X> T_23_19.sp4_v_t_42
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (1229 315)  (1229 315)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 315)  (1234 315)  LC_5 Logic Functioning bit
 (38 11)  (1236 315)  (1236 315)  LC_5 Logic Functioning bit
 (2 12)  (1200 316)  (1200 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (1223 316)  (1223 316)  routing T_23_19.sp4_h_r_42 <X> T_23_19.lc_trk_g3_2
 (26 12)  (1224 316)  (1224 316)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 316)  (1229 316)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 316)  (1234 316)  LC_6 Logic Functioning bit
 (37 12)  (1235 316)  (1235 316)  LC_6 Logic Functioning bit
 (38 12)  (1236 316)  (1236 316)  LC_6 Logic Functioning bit
 (39 12)  (1237 316)  (1237 316)  LC_6 Logic Functioning bit
 (40 12)  (1238 316)  (1238 316)  LC_6 Logic Functioning bit
 (42 12)  (1240 316)  (1240 316)  LC_6 Logic Functioning bit
 (52 12)  (1250 316)  (1250 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (1251 316)  (1251 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 317)  (1221 317)  routing T_23_19.sp4_h_r_42 <X> T_23_19.lc_trk_g3_2
 (24 13)  (1222 317)  (1222 317)  routing T_23_19.sp4_h_r_42 <X> T_23_19.lc_trk_g3_2
 (25 13)  (1223 317)  (1223 317)  routing T_23_19.sp4_h_r_42 <X> T_23_19.lc_trk_g3_2
 (26 13)  (1224 317)  (1224 317)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 317)  (1225 317)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 317)  (1228 317)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 317)  (1234 317)  LC_6 Logic Functioning bit
 (37 13)  (1235 317)  (1235 317)  LC_6 Logic Functioning bit
 (38 13)  (1236 317)  (1236 317)  LC_6 Logic Functioning bit
 (39 13)  (1237 317)  (1237 317)  LC_6 Logic Functioning bit
 (52 13)  (1250 317)  (1250 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_24_19

 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 304)  (1270 304)  routing T_24_19.wire_logic_cluster/lc_1/out <X> T_24_19.lc_trk_g0_1
 (26 0)  (1278 304)  (1278 304)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 304)  (1279 304)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 304)  (1282 304)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 304)  (1285 304)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (37 0)  (1289 304)  (1289 304)  LC_0 Logic Functioning bit
 (38 0)  (1290 304)  (1290 304)  LC_0 Logic Functioning bit
 (39 0)  (1291 304)  (1291 304)  LC_0 Logic Functioning bit
 (41 0)  (1293 304)  (1293 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (26 1)  (1278 305)  (1278 305)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 305)  (1282 305)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 305)  (1283 305)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 305)  (1289 305)  LC_0 Logic Functioning bit
 (39 1)  (1291 305)  (1291 305)  LC_0 Logic Functioning bit
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 306)  (1253 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1269 306)  (1269 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (1280 306)  (1280 306)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 306)  (1283 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 306)  (1285 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 306)  (1288 306)  LC_1 Logic Functioning bit
 (37 2)  (1289 306)  (1289 306)  LC_1 Logic Functioning bit
 (40 2)  (1292 306)  (1292 306)  LC_1 Logic Functioning bit
 (41 2)  (1293 306)  (1293 306)  LC_1 Logic Functioning bit
 (42 2)  (1294 306)  (1294 306)  LC_1 Logic Functioning bit
 (43 2)  (1295 306)  (1295 306)  LC_1 Logic Functioning bit
 (45 2)  (1297 306)  (1297 306)  LC_1 Logic Functioning bit
 (50 2)  (1302 306)  (1302 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1274 307)  (1274 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1275 307)  (1275 307)  routing T_24_19.sp4_v_b_22 <X> T_24_19.lc_trk_g0_6
 (24 3)  (1276 307)  (1276 307)  routing T_24_19.sp4_v_b_22 <X> T_24_19.lc_trk_g0_6
 (29 3)  (1281 307)  (1281 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 307)  (1282 307)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 307)  (1283 307)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 307)  (1288 307)  LC_1 Logic Functioning bit
 (37 3)  (1289 307)  (1289 307)  LC_1 Logic Functioning bit
 (51 3)  (1303 307)  (1303 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1253 308)  (1253 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 308)  (1275 308)  routing T_24_19.sp4_v_b_19 <X> T_24_19.lc_trk_g1_3
 (24 4)  (1276 308)  (1276 308)  routing T_24_19.sp4_v_b_19 <X> T_24_19.lc_trk_g1_3
 (25 4)  (1277 308)  (1277 308)  routing T_24_19.sp4_v_b_10 <X> T_24_19.lc_trk_g1_2
 (0 5)  (1252 309)  (1252 309)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 309)  (1253 309)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_7/cen
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp4_v_b_10 <X> T_24_19.lc_trk_g1_2
 (25 5)  (1277 309)  (1277 309)  routing T_24_19.sp4_v_b_10 <X> T_24_19.lc_trk_g1_2
 (21 6)  (1273 310)  (1273 310)  routing T_24_19.wire_logic_cluster/lc_7/out <X> T_24_19.lc_trk_g1_7
 (22 6)  (1274 310)  (1274 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1277 310)  (1277 310)  routing T_24_19.lft_op_6 <X> T_24_19.lc_trk_g1_6
 (4 7)  (1256 311)  (1256 311)  routing T_24_19.sp4_v_b_10 <X> T_24_19.sp4_h_l_38
 (16 7)  (1268 311)  (1268 311)  routing T_24_19.sp12_h_r_12 <X> T_24_19.lc_trk_g1_4
 (17 7)  (1269 311)  (1269 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1274 311)  (1274 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1276 311)  (1276 311)  routing T_24_19.lft_op_6 <X> T_24_19.lc_trk_g1_6
 (0 8)  (1252 312)  (1252 312)  routing T_24_19.glb_netwk_2 <X> T_24_19.glb2local_1
 (1 8)  (1253 312)  (1253 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (25 8)  (1277 312)  (1277 312)  routing T_24_19.bnl_op_2 <X> T_24_19.lc_trk_g2_2
 (27 8)  (1279 312)  (1279 312)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 312)  (1283 312)  routing T_24_19.lc_trk_g0_5 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 312)  (1284 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (38 8)  (1290 312)  (1290 312)  LC_4 Logic Functioning bit
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1277 313)  (1277 313)  routing T_24_19.bnl_op_2 <X> T_24_19.lc_trk_g2_2
 (26 9)  (1278 313)  (1278 313)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 313)  (1279 313)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 313)  (1280 313)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 313)  (1281 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 313)  (1282 313)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 313)  (1288 313)  LC_4 Logic Functioning bit
 (38 9)  (1290 313)  (1290 313)  LC_4 Logic Functioning bit
 (41 9)  (1293 313)  (1293 313)  LC_4 Logic Functioning bit
 (43 9)  (1295 313)  (1295 313)  LC_4 Logic Functioning bit
 (48 9)  (1300 313)  (1300 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (1305 313)  (1305 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (1267 314)  (1267 314)  routing T_24_19.sp4_h_l_24 <X> T_24_19.lc_trk_g2_5
 (16 10)  (1268 314)  (1268 314)  routing T_24_19.sp4_h_l_24 <X> T_24_19.lc_trk_g2_5
 (17 10)  (1269 314)  (1269 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 314)  (1270 314)  routing T_24_19.sp4_h_l_24 <X> T_24_19.lc_trk_g2_5
 (21 10)  (1273 314)  (1273 314)  routing T_24_19.wire_logic_cluster/lc_7/out <X> T_24_19.lc_trk_g2_7
 (22 10)  (1274 314)  (1274 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1277 314)  (1277 314)  routing T_24_19.sp4_h_r_46 <X> T_24_19.lc_trk_g2_6
 (26 10)  (1278 314)  (1278 314)  routing T_24_19.lc_trk_g1_4 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (1283 314)  (1283 314)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 314)  (1284 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 314)  (1286 314)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 314)  (1288 314)  LC_5 Logic Functioning bit
 (38 10)  (1290 314)  (1290 314)  LC_5 Logic Functioning bit
 (39 10)  (1291 314)  (1291 314)  LC_5 Logic Functioning bit
 (43 10)  (1295 314)  (1295 314)  LC_5 Logic Functioning bit
 (50 10)  (1302 314)  (1302 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1274 315)  (1274 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1275 315)  (1275 315)  routing T_24_19.sp4_h_r_46 <X> T_24_19.lc_trk_g2_6
 (24 11)  (1276 315)  (1276 315)  routing T_24_19.sp4_h_r_46 <X> T_24_19.lc_trk_g2_6
 (25 11)  (1277 315)  (1277 315)  routing T_24_19.sp4_h_r_46 <X> T_24_19.lc_trk_g2_6
 (27 11)  (1279 315)  (1279 315)  routing T_24_19.lc_trk_g1_4 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 315)  (1281 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 315)  (1283 315)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 315)  (1289 315)  LC_5 Logic Functioning bit
 (38 11)  (1290 315)  (1290 315)  LC_5 Logic Functioning bit
 (39 11)  (1291 315)  (1291 315)  LC_5 Logic Functioning bit
 (42 11)  (1294 315)  (1294 315)  LC_5 Logic Functioning bit
 (2 12)  (1254 316)  (1254 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (1273 316)  (1273 316)  routing T_24_19.sp4_h_r_43 <X> T_24_19.lc_trk_g3_3
 (22 12)  (1274 316)  (1274 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 316)  (1275 316)  routing T_24_19.sp4_h_r_43 <X> T_24_19.lc_trk_g3_3
 (24 12)  (1276 316)  (1276 316)  routing T_24_19.sp4_h_r_43 <X> T_24_19.lc_trk_g3_3
 (28 12)  (1280 316)  (1280 316)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 316)  (1282 316)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 316)  (1283 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 316)  (1286 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 316)  (1288 316)  LC_6 Logic Functioning bit
 (38 12)  (1290 316)  (1290 316)  LC_6 Logic Functioning bit
 (42 12)  (1294 316)  (1294 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (50 12)  (1302 316)  (1302 316)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1273 317)  (1273 317)  routing T_24_19.sp4_h_r_43 <X> T_24_19.lc_trk_g3_3
 (22 13)  (1274 317)  (1274 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1275 317)  (1275 317)  routing T_24_19.sp4_v_b_42 <X> T_24_19.lc_trk_g3_2
 (24 13)  (1276 317)  (1276 317)  routing T_24_19.sp4_v_b_42 <X> T_24_19.lc_trk_g3_2
 (31 13)  (1283 317)  (1283 317)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (38 13)  (1290 317)  (1290 317)  LC_6 Logic Functioning bit
 (42 13)  (1294 317)  (1294 317)  LC_6 Logic Functioning bit
 (43 13)  (1295 317)  (1295 317)  LC_6 Logic Functioning bit
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1270 318)  (1270 318)  routing T_24_19.bnl_op_5 <X> T_24_19.lc_trk_g3_5
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 318)  (1279 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 318)  (1280 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 318)  (1282 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 318)  (1283 318)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 318)  (1285 318)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (37 14)  (1289 318)  (1289 318)  LC_7 Logic Functioning bit
 (40 14)  (1292 318)  (1292 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (42 14)  (1294 318)  (1294 318)  LC_7 Logic Functioning bit
 (43 14)  (1295 318)  (1295 318)  LC_7 Logic Functioning bit
 (45 14)  (1297 318)  (1297 318)  LC_7 Logic Functioning bit
 (50 14)  (1302 318)  (1302 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1303 318)  (1303 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (1261 319)  (1261 319)  routing T_24_19.sp4_v_b_10 <X> T_24_19.sp4_v_t_47
 (18 15)  (1270 319)  (1270 319)  routing T_24_19.bnl_op_5 <X> T_24_19.lc_trk_g3_5
 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 319)  (1280 319)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (37 15)  (1289 319)  (1289 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (4 0)  (1310 304)  (1310 304)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_v_b_0
 (6 0)  (1312 304)  (1312 304)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_v_b_0
 (4 4)  (1310 308)  (1310 308)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_b_3
 (6 4)  (1312 308)  (1312 308)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_b_3
 (11 4)  (1317 308)  (1317 308)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (13 4)  (1319 308)  (1319 308)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (3 5)  (1309 309)  (1309 309)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_h_r_0
 (5 5)  (1311 309)  (1311 309)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_b_3
 (12 5)  (1318 309)  (1318 309)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_8
 (3 9)  (1309 313)  (1309 313)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_b_1
 (10 9)  (1316 313)  (1316 313)  routing T_25_19.sp4_h_r_2 <X> T_25_19.sp4_v_b_7
 (12 9)  (1318 313)  (1318 313)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_8
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11
 (13 12)  (1319 316)  (1319 316)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11
 (12 13)  (1318 317)  (1318 317)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11


LogicTile_26_19

 (22 0)  (1370 304)  (1370 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1374 304)  (1374 304)  routing T_26_19.lc_trk_g1_5 <X> T_26_19.wire_logic_cluster/lc_0/in_0
 (32 0)  (1380 304)  (1380 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (1388 304)  (1388 304)  LC_0 Logic Functioning bit
 (42 0)  (1390 304)  (1390 304)  LC_0 Logic Functioning bit
 (21 1)  (1369 305)  (1369 305)  routing T_26_19.sp4_r_v_b_32 <X> T_26_19.lc_trk_g0_3
 (27 1)  (1375 305)  (1375 305)  routing T_26_19.lc_trk_g1_5 <X> T_26_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 305)  (1377 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1379 305)  (1379 305)  routing T_26_19.lc_trk_g0_3 <X> T_26_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (1389 305)  (1389 305)  LC_0 Logic Functioning bit
 (43 1)  (1391 305)  (1391 305)  LC_0 Logic Functioning bit
 (26 2)  (1374 306)  (1374 306)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1375 306)  (1375 306)  routing T_26_19.lc_trk_g1_3 <X> T_26_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 306)  (1377 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 306)  (1379 306)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 306)  (1380 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 306)  (1381 306)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_1/in_3
 (47 2)  (1395 306)  (1395 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1398 306)  (1398 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1399 306)  (1399 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1400 306)  (1400 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1375 307)  (1375 307)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 307)  (1376 307)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 307)  (1377 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1378 307)  (1378 307)  routing T_26_19.lc_trk_g1_3 <X> T_26_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1379 307)  (1379 307)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_1/in_3
 (42 3)  (1390 307)  (1390 307)  LC_1 Logic Functioning bit
 (51 3)  (1399 307)  (1399 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1362 308)  (1362 308)  routing T_26_19.wire_logic_cluster/lc_0/out <X> T_26_19.lc_trk_g1_0
 (21 4)  (1369 308)  (1369 308)  routing T_26_19.sp12_h_r_3 <X> T_26_19.lc_trk_g1_3
 (22 4)  (1370 308)  (1370 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1372 308)  (1372 308)  routing T_26_19.sp12_h_r_3 <X> T_26_19.lc_trk_g1_3
 (17 5)  (1365 309)  (1365 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1369 309)  (1369 309)  routing T_26_19.sp12_h_r_3 <X> T_26_19.lc_trk_g1_3
 (3 6)  (1351 310)  (1351 310)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_v_t_23
 (15 6)  (1363 310)  (1363 310)  routing T_26_19.sp4_h_r_21 <X> T_26_19.lc_trk_g1_5
 (16 6)  (1364 310)  (1364 310)  routing T_26_19.sp4_h_r_21 <X> T_26_19.lc_trk_g1_5
 (17 6)  (1365 310)  (1365 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1366 310)  (1366 310)  routing T_26_19.sp4_h_r_21 <X> T_26_19.lc_trk_g1_5
 (3 7)  (1351 311)  (1351 311)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_v_t_23
 (18 7)  (1366 311)  (1366 311)  routing T_26_19.sp4_h_r_21 <X> T_26_19.lc_trk_g1_5
 (25 10)  (1373 314)  (1373 314)  routing T_26_19.sp4_h_r_46 <X> T_26_19.lc_trk_g2_6
 (26 10)  (1374 314)  (1374 314)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1375 314)  (1375 314)  routing T_26_19.lc_trk_g1_3 <X> T_26_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 314)  (1377 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 314)  (1379 314)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 314)  (1380 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 314)  (1381 314)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_5/in_3
 (22 11)  (1370 315)  (1370 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1371 315)  (1371 315)  routing T_26_19.sp4_h_r_46 <X> T_26_19.lc_trk_g2_6
 (24 11)  (1372 315)  (1372 315)  routing T_26_19.sp4_h_r_46 <X> T_26_19.lc_trk_g2_6
 (25 11)  (1373 315)  (1373 315)  routing T_26_19.sp4_h_r_46 <X> T_26_19.lc_trk_g2_6
 (27 11)  (1375 315)  (1375 315)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 315)  (1376 315)  routing T_26_19.lc_trk_g3_4 <X> T_26_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 315)  (1377 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1378 315)  (1378 315)  routing T_26_19.lc_trk_g1_3 <X> T_26_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1379 315)  (1379 315)  routing T_26_19.lc_trk_g2_6 <X> T_26_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 315)  (1380 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1382 315)  (1382 315)  routing T_26_19.lc_trk_g1_0 <X> T_26_19.input_2_5
 (37 11)  (1385 315)  (1385 315)  LC_5 Logic Functioning bit
 (46 11)  (1394 315)  (1394 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (1395 315)  (1395 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 14)  (1356 318)  (1356 318)  routing T_26_19.sp4_h_r_10 <X> T_26_19.sp4_h_l_47
 (15 15)  (1363 319)  (1363 319)  routing T_26_19.sp4_v_t_33 <X> T_26_19.lc_trk_g3_4
 (16 15)  (1364 319)  (1364 319)  routing T_26_19.sp4_v_t_33 <X> T_26_19.lc_trk_g3_4
 (17 15)  (1365 319)  (1365 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_29_19

 (3 2)  (1513 306)  (1513 306)  routing T_29_19.sp12_v_t_23 <X> T_29_19.sp12_h_l_23
 (12 2)  (1522 306)  (1522 306)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_39
 (11 3)  (1521 307)  (1521 307)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_39
 (13 3)  (1523 307)  (1523 307)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_39
 (12 10)  (1522 314)  (1522 314)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_45
 (11 11)  (1521 315)  (1521 315)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_45


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 6)  (1567 310)  (1567 310)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_t_23
 (3 7)  (1567 311)  (1567 311)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_t_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 296)  (11 296)  routing T_0_18.span4_horz_1 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span4_horz_1 <X> T_0_18.lc_trk_g1_1


LogicTile_2_18

 (21 4)  (93 292)  (93 292)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (22 4)  (94 292)  (94 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 292)  (96 292)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (21 5)  (93 293)  (93 293)  routing T_2_18.sp12_h_r_3 <X> T_2_18.lc_trk_g1_3
 (25 6)  (97 294)  (97 294)  routing T_2_18.sp4_h_r_14 <X> T_2_18.lc_trk_g1_6
 (22 7)  (94 295)  (94 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 295)  (95 295)  routing T_2_18.sp4_h_r_14 <X> T_2_18.lc_trk_g1_6
 (24 7)  (96 295)  (96 295)  routing T_2_18.sp4_h_r_14 <X> T_2_18.lc_trk_g1_6
 (31 12)  (103 300)  (103 300)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 300)  (106 300)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 300)  (108 300)  LC_6 Logic Functioning bit
 (38 12)  (110 300)  (110 300)  LC_6 Logic Functioning bit
 (26 13)  (98 301)  (98 301)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 301)  (99 301)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 301)  (101 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 301)  (103 301)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 301)  (109 301)  LC_6 Logic Functioning bit
 (39 13)  (111 301)  (111 301)  LC_6 Logic Functioning bit
 (51 13)  (123 301)  (123 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_3_18

 (11 2)  (137 290)  (137 290)  routing T_3_18.sp4_h_r_8 <X> T_3_18.sp4_v_t_39
 (13 2)  (139 290)  (139 290)  routing T_3_18.sp4_h_r_8 <X> T_3_18.sp4_v_t_39
 (12 3)  (138 291)  (138 291)  routing T_3_18.sp4_h_r_8 <X> T_3_18.sp4_v_t_39
 (27 4)  (153 292)  (153 292)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 292)  (157 292)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 292)  (160 292)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 292)  (162 292)  LC_2 Logic Functioning bit
 (38 4)  (164 292)  (164 292)  LC_2 Logic Functioning bit
 (14 5)  (140 293)  (140 293)  routing T_3_18.sp12_h_r_16 <X> T_3_18.lc_trk_g1_0
 (16 5)  (142 293)  (142 293)  routing T_3_18.sp12_h_r_16 <X> T_3_18.lc_trk_g1_0
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 5)  (162 293)  (162 293)  LC_2 Logic Functioning bit
 (38 5)  (164 293)  (164 293)  LC_2 Logic Functioning bit
 (47 5)  (173 293)  (173 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (140 294)  (140 294)  routing T_3_18.sp12_h_l_3 <X> T_3_18.lc_trk_g1_4
 (14 7)  (140 295)  (140 295)  routing T_3_18.sp12_h_l_3 <X> T_3_18.lc_trk_g1_4
 (15 7)  (141 295)  (141 295)  routing T_3_18.sp12_h_l_3 <X> T_3_18.lc_trk_g1_4
 (17 7)  (143 295)  (143 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (2 12)  (128 300)  (128 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (145 301)  (145 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (2 14)  (128 302)  (128 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_4_18

 (15 0)  (195 288)  (195 288)  routing T_4_18.bot_op_1 <X> T_4_18.lc_trk_g0_1
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (201 288)  (201 288)  routing T_4_18.wire_logic_cluster/lc_3/out <X> T_4_18.lc_trk_g0_3
 (22 0)  (202 288)  (202 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (181 290)  (181 290)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (202 291)  (202 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 291)  (203 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (24 3)  (204 291)  (204 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (25 3)  (205 291)  (205 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (12 5)  (192 293)  (192 293)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_b_5
 (16 6)  (196 294)  (196 294)  routing T_4_18.sp12_h_l_18 <X> T_4_18.lc_trk_g1_5
 (17 6)  (197 294)  (197 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 294)  (210 294)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 294)  (214 294)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 294)  (217 294)  LC_3 Logic Functioning bit
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (42 6)  (222 294)  (222 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (45 6)  (225 294)  (225 294)  LC_3 Logic Functioning bit
 (18 7)  (198 295)  (198 295)  routing T_4_18.sp12_h_l_18 <X> T_4_18.lc_trk_g1_5
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 295)  (210 295)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (215 295)  (215 295)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.input_2_3
 (42 7)  (222 295)  (222 295)  LC_3 Logic Functioning bit
 (43 7)  (223 295)  (223 295)  LC_3 Logic Functioning bit
 (47 7)  (227 295)  (227 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (183 296)  (183 296)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_b_1
 (11 8)  (191 296)  (191 296)  routing T_4_18.sp4_h_r_3 <X> T_4_18.sp4_v_b_8
 (3 9)  (183 297)  (183 297)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_b_1
 (3 10)  (183 298)  (183 298)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_h_l_22
 (4 10)  (184 298)  (184 298)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_v_t_43
 (6 10)  (186 298)  (186 298)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_v_t_43
 (3 11)  (183 299)  (183 299)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_h_l_22
 (5 11)  (185 299)  (185 299)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_v_t_43
 (11 12)  (191 300)  (191 300)  routing T_4_18.sp4_h_r_6 <X> T_4_18.sp4_v_b_11
 (11 14)  (191 302)  (191 302)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46
 (13 14)  (193 302)  (193 302)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46
 (12 15)  (192 303)  (192 303)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46


LogicTile_5_18

 (2 0)  (236 288)  (236 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (259 288)  (259 288)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (26 0)  (260 288)  (260 288)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 288)  (267 288)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (39 0)  (273 288)  (273 288)  LC_0 Logic Functioning bit
 (41 0)  (275 288)  (275 288)  LC_0 Logic Functioning bit
 (43 0)  (277 288)  (277 288)  LC_0 Logic Functioning bit
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (257 289)  (257 289)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 289)  (265 289)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (40 1)  (274 289)  (274 289)  LC_0 Logic Functioning bit
 (42 1)  (276 289)  (276 289)  LC_0 Logic Functioning bit
 (3 2)  (237 290)  (237 290)  routing T_5_18.sp12_h_r_0 <X> T_5_18.sp12_h_l_23
 (14 2)  (248 290)  (248 290)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (17 2)  (251 290)  (251 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp4_v_b_23 <X> T_5_18.lc_trk_g0_7
 (24 2)  (258 290)  (258 290)  routing T_5_18.sp4_v_b_23 <X> T_5_18.lc_trk_g0_7
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g1_1 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (42 2)  (276 290)  (276 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (50 2)  (284 290)  (284 290)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (237 291)  (237 291)  routing T_5_18.sp12_h_r_0 <X> T_5_18.sp12_h_l_23
 (15 3)  (249 291)  (249 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (16 3)  (250 291)  (250 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (252 291)  (252 291)  routing T_5_18.sp4_r_v_b_29 <X> T_5_18.lc_trk_g0_5
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (257 291)  (257 291)  routing T_5_18.sp4_v_b_22 <X> T_5_18.lc_trk_g0_6
 (24 3)  (258 291)  (258 291)  routing T_5_18.sp4_v_b_22 <X> T_5_18.lc_trk_g0_6
 (28 3)  (262 291)  (262 291)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (40 3)  (274 291)  (274 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (48 3)  (282 291)  (282 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (251 292)  (251 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (260 292)  (260 292)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (46 4)  (280 292)  (280 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (287 292)  (287 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (252 293)  (252 293)  routing T_5_18.sp4_r_v_b_25 <X> T_5_18.lc_trk_g1_1
 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (51 5)  (285 293)  (285 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (287 293)  (287 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (2 6)  (236 294)  (236 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (16 6)  (250 294)  (250 294)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 294)  (252 294)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 294)  (264 294)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 294)  (271 294)  LC_3 Logic Functioning bit
 (50 6)  (284 294)  (284 294)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (285 294)  (285 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (252 295)  (252 295)  routing T_5_18.sp4_v_b_13 <X> T_5_18.lc_trk_g1_5
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (258 295)  (258 295)  routing T_5_18.top_op_6 <X> T_5_18.lc_trk_g1_6
 (25 7)  (259 295)  (259 295)  routing T_5_18.top_op_6 <X> T_5_18.lc_trk_g1_6
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (6 8)  (240 296)  (240 296)  routing T_5_18.sp4_h_r_1 <X> T_5_18.sp4_v_b_6
 (15 8)  (249 296)  (249 296)  routing T_5_18.sp4_h_r_41 <X> T_5_18.lc_trk_g2_1
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_h_r_41 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.sp4_h_r_41 <X> T_5_18.lc_trk_g2_1
 (15 9)  (249 297)  (249 297)  routing T_5_18.tnr_op_0 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (252 297)  (252 297)  routing T_5_18.sp4_h_r_41 <X> T_5_18.lc_trk_g2_1
 (15 10)  (249 298)  (249 298)  routing T_5_18.tnr_op_5 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 298)  (257 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (24 10)  (258 298)  (258 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (26 10)  (260 298)  (260 298)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 298)  (270 298)  LC_5 Logic Functioning bit
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (17 11)  (251 299)  (251 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (255 299)  (255 299)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (26 11)  (260 299)  (260 299)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (39 11)  (273 299)  (273 299)  LC_5 Logic Functioning bit
 (5 12)  (239 300)  (239 300)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_r_9
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (258 300)  (258 300)  routing T_5_18.tnr_op_3 <X> T_5_18.lc_trk_g3_3
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 300)  (269 300)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.input_2_6
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (16 14)  (250 302)  (250 302)  routing T_5_18.sp12_v_t_10 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (261 302)  (261 302)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 302)  (264 302)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 302)  (267 302)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 302)  (268 302)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 302)  (269 302)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (37 14)  (271 302)  (271 302)  LC_7 Logic Functioning bit
 (42 14)  (276 302)  (276 302)  LC_7 Logic Functioning bit
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (19 15)  (253 303)  (253 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 303)  (265 303)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (267 303)  (267 303)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (36 15)  (270 303)  (270 303)  LC_7 Logic Functioning bit
 (37 15)  (271 303)  (271 303)  LC_7 Logic Functioning bit
 (39 15)  (273 303)  (273 303)  LC_7 Logic Functioning bit
 (42 15)  (276 303)  (276 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (11 0)  (299 288)  (299 288)  routing T_6_18.sp4_v_t_43 <X> T_6_18.sp4_v_b_2
 (13 0)  (301 288)  (301 288)  routing T_6_18.sp4_v_t_43 <X> T_6_18.sp4_v_b_2
 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 288)  (321 288)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (37 0)  (325 288)  (325 288)  LC_0 Logic Functioning bit
 (42 0)  (330 288)  (330 288)  LC_0 Logic Functioning bit
 (43 0)  (331 288)  (331 288)  LC_0 Logic Functioning bit
 (8 1)  (296 289)  (296 289)  routing T_6_18.sp4_h_l_36 <X> T_6_18.sp4_v_b_1
 (9 1)  (297 289)  (297 289)  routing T_6_18.sp4_h_l_36 <X> T_6_18.sp4_v_b_1
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 289)  (312 289)  routing T_6_18.top_op_2 <X> T_6_18.lc_trk_g0_2
 (25 1)  (313 289)  (313 289)  routing T_6_18.top_op_2 <X> T_6_18.lc_trk_g0_2
 (28 1)  (316 289)  (316 289)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 289)  (319 289)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 289)  (321 289)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.input_2_0
 (35 1)  (323 289)  (323 289)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (41 1)  (329 289)  (329 289)  LC_0 Logic Functioning bit
 (42 1)  (330 289)  (330 289)  LC_0 Logic Functioning bit
 (15 2)  (303 290)  (303 290)  routing T_6_18.top_op_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (309 290)  (309 290)  routing T_6_18.sp4_v_b_15 <X> T_6_18.lc_trk_g0_7
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 290)  (311 290)  routing T_6_18.sp4_v_b_15 <X> T_6_18.lc_trk_g0_7
 (26 2)  (314 290)  (314 290)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 290)  (318 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 290)  (322 290)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 290)  (323 290)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.input_2_1
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (42 2)  (330 290)  (330 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (51 2)  (339 290)  (339 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (18 3)  (306 291)  (306 291)  routing T_6_18.top_op_5 <X> T_6_18.lc_trk_g0_5
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp4_v_b_15 <X> T_6_18.lc_trk_g0_7
 (28 3)  (316 291)  (316 291)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (15 4)  (303 292)  (303 292)  routing T_6_18.top_op_1 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 292)  (312 292)  routing T_6_18.top_op_3 <X> T_6_18.lc_trk_g1_3
 (26 4)  (314 292)  (314 292)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (40 4)  (328 292)  (328 292)  LC_2 Logic Functioning bit
 (41 4)  (329 292)  (329 292)  LC_2 Logic Functioning bit
 (43 4)  (331 292)  (331 292)  LC_2 Logic Functioning bit
 (50 4)  (338 292)  (338 292)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (296 293)  (296 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (9 5)  (297 293)  (297 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (10 5)  (298 293)  (298 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (18 5)  (306 293)  (306 293)  routing T_6_18.top_op_1 <X> T_6_18.lc_trk_g1_1
 (21 5)  (309 293)  (309 293)  routing T_6_18.top_op_3 <X> T_6_18.lc_trk_g1_3
 (28 5)  (316 293)  (316 293)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (40 5)  (328 293)  (328 293)  LC_2 Logic Functioning bit
 (41 5)  (329 293)  (329 293)  LC_2 Logic Functioning bit
 (42 5)  (330 293)  (330 293)  LC_2 Logic Functioning bit
 (46 5)  (334 293)  (334 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (296 294)  (296 294)  routing T_6_18.sp4_v_t_41 <X> T_6_18.sp4_h_l_41
 (9 6)  (297 294)  (297 294)  routing T_6_18.sp4_v_t_41 <X> T_6_18.sp4_h_l_41
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 294)  (316 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 294)  (318 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (40 6)  (328 294)  (328 294)  LC_3 Logic Functioning bit
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (50 6)  (338 294)  (338 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 295)  (318 295)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (42 7)  (330 295)  (330 295)  LC_3 Logic Functioning bit
 (43 7)  (331 295)  (331 295)  LC_3 Logic Functioning bit
 (8 8)  (296 296)  (296 296)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_h_r_7
 (9 8)  (297 296)  (297 296)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_h_r_7
 (14 8)  (302 296)  (302 296)  routing T_6_18.wire_logic_cluster/lc_0/out <X> T_6_18.lc_trk_g2_0
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 296)  (306 296)  routing T_6_18.wire_logic_cluster/lc_1/out <X> T_6_18.lc_trk_g2_1
 (22 8)  (310 296)  (310 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (312 296)  (312 296)  routing T_6_18.tnr_op_3 <X> T_6_18.lc_trk_g2_3
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 296)  (321 296)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 296)  (323 296)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.input_2_4
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (39 8)  (327 296)  (327 296)  LC_4 Logic Functioning bit
 (41 8)  (329 296)  (329 296)  LC_4 Logic Functioning bit
 (42 8)  (330 296)  (330 296)  LC_4 Logic Functioning bit
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 297)  (310 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 297)  (312 297)  routing T_6_18.tnr_op_2 <X> T_6_18.lc_trk_g2_2
 (26 9)  (314 297)  (314 297)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 297)  (319 297)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 297)  (320 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (321 297)  (321 297)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.input_2_4
 (35 9)  (323 297)  (323 297)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.input_2_4
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (38 9)  (326 297)  (326 297)  LC_4 Logic Functioning bit
 (40 9)  (328 297)  (328 297)  LC_4 Logic Functioning bit
 (43 9)  (331 297)  (331 297)  LC_4 Logic Functioning bit
 (48 9)  (336 297)  (336 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (291 298)  (291 298)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_h_l_22
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (313 298)  (313 298)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g2_6
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.input_2_5
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (52 10)  (340 298)  (340 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (291 299)  (291 299)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_h_l_22
 (15 11)  (303 299)  (303 299)  routing T_6_18.tnr_op_4 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (306 299)  (306 299)  routing T_6_18.sp4_r_v_b_37 <X> T_6_18.lc_trk_g2_5
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (316 299)  (316 299)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (48 11)  (336 299)  (336 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (293 300)  (293 300)  routing T_6_18.sp4_v_b_3 <X> T_6_18.sp4_h_r_9
 (13 12)  (301 300)  (301 300)  routing T_6_18.sp4_h_l_46 <X> T_6_18.sp4_v_b_11
 (25 12)  (313 300)  (313 300)  routing T_6_18.wire_logic_cluster/lc_2/out <X> T_6_18.lc_trk_g3_2
 (28 12)  (316 300)  (316 300)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (39 12)  (327 300)  (327 300)  LC_6 Logic Functioning bit
 (40 12)  (328 300)  (328 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (50 12)  (338 300)  (338 300)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (292 301)  (292 301)  routing T_6_18.sp4_v_b_3 <X> T_6_18.sp4_h_r_9
 (6 13)  (294 301)  (294 301)  routing T_6_18.sp4_v_b_3 <X> T_6_18.sp4_h_r_9
 (12 13)  (300 301)  (300 301)  routing T_6_18.sp4_h_l_46 <X> T_6_18.sp4_v_b_11
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (43 13)  (331 301)  (331 301)  LC_6 Logic Functioning bit
 (53 13)  (341 301)  (341 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (27 14)  (315 302)  (315 302)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (37 14)  (325 302)  (325 302)  LC_7 Logic Functioning bit
 (40 14)  (328 302)  (328 302)  LC_7 Logic Functioning bit
 (41 14)  (329 302)  (329 302)  LC_7 Logic Functioning bit
 (50 14)  (338 302)  (338 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (340 302)  (340 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (302 303)  (302 303)  routing T_6_18.tnl_op_4 <X> T_6_18.lc_trk_g3_4
 (15 15)  (303 303)  (303 303)  routing T_6_18.tnl_op_4 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (38 15)  (326 303)  (326 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (42 15)  (330 303)  (330 303)  LC_7 Logic Functioning bit
 (43 15)  (331 303)  (331 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.top_op_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (360 289)  (360 289)  routing T_7_18.top_op_1 <X> T_7_18.lc_trk_g0_1
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (345 290)  (345 290)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_h_l_23
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (3 3)  (345 291)  (345 291)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_h_l_23
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (376 291)  (376 291)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.input_2_1
 (35 3)  (377 291)  (377 291)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.input_2_1
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (47 3)  (389 291)  (389 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (393 291)  (393 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (363 292)  (363 292)  routing T_7_18.lft_op_3 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.lft_op_3 <X> T_7_18.lc_trk_g1_3
 (25 4)  (367 292)  (367 292)  routing T_7_18.sp4_h_l_7 <X> T_7_18.lc_trk_g1_2
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 293)  (365 293)  routing T_7_18.sp4_h_l_7 <X> T_7_18.lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.sp4_h_l_7 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.sp4_h_l_7 <X> T_7_18.lc_trk_g1_2
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (40 5)  (382 293)  (382 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (42 5)  (384 293)  (384 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (47 5)  (389 293)  (389 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (363 294)  (363 294)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 294)  (366 294)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g1_7
 (25 8)  (367 296)  (367 296)  routing T_7_18.wire_logic_cluster/lc_2/out <X> T_7_18.lc_trk_g2_2
 (22 9)  (364 297)  (364 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 10)  (350 298)  (350 298)  routing T_7_18.sp4_v_t_36 <X> T_7_18.sp4_h_l_42
 (9 10)  (351 298)  (351 298)  routing T_7_18.sp4_v_t_36 <X> T_7_18.sp4_h_l_42
 (10 10)  (352 298)  (352 298)  routing T_7_18.sp4_v_t_36 <X> T_7_18.sp4_h_l_42
 (14 10)  (356 298)  (356 298)  routing T_7_18.sp4_h_r_44 <X> T_7_18.lc_trk_g2_4
 (11 11)  (353 299)  (353 299)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_h_l_45
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_h_r_44 <X> T_7_18.lc_trk_g2_4
 (15 11)  (357 299)  (357 299)  routing T_7_18.sp4_h_r_44 <X> T_7_18.lc_trk_g2_4
 (16 11)  (358 299)  (358 299)  routing T_7_18.sp4_h_r_44 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g3_1
 (0 14)  (342 302)  (342 302)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (369 302)  (369 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 302)  (372 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 303)  (372 303)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (48 15)  (390 303)  (390 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_18

 (5 0)  (401 288)  (401 288)  routing T_8_18.sp4_v_b_0 <X> T_8_18.sp4_h_r_0
 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 288)  (411 288)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g0_1
 (16 0)  (412 288)  (412 288)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g0_1
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (6 1)  (402 289)  (402 289)  routing T_8_18.sp4_v_b_0 <X> T_8_18.sp4_h_r_0
 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 289)  (414 289)  routing T_8_18.sp4_h_r_1 <X> T_8_18.lc_trk_g0_1
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (401 290)  (401 290)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (4 3)  (400 291)  (400 291)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 291)  (410 291)  routing T_8_18.sp4_r_v_b_28 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WCLKE
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (11 5)  (407 293)  (407 293)  routing T_8_18.sp4_h_l_44 <X> T_8_18.sp4_h_r_5
 (13 5)  (409 293)  (409 293)  routing T_8_18.sp4_h_l_44 <X> T_8_18.sp4_h_r_5
 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (12 7)  (408 295)  (408 295)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (435 296)  (435 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 297)  (419 297)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g2_2
 (24 9)  (420 297)  (420 297)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g2_2
 (25 9)  (421 297)  (421 297)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g2_2
 (8 11)  (404 299)  (404 299)  routing T_8_18.sp4_h_r_1 <X> T_8_18.sp4_v_t_42
 (9 11)  (405 299)  (405 299)  routing T_8_18.sp4_h_r_1 <X> T_8_18.sp4_v_t_42
 (10 11)  (406 299)  (406 299)  routing T_8_18.sp4_h_r_1 <X> T_8_18.sp4_v_t_42
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (14 0)  (452 288)  (452 288)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g0_0
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (42 0)  (480 288)  (480 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 289)  (480 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (47 1)  (485 289)  (485 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (447 290)  (447 290)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_h_l_36
 (10 2)  (448 290)  (448 290)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_h_l_36
 (14 2)  (452 290)  (452 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.lc_trk_g0_4
 (16 3)  (454 291)  (454 291)  routing T_9_18.sp4_v_b_4 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (25 4)  (463 292)  (463 292)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 293)  (461 293)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (24 5)  (462 293)  (462 293)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (14 6)  (452 294)  (452 294)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_4
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (48 8)  (486 296)  (486 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp12_v_b_18 <X> T_9_18.lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp12_v_b_18 <X> T_9_18.lc_trk_g2_2
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (471 297)  (471 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_4
 (35 9)  (473 297)  (473 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_4
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp12_v_b_14 <X> T_9_18.lc_trk_g2_6
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (6 13)  (444 301)  (444 301)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_9
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 302)  (468 302)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (41 14)  (479 302)  (479 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp12_v_b_14 <X> T_9_18.lc_trk_g3_6
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (41 15)  (479 303)  (479 303)  LC_7 Logic Functioning bit
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (5 0)  (497 288)  (497 288)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (15 0)  (507 288)  (507 288)  routing T_10_18.top_op_1 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_h_r_10 <X> T_10_18.lc_trk_g0_2
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (4 1)  (496 289)  (496 289)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (6 1)  (498 289)  (498 289)  routing T_10_18.sp4_v_b_6 <X> T_10_18.sp4_h_r_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.top_op_1 <X> T_10_18.lc_trk_g0_1
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_r_10 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_r_10 <X> T_10_18.lc_trk_g0_2
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 289)  (525 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.input_2_0
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.sp4_h_l_9 <X> T_10_18.lc_trk_g0_4
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (505 291)  (505 291)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_l_39
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_h_l_9 <X> T_10_18.lc_trk_g0_4
 (15 3)  (507 291)  (507 291)  routing T_10_18.sp4_h_l_9 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_h_l_9 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (8 5)  (500 293)  (500 293)  routing T_10_18.sp4_h_l_41 <X> T_10_18.sp4_v_b_4
 (9 5)  (501 293)  (501 293)  routing T_10_18.sp4_h_l_41 <X> T_10_18.sp4_v_b_4
 (16 6)  (508 294)  (508 294)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.bot_op_7 <X> T_10_18.lc_trk_g1_7
 (25 6)  (517 294)  (517 294)  routing T_10_18.sp4_v_b_6 <X> T_10_18.lc_trk_g1_6
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (14 7)  (506 295)  (506 295)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g1_4
 (15 7)  (507 295)  (507 295)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (510 295)  (510 295)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g1_5
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_v_b_6 <X> T_10_18.lc_trk_g1_6
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 295)  (527 295)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.input_2_3
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g2_1
 (25 8)  (517 296)  (517 296)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (25 9)  (517 297)  (517 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (3 10)  (495 298)  (495 298)  routing T_10_18.sp12_h_r_1 <X> T_10_18.sp12_h_l_22
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (3 11)  (495 299)  (495 299)  routing T_10_18.sp12_h_r_1 <X> T_10_18.sp12_h_l_22
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (9 12)  (501 300)  (501 300)  routing T_10_18.sp4_h_l_42 <X> T_10_18.sp4_h_r_10
 (10 12)  (502 300)  (502 300)  routing T_10_18.sp4_h_l_42 <X> T_10_18.sp4_h_r_10
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit


LogicTile_11_18

 (3 0)  (549 288)  (549 288)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_b_0
 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (15 0)  (561 288)  (561 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (47 0)  (593 288)  (593 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (549 289)  (549 289)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_b_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.bot_op_6 <X> T_11_18.lc_trk_g0_6
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (47 3)  (593 291)  (593 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (571 292)  (571 292)  routing T_11_18.sp12_h_r_2 <X> T_11_18.lc_trk_g1_2
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.sp12_h_r_2 <X> T_11_18.lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.sp12_h_r_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (561 294)  (561 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g1_5
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g2_1
 (25 8)  (571 296)  (571 296)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g2_2
 (14 9)  (560 297)  (560 297)  routing T_11_18.tnl_op_0 <X> T_11_18.lc_trk_g2_0
 (15 9)  (561 297)  (561 297)  routing T_11_18.tnl_op_0 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (567 298)  (567 298)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g2_6
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (52 11)  (598 299)  (598 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (561 300)  (561 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.tnl_op_3 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g3_2
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (21 13)  (567 301)  (567 301)  routing T_11_18.tnl_op_3 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 301)  (579 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (47 13)  (593 301)  (593 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (567 302)  (567 302)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 302)  (586 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (21 15)  (567 303)  (567 303)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (614 288)  (614 288)  routing T_12_18.sp4_v_b_0 <X> T_12_18.lc_trk_g0_0
 (21 0)  (621 288)  (621 288)  routing T_12_18.sp12_h_r_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.sp12_h_r_3 <X> T_12_18.lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_v_b_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (19 1)  (619 289)  (619 289)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (621 289)  (621 289)  routing T_12_18.sp12_h_r_3 <X> T_12_18.lc_trk_g0_3
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 290)  (608 290)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_h_l_36
 (10 2)  (610 290)  (610 290)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_h_l_36
 (15 2)  (615 290)  (615 290)  routing T_12_18.lft_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.lft_op_5 <X> T_12_18.lc_trk_g0_5
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (5 3)  (605 291)  (605 291)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_t_37
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_r_v_b_28 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (621 291)  (621 291)  routing T_12_18.sp4_r_v_b_31 <X> T_12_18.lc_trk_g0_7
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_1
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (15 4)  (615 292)  (615 292)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.input_2_2
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (18 5)  (618 293)  (618 293)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (3 8)  (603 296)  (603 296)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_b_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (3 9)  (603 297)  (603 297)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_b_1
 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_r_v_b_33 <X> T_12_18.lc_trk_g2_1
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (46 10)  (646 298)  (646 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 298)  (651 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (46 11)  (646 299)  (646 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (653 299)  (653 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (46 13)  (646 301)  (646 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (621 302)  (621 302)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (47 14)  (647 302)  (647 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp12_v_b_12 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.tnr_op_6 <X> T_12_18.lc_trk_g3_6
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (48 15)  (648 303)  (648 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_18

 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_0
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (14 1)  (668 289)  (668 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 290)  (669 290)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g0_5
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_1
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (44 2)  (698 290)  (698 290)  LC_1 Logic Functioning bit
 (14 3)  (668 291)  (668 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 291)  (688 291)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_1
 (35 3)  (689 291)  (689 291)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.input_2_2
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (44 4)  (698 292)  (698 292)  LC_2 Logic Functioning bit
 (15 5)  (669 293)  (669 293)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 294)  (689 294)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (44 6)  (698 294)  (698 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g2_3
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (44 8)  (698 296)  (698 296)  LC_4 Logic Functioning bit
 (21 9)  (675 297)  (675 297)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g2_3
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (15 10)  (669 298)  (669 298)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (44 10)  (698 298)  (698 298)  LC_5 Logic Functioning bit
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g2_5
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_5
 (34 11)  (688 299)  (688 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.tnr_op_3 <X> T_13_18.lc_trk_g3_3
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (44 12)  (698 300)  (698 300)  LC_6 Logic Functioning bit
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.tnr_op_2 <X> T_13_18.lc_trk_g3_2
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_7
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g0_2
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (720 291)  (720 291)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_v_t_39
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_2
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (14 5)  (722 293)  (722 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (15 5)  (723 293)  (723 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp12_h_r_10 <X> T_14_18.lc_trk_g1_2
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_2
 (0 6)  (708 294)  (708 294)  routing T_14_18.glb_netwk_2 <X> T_14_18.glb2local_0
 (1 6)  (709 294)  (709 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g1_4
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (47 7)  (755 295)  (755 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 295)  (756 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (722 296)  (722 296)  routing T_14_18.sp4_v_b_24 <X> T_14_18.lc_trk_g2_0
 (21 8)  (729 296)  (729 296)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_v_b_24 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (14 10)  (722 298)  (722 298)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g2_4
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_6
 (3 14)  (711 302)  (711 302)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (3 15)  (711 303)  (711 303)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (14 15)  (722 303)  (722 303)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (3 2)  (765 290)  (765 290)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (46 2)  (808 290)  (808 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (765 291)  (765 291)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (815 291)  (815 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (15 4)  (777 292)  (777 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g1_1
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp12_h_r_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5


LogicTile_16_18

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 290)  (837 290)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g0_7
 (21 3)  (837 291)  (837 291)  routing T_16_18.sp12_h_l_4 <X> T_16_18.lc_trk_g0_7
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_h_r_6 <X> T_16_18.lc_trk_g0_6
 (6 4)  (822 292)  (822 292)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_b_3
 (21 4)  (837 292)  (837 292)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp4_h_r_11 <X> T_16_18.lc_trk_g1_3
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_h_r_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (9 6)  (825 294)  (825 294)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_41
 (10 6)  (826 294)  (826 294)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_41
 (12 6)  (828 294)  (828 294)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_l_40
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_4
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (868 296)  (868 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_4
 (35 9)  (851 297)  (851 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_4
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (51 9)  (867 297)  (867 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (868 297)  (868 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (3 10)  (819 298)  (819 298)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_h_l_22
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g2_6
 (3 11)  (819 299)  (819 299)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_h_l_22
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g2_6
 (11 12)  (827 300)  (827 300)  routing T_16_18.sp4_h_r_6 <X> T_16_18.sp4_v_b_11
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 302)  (851 302)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_7
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (51 14)  (867 302)  (867 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 303)  (816 303)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (51 15)  (867 303)  (867 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_18

 (16 0)  (890 288)  (890 288)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g0_1
 (25 0)  (899 288)  (899 288)  routing T_17_18.sp4_h_l_7 <X> T_17_18.lc_trk_g0_2
 (10 1)  (884 289)  (884 289)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_v_b_1
 (14 1)  (888 289)  (888 289)  routing T_17_18.sp4_r_v_b_35 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (892 289)  (892 289)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g0_1
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp4_h_l_7 <X> T_17_18.lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.sp4_h_l_7 <X> T_17_18.lc_trk_g0_2
 (25 1)  (899 289)  (899 289)  routing T_17_18.sp4_h_l_7 <X> T_17_18.lc_trk_g0_2
 (3 2)  (877 290)  (877 290)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_h_l_23
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g0_7
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 290)  (914 290)  LC_1 Logic Functioning bit
 (3 3)  (877 291)  (877 291)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_h_l_23
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (15 4)  (889 292)  (889 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (16 4)  (890 292)  (890 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 292)  (892 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (48 4)  (922 292)  (922 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 293)  (899 293)  routing T_17_18.sp4_r_v_b_26 <X> T_17_18.lc_trk_g1_2
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 293)  (907 293)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_2
 (34 5)  (908 293)  (908 293)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (14 6)  (888 294)  (888 294)  routing T_17_18.sp4_v_t_1 <X> T_17_18.lc_trk_g1_4
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (14 7)  (888 295)  (888 295)  routing T_17_18.sp4_v_t_1 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_v_t_1 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (6 8)  (880 296)  (880 296)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_6
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp12_v_t_0 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp12_v_t_0 <X> T_17_18.lc_trk_g2_3
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 296)  (909 296)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_4
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (21 9)  (895 297)  (895 297)  routing T_17_18.sp12_v_t_0 <X> T_17_18.lc_trk_g2_3
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 297)  (909 297)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_4
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (16 10)  (890 298)  (890 298)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (18 11)  (892 299)  (892 299)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (15 12)  (889 300)  (889 300)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g3_1
 (16 12)  (890 300)  (890 300)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp12_v_b_11 <X> T_17_18.lc_trk_g3_3
 (8 13)  (882 301)  (882 301)  routing T_17_18.sp4_h_r_10 <X> T_17_18.sp4_v_b_10
 (19 13)  (893 301)  (893 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g3_7
 (26 14)  (900 302)  (900 302)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 302)  (907 302)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 302)  (914 302)  LC_7 Logic Functioning bit
 (42 14)  (916 302)  (916 302)  LC_7 Logic Functioning bit
 (15 15)  (889 303)  (889 303)  routing T_17_18.tnr_op_4 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (895 303)  (895 303)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g3_7
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (44 0)  (972 288)  (972 288)  LC_0 Logic Functioning bit
 (48 0)  (976 288)  (976 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (49 1)  (977 289)  (977 289)  Carry_In_Mux bit 

 (14 2)  (942 290)  (942 290)  routing T_18_18.bnr_op_4 <X> T_18_18.lc_trk_g0_4
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (44 2)  (972 290)  (972 290)  LC_1 Logic Functioning bit
 (51 2)  (979 290)  (979 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (942 291)  (942 291)  routing T_18_18.bnr_op_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (968 291)  (968 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (43 3)  (971 291)  (971 291)  LC_1 Logic Functioning bit
 (5 4)  (933 292)  (933 292)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_h_r_3
 (15 4)  (943 292)  (943 292)  routing T_18_18.top_op_1 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (44 4)  (972 292)  (972 292)  LC_2 Logic Functioning bit
 (4 5)  (932 293)  (932 293)  routing T_18_18.sp4_h_l_37 <X> T_18_18.sp4_h_r_3
 (18 5)  (946 293)  (946 293)  routing T_18_18.top_op_1 <X> T_18_18.lc_trk_g1_1
 (21 5)  (949 293)  (949 293)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 293)  (968 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (14 6)  (942 294)  (942 294)  routing T_18_18.sp4_v_b_4 <X> T_18_18.lc_trk_g1_4
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (44 6)  (972 294)  (972 294)  LC_3 Logic Functioning bit
 (16 7)  (944 295)  (944 295)  routing T_18_18.sp4_v_b_4 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (44 8)  (972 296)  (972 296)  LC_4 Logic Functioning bit
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 297)  (962 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.input_2_4
 (35 9)  (963 297)  (963 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.input_2_4
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.tnl_op_7 <X> T_18_18.lc_trk_g2_7
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (21 11)  (949 299)  (949 299)  routing T_18_18.tnl_op_7 <X> T_18_18.lc_trk_g2_7
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (9 12)  (937 300)  (937 300)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_10
 (10 12)  (938 300)  (938 300)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_10
 (12 12)  (940 300)  (940 300)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_h_r_11
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (21 14)  (949 302)  (949 302)  routing T_18_18.bnl_op_7 <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (968 302)  (968 302)  LC_7 Logic Functioning bit
 (42 14)  (970 302)  (970 302)  LC_7 Logic Functioning bit
 (52 14)  (980 302)  (980 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (21 15)  (949 303)  (949 303)  routing T_18_18.bnl_op_7 <X> T_18_18.lc_trk_g3_7
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3


LogicTile_19_18

 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.sp4_r_v_b_32 <X> T_19_18.lc_trk_g0_3
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 289)  (1016 289)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (35 1)  (1017 289)  (1017 289)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_0
 (47 1)  (1029 289)  (1029 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (27 2)  (1009 290)  (1009 290)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (9 3)  (991 291)  (991 291)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_v_t_36
 (10 3)  (992 291)  (992 291)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_v_t_36
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (53 3)  (1035 291)  (1035 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (987 292)  (987 292)  routing T_19_18.sp4_v_t_38 <X> T_19_18.sp4_h_r_3
 (25 4)  (1007 292)  (1007 292)  routing T_19_18.bnr_op_2 <X> T_19_18.lc_trk_g1_2
 (26 4)  (1008 292)  (1008 292)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (47 4)  (1029 292)  (1029 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (997 293)  (997 293)  routing T_19_18.sp4_v_t_5 <X> T_19_18.lc_trk_g1_0
 (16 5)  (998 293)  (998 293)  routing T_19_18.sp4_v_t_5 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.bnr_op_2 <X> T_19_18.lc_trk_g1_2
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (19 7)  (1001 295)  (1001 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp4_r_v_b_31 <X> T_19_18.lc_trk_g1_7
 (15 8)  (997 296)  (997 296)  routing T_19_18.tnl_op_1 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (1007 296)  (1007 296)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g2_2
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_r_v_b_32 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.tnl_op_1 <X> T_19_18.lc_trk_g2_1
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g2_2
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (51 10)  (1033 298)  (1033 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (15 12)  (997 300)  (997 300)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g3_1
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1007 300)  (1007 300)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g3_2
 (18 13)  (1000 301)  (1000 301)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g3_1
 (21 13)  (1003 301)  (1003 301)  routing T_19_18.sp4_r_v_b_43 <X> T_19_18.lc_trk_g3_3
 (22 13)  (1004 301)  (1004 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 301)  (1006 301)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g3_2
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_b_37 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.sp4_v_b_37 <X> T_19_18.lc_trk_g3_5
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (52 14)  (1034 302)  (1034 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (1000 303)  (1000 303)  routing T_19_18.sp4_v_b_37 <X> T_19_18.lc_trk_g3_5
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.input_2_7
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (47 15)  (1029 303)  (1029 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_18

 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 288)  (1071 288)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_0
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (39 0)  (1075 288)  (1075 288)  LC_0 Logic Functioning bit
 (46 0)  (1082 288)  (1082 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_0
 (34 1)  (1070 289)  (1070 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.input_2_0
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (38 1)  (1074 289)  (1074 289)  LC_0 Logic Functioning bit
 (4 3)  (1040 291)  (1040 291)  routing T_20_18.sp4_v_b_7 <X> T_20_18.sp4_h_l_37
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (40 4)  (1076 292)  (1076 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (14 5)  (1050 293)  (1050 293)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g1_0
 (15 5)  (1051 293)  (1051 293)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g1_0
 (16 5)  (1052 293)  (1052 293)  routing T_20_18.sp4_h_r_0 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (40 5)  (1076 293)  (1076 293)  LC_2 Logic Functioning bit
 (41 5)  (1077 293)  (1077 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (26 8)  (1062 296)  (1062 296)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 296)  (1071 296)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.input_2_4
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (39 8)  (1075 296)  (1075 296)  LC_4 Logic Functioning bit
 (40 8)  (1076 296)  (1076 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 297)  (1064 297)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1069 297)  (1069 297)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.input_2_4
 (35 9)  (1071 297)  (1071 297)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.input_2_4
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (40 9)  (1076 297)  (1076 297)  LC_4 Logic Functioning bit
 (41 9)  (1077 297)  (1077 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (9 10)  (1045 298)  (1045 298)  routing T_20_18.sp4_v_b_7 <X> T_20_18.sp4_h_l_42
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (50 10)  (1086 298)  (1086 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1040 299)  (1040 299)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_h_l_43
 (6 11)  (1042 299)  (1042 299)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_h_l_43
 (9 11)  (1045 299)  (1045 299)  routing T_20_18.sp4_v_b_7 <X> T_20_18.sp4_v_t_42
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp12_v_b_20 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp12_v_b_20 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.sp4_r_v_b_39 <X> T_20_18.lc_trk_g2_7
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (48 11)  (1084 299)  (1084 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 301)  (1061 301)  routing T_20_18.sp4_r_v_b_42 <X> T_20_18.lc_trk_g3_2
 (9 14)  (1045 302)  (1045 302)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_h_l_47
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7


LogicTile_21_18

 (16 0)  (1106 288)  (1106 288)  routing T_21_18.sp4_v_b_9 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1108 288)  (1108 288)  routing T_21_18.sp4_v_b_9 <X> T_21_18.lc_trk_g0_1
 (15 1)  (1105 289)  (1105 289)  routing T_21_18.sp4_v_t_5 <X> T_21_18.lc_trk_g0_0
 (16 1)  (1106 289)  (1106 289)  routing T_21_18.sp4_v_t_5 <X> T_21_18.lc_trk_g0_0
 (17 1)  (1107 289)  (1107 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1108 289)  (1108 289)  routing T_21_18.sp4_v_b_9 <X> T_21_18.lc_trk_g0_1
 (8 2)  (1098 290)  (1098 290)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_l_36
 (9 2)  (1099 290)  (1099 290)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_l_36
 (11 2)  (1101 290)  (1101 290)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_39
 (13 2)  (1103 290)  (1103 290)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_39
 (25 2)  (1115 290)  (1115 290)  routing T_21_18.sp4_v_b_6 <X> T_21_18.lc_trk_g0_6
 (26 2)  (1116 290)  (1116 290)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 290)  (1121 290)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (38 2)  (1128 290)  (1128 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp4_v_b_6 <X> T_21_18.lc_trk_g0_6
 (26 3)  (1116 291)  (1116 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 291)  (1117 291)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (40 4)  (1130 292)  (1130 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (42 4)  (1132 292)  (1132 292)  LC_2 Logic Functioning bit
 (50 4)  (1140 292)  (1140 292)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (39 5)  (1129 293)  (1129 293)  LC_2 Logic Functioning bit
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (43 5)  (1133 293)  (1133 293)  LC_2 Logic Functioning bit
 (11 6)  (1101 294)  (1101 294)  routing T_21_18.sp4_v_b_9 <X> T_21_18.sp4_v_t_40
 (13 6)  (1103 294)  (1103 294)  routing T_21_18.sp4_v_b_9 <X> T_21_18.sp4_v_t_40
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 295)  (1114 295)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g1_6
 (25 7)  (1115 295)  (1115 295)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g1_6
 (11 10)  (1101 298)  (1101 298)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_v_t_45
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (12 11)  (1102 299)  (1102 299)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_v_t_45
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (4 14)  (1094 302)  (1094 302)  routing T_21_18.sp4_v_b_9 <X> T_21_18.sp4_v_t_44
 (5 14)  (1095 302)  (1095 302)  routing T_21_18.sp4_v_b_9 <X> T_21_18.sp4_h_l_44
 (10 14)  (1100 302)  (1100 302)  routing T_21_18.sp4_v_b_5 <X> T_21_18.sp4_h_l_47


LogicTile_22_18

 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 288)  (1175 288)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 288)  (1178 288)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 288)  (1179 288)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.input_2_0
 (40 0)  (1184 288)  (1184 288)  LC_0 Logic Functioning bit
 (14 1)  (1158 289)  (1158 289)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g0_0
 (15 1)  (1159 289)  (1159 289)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g0_0
 (16 1)  (1160 289)  (1160 289)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (52 1)  (1196 289)  (1196 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1160 290)  (1160 290)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g0_5
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 290)  (1175 290)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (50 2)  (1194 290)  (1194 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1158 291)  (1158 291)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g0_4
 (15 3)  (1159 291)  (1159 291)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g0_4
 (16 3)  (1160 291)  (1160 291)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1162 291)  (1162 291)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g0_5
 (30 3)  (1174 291)  (1174 291)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (47 3)  (1191 291)  (1191 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1192 291)  (1192 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (19 4)  (1163 292)  (1163 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1170 294)  (1170 294)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 294)  (1172 294)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 294)  (1177 294)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 294)  (1184 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (5 7)  (1149 295)  (1149 295)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_t_38
 (15 7)  (1159 295)  (1159 295)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (16 7)  (1160 295)  (1160 295)  routing T_22_18.sp4_h_l_1 <X> T_22_18.lc_trk_g1_4
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (1162 295)  (1162 295)  routing T_22_18.sp4_r_v_b_29 <X> T_22_18.lc_trk_g1_5
 (21 7)  (1165 295)  (1165 295)  routing T_22_18.sp4_r_v_b_31 <X> T_22_18.lc_trk_g1_7
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (43 7)  (1187 295)  (1187 295)  LC_3 Logic Functioning bit
 (8 8)  (1152 296)  (1152 296)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_h_r_7
 (10 8)  (1154 296)  (1154 296)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_h_r_7
 (26 8)  (1170 296)  (1170 296)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (40 8)  (1184 296)  (1184 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (46 8)  (1190 296)  (1190 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1192 296)  (1192 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1194 296)  (1194 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1148 297)  (1148 297)  routing T_22_18.sp4_h_l_47 <X> T_22_18.sp4_h_r_6
 (6 9)  (1150 297)  (1150 297)  routing T_22_18.sp4_h_l_47 <X> T_22_18.sp4_h_r_6
 (27 9)  (1171 297)  (1171 297)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (40 9)  (1184 297)  (1184 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (42 9)  (1186 297)  (1186 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (44 9)  (1188 297)  (1188 297)  LC_4 Logic Functioning bit
 (53 9)  (1197 297)  (1197 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1158 298)  (1158 298)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g2_4
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (3 11)  (1147 299)  (1147 299)  routing T_22_18.sp12_v_b_1 <X> T_22_18.sp12_h_l_22
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (1162 299)  (1162 299)  routing T_22_18.sp4_h_l_16 <X> T_22_18.lc_trk_g2_5
 (4 12)  (1148 300)  (1148 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (6 12)  (1150 300)  (1150 300)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (9 12)  (1153 300)  (1153 300)  routing T_22_18.sp4_v_t_47 <X> T_22_18.sp4_h_r_10
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.sp4_h_r_40 <X> T_22_18.lc_trk_g3_0
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 300)  (1162 300)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g3_1
 (5 13)  (1149 301)  (1149 301)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_b_9
 (14 13)  (1158 301)  (1158 301)  routing T_22_18.sp4_h_r_40 <X> T_22_18.lc_trk_g3_0
 (15 13)  (1159 301)  (1159 301)  routing T_22_18.sp4_h_r_40 <X> T_22_18.lc_trk_g3_0
 (16 13)  (1160 301)  (1160 301)  routing T_22_18.sp4_h_r_40 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (1145 302)  (1145 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (1160 302)  (1160 302)  routing T_22_18.sp12_v_t_10 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (1169 302)  (1169 302)  routing T_22_18.sp4_h_r_38 <X> T_22_18.lc_trk_g3_6
 (0 15)  (1144 303)  (1144 303)  routing T_22_18.glb_netwk_2 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 303)  (1166 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1167 303)  (1167 303)  routing T_22_18.sp4_h_r_38 <X> T_22_18.lc_trk_g3_6
 (24 15)  (1168 303)  (1168 303)  routing T_22_18.sp4_h_r_38 <X> T_22_18.lc_trk_g3_6


LogicTile_23_18

 (25 0)  (1223 288)  (1223 288)  routing T_23_18.bnr_op_2 <X> T_23_18.lc_trk_g0_2
 (27 0)  (1225 288)  (1225 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (41 0)  (1239 288)  (1239 288)  LC_0 Logic Functioning bit
 (42 0)  (1240 288)  (1240 288)  LC_0 Logic Functioning bit
 (44 0)  (1242 288)  (1242 288)  LC_0 Logic Functioning bit
 (22 1)  (1220 289)  (1220 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1223 289)  (1223 289)  routing T_23_18.bnr_op_2 <X> T_23_18.lc_trk_g0_2
 (32 1)  (1230 289)  (1230 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 289)  (1233 289)  routing T_23_18.lc_trk_g0_2 <X> T_23_18.input_2_0
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (42 1)  (1240 289)  (1240 289)  LC_0 Logic Functioning bit
 (49 1)  (1247 289)  (1247 289)  Carry_In_Mux bit 

 (3 2)  (1201 290)  (1201 290)  routing T_23_18.sp12_h_r_0 <X> T_23_18.sp12_h_l_23
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.bnr_op_4 <X> T_23_18.lc_trk_g0_4
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 290)  (1228 290)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (42 2)  (1240 290)  (1240 290)  LC_1 Logic Functioning bit
 (44 2)  (1242 290)  (1242 290)  LC_1 Logic Functioning bit
 (3 3)  (1201 291)  (1201 291)  routing T_23_18.sp12_h_r_0 <X> T_23_18.sp12_h_l_23
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.bnr_op_4 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (1230 291)  (1230 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 291)  (1231 291)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_1
 (34 3)  (1232 291)  (1232 291)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_1
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (41 3)  (1239 291)  (1239 291)  LC_1 Logic Functioning bit
 (42 3)  (1240 291)  (1240 291)  LC_1 Logic Functioning bit
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 292)  (1226 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (37 4)  (1235 292)  (1235 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (39 4)  (1237 292)  (1237 292)  LC_2 Logic Functioning bit
 (44 4)  (1242 292)  (1242 292)  LC_2 Logic Functioning bit
 (32 5)  (1230 293)  (1230 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1231 293)  (1231 293)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_2
 (34 5)  (1232 293)  (1232 293)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_2
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (38 5)  (1236 293)  (1236 293)  LC_2 Logic Functioning bit
 (39 5)  (1237 293)  (1237 293)  LC_2 Logic Functioning bit
 (19 6)  (1217 294)  (1217 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (42 6)  (1240 294)  (1240 294)  LC_3 Logic Functioning bit
 (44 6)  (1242 294)  (1242 294)  LC_3 Logic Functioning bit
 (32 7)  (1230 295)  (1230 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1231 295)  (1231 295)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_3
 (34 7)  (1232 295)  (1232 295)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (41 7)  (1239 295)  (1239 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (3 8)  (1201 296)  (1201 296)  routing T_23_18.sp12_v_t_22 <X> T_23_18.sp12_v_b_1
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.rgt_op_0 <X> T_23_18.lc_trk_g2_0
 (25 8)  (1223 296)  (1223 296)  routing T_23_18.rgt_op_2 <X> T_23_18.lc_trk_g2_2
 (27 8)  (1225 296)  (1225 296)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (39 8)  (1237 296)  (1237 296)  LC_4 Logic Functioning bit
 (41 8)  (1239 296)  (1239 296)  LC_4 Logic Functioning bit
 (42 8)  (1240 296)  (1240 296)  LC_4 Logic Functioning bit
 (44 8)  (1242 296)  (1242 296)  LC_4 Logic Functioning bit
 (15 9)  (1213 297)  (1213 297)  routing T_23_18.rgt_op_0 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 297)  (1222 297)  routing T_23_18.rgt_op_2 <X> T_23_18.lc_trk_g2_2
 (32 9)  (1230 297)  (1230 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1231 297)  (1231 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.input_2_4
 (35 9)  (1233 297)  (1233 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.input_2_4
 (36 9)  (1234 297)  (1234 297)  LC_4 Logic Functioning bit
 (39 9)  (1237 297)  (1237 297)  LC_4 Logic Functioning bit
 (41 9)  (1239 297)  (1239 297)  LC_4 Logic Functioning bit
 (42 9)  (1240 297)  (1240 297)  LC_4 Logic Functioning bit
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.rgt_op_4 <X> T_23_18.lc_trk_g2_4
 (25 10)  (1223 298)  (1223 298)  routing T_23_18.rgt_op_6 <X> T_23_18.lc_trk_g2_6
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 298)  (1226 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (44 10)  (1242 298)  (1242 298)  LC_5 Logic Functioning bit
 (15 11)  (1213 299)  (1213 299)  routing T_23_18.rgt_op_4 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 299)  (1222 299)  routing T_23_18.rgt_op_6 <X> T_23_18.lc_trk_g2_6
 (30 11)  (1228 299)  (1228 299)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1231 299)  (1231 299)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_5
 (34 11)  (1232 299)  (1232 299)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.input_2_5
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (37 11)  (1235 299)  (1235 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (14 12)  (1212 300)  (1212 300)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g3_0
 (15 12)  (1213 300)  (1213 300)  routing T_23_18.tnr_op_1 <X> T_23_18.lc_trk_g3_1
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 300)  (1226 300)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 300)  (1233 300)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.input_2_6
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (42 12)  (1240 300)  (1240 300)  LC_6 Logic Functioning bit
 (44 12)  (1242 300)  (1242 300)  LC_6 Logic Functioning bit
 (16 13)  (1214 301)  (1214 301)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (32 13)  (1230 301)  (1230 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1231 301)  (1231 301)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.input_2_6
 (36 13)  (1234 301)  (1234 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (42 13)  (1240 301)  (1240 301)  LC_6 Logic Functioning bit
 (11 14)  (1209 302)  (1209 302)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_v_t_46
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1222 302)  (1222 302)  routing T_23_18.tnr_op_7 <X> T_23_18.lc_trk_g3_7
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 302)  (1228 302)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 302)  (1234 302)  LC_7 Logic Functioning bit
 (38 14)  (1236 302)  (1236 302)  LC_7 Logic Functioning bit
 (40 14)  (1238 302)  (1238 302)  LC_7 Logic Functioning bit
 (42 14)  (1240 302)  (1240 302)  LC_7 Logic Functioning bit
 (12 15)  (1210 303)  (1210 303)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_v_t_46
 (30 15)  (1228 303)  (1228 303)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (38 15)  (1236 303)  (1236 303)  LC_7 Logic Functioning bit
 (40 15)  (1238 303)  (1238 303)  LC_7 Logic Functioning bit
 (42 15)  (1240 303)  (1240 303)  LC_7 Logic Functioning bit


LogicTile_24_18

 (14 0)  (1266 288)  (1266 288)  routing T_24_18.wire_logic_cluster/lc_0/out <X> T_24_18.lc_trk_g0_0
 (25 0)  (1277 288)  (1277 288)  routing T_24_18.sp4_v_b_2 <X> T_24_18.lc_trk_g0_2
 (28 0)  (1280 288)  (1280 288)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 288)  (1282 288)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 288)  (1285 288)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (42 0)  (1294 288)  (1294 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (45 0)  (1297 288)  (1297 288)  LC_0 Logic Functioning bit
 (17 1)  (1269 289)  (1269 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 289)  (1274 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1275 289)  (1275 289)  routing T_24_18.sp4_v_b_2 <X> T_24_18.lc_trk_g0_2
 (28 1)  (1280 289)  (1280 289)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 289)  (1282 289)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 289)  (1284 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1286 289)  (1286 289)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.input_2_0
 (35 1)  (1287 289)  (1287 289)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.input_2_0
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (42 1)  (1294 289)  (1294 289)  LC_0 Logic Functioning bit
 (43 1)  (1295 289)  (1295 289)  LC_0 Logic Functioning bit
 (51 1)  (1303 289)  (1303 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 290)  (1253 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1273 290)  (1273 290)  routing T_24_18.lft_op_7 <X> T_24_18.lc_trk_g0_7
 (22 2)  (1274 290)  (1274 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1276 290)  (1276 290)  routing T_24_18.lft_op_7 <X> T_24_18.lc_trk_g0_7
 (26 2)  (1278 290)  (1278 290)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 290)  (1280 290)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 290)  (1281 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 290)  (1283 290)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 290)  (1284 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 290)  (1288 290)  LC_1 Logic Functioning bit
 (38 2)  (1290 290)  (1290 290)  LC_1 Logic Functioning bit
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (43 2)  (1295 290)  (1295 290)  LC_1 Logic Functioning bit
 (14 3)  (1266 291)  (1266 291)  routing T_24_18.top_op_4 <X> T_24_18.lc_trk_g0_4
 (15 3)  (1267 291)  (1267 291)  routing T_24_18.top_op_4 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (1280 291)  (1280 291)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 291)  (1282 291)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (1289 291)  (1289 291)  LC_1 Logic Functioning bit
 (39 3)  (1291 291)  (1291 291)  LC_1 Logic Functioning bit
 (41 3)  (1293 291)  (1293 291)  LC_1 Logic Functioning bit
 (43 3)  (1295 291)  (1295 291)  LC_1 Logic Functioning bit
 (1 4)  (1253 292)  (1253 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1273 292)  (1273 292)  routing T_24_18.lft_op_3 <X> T_24_18.lc_trk_g1_3
 (22 4)  (1274 292)  (1274 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1276 292)  (1276 292)  routing T_24_18.lft_op_3 <X> T_24_18.lc_trk_g1_3
 (27 4)  (1279 292)  (1279 292)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 292)  (1282 292)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 292)  (1284 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 292)  (1285 292)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 292)  (1286 292)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 292)  (1289 292)  LC_2 Logic Functioning bit
 (41 4)  (1293 292)  (1293 292)  LC_2 Logic Functioning bit
 (43 4)  (1295 292)  (1295 292)  LC_2 Logic Functioning bit
 (45 4)  (1297 292)  (1297 292)  LC_2 Logic Functioning bit
 (50 4)  (1302 292)  (1302 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1253 293)  (1253 293)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.wire_logic_cluster/lc_7/cen
 (28 5)  (1280 293)  (1280 293)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 293)  (1281 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 293)  (1288 293)  LC_2 Logic Functioning bit
 (41 5)  (1293 293)  (1293 293)  LC_2 Logic Functioning bit
 (43 5)  (1295 293)  (1295 293)  LC_2 Logic Functioning bit
 (47 5)  (1299 293)  (1299 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1264 294)  (1264 294)  routing T_24_18.sp4_v_t_46 <X> T_24_18.sp4_h_l_40
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.lft_op_4 <X> T_24_18.lc_trk_g1_4
 (25 6)  (1277 294)  (1277 294)  routing T_24_18.lft_op_6 <X> T_24_18.lc_trk_g1_6
 (28 6)  (1280 294)  (1280 294)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 294)  (1281 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 294)  (1282 294)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 294)  (1283 294)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 294)  (1288 294)  LC_3 Logic Functioning bit
 (38 6)  (1290 294)  (1290 294)  LC_3 Logic Functioning bit
 (41 6)  (1293 294)  (1293 294)  LC_3 Logic Functioning bit
 (43 6)  (1295 294)  (1295 294)  LC_3 Logic Functioning bit
 (11 7)  (1263 295)  (1263 295)  routing T_24_18.sp4_v_t_46 <X> T_24_18.sp4_h_l_40
 (13 7)  (1265 295)  (1265 295)  routing T_24_18.sp4_v_t_46 <X> T_24_18.sp4_h_l_40
 (15 7)  (1267 295)  (1267 295)  routing T_24_18.lft_op_4 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1274 295)  (1274 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1276 295)  (1276 295)  routing T_24_18.lft_op_6 <X> T_24_18.lc_trk_g1_6
 (26 7)  (1278 295)  (1278 295)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 295)  (1280 295)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 295)  (1289 295)  LC_3 Logic Functioning bit
 (39 7)  (1291 295)  (1291 295)  LC_3 Logic Functioning bit
 (41 7)  (1293 295)  (1293 295)  LC_3 Logic Functioning bit
 (43 7)  (1295 295)  (1295 295)  LC_3 Logic Functioning bit
 (22 8)  (1274 296)  (1274 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1275 296)  (1275 296)  routing T_24_18.sp12_v_b_11 <X> T_24_18.lc_trk_g2_3
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.wire_logic_cluster/lc_2/out <X> T_24_18.lc_trk_g2_2
 (27 8)  (1279 296)  (1279 296)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 296)  (1282 296)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 296)  (1285 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 296)  (1286 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 296)  (1289 296)  LC_4 Logic Functioning bit
 (41 8)  (1293 296)  (1293 296)  LC_4 Logic Functioning bit
 (43 8)  (1295 296)  (1295 296)  LC_4 Logic Functioning bit
 (45 8)  (1297 296)  (1297 296)  LC_4 Logic Functioning bit
 (46 8)  (1298 296)  (1298 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1302 296)  (1302 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1267 297)  (1267 297)  routing T_24_18.sp4_v_t_29 <X> T_24_18.lc_trk_g2_0
 (16 9)  (1268 297)  (1268 297)  routing T_24_18.sp4_v_t_29 <X> T_24_18.lc_trk_g2_0
 (17 9)  (1269 297)  (1269 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1280 297)  (1280 297)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 297)  (1282 297)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 297)  (1288 297)  LC_4 Logic Functioning bit
 (41 9)  (1293 297)  (1293 297)  LC_4 Logic Functioning bit
 (43 9)  (1295 297)  (1295 297)  LC_4 Logic Functioning bit
 (3 10)  (1255 298)  (1255 298)  routing T_24_18.sp12_h_r_1 <X> T_24_18.sp12_h_l_22
 (14 10)  (1266 298)  (1266 298)  routing T_24_18.wire_logic_cluster/lc_4/out <X> T_24_18.lc_trk_g2_4
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1273 298)  (1273 298)  routing T_24_18.wire_logic_cluster/lc_7/out <X> T_24_18.lc_trk_g2_7
 (22 10)  (1274 298)  (1274 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1277 298)  (1277 298)  routing T_24_18.wire_logic_cluster/lc_6/out <X> T_24_18.lc_trk_g2_6
 (26 10)  (1278 298)  (1278 298)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 298)  (1280 298)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 298)  (1282 298)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 298)  (1283 298)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (38 10)  (1290 298)  (1290 298)  LC_5 Logic Functioning bit
 (41 10)  (1293 298)  (1293 298)  LC_5 Logic Functioning bit
 (43 10)  (1295 298)  (1295 298)  LC_5 Logic Functioning bit
 (3 11)  (1255 299)  (1255 299)  routing T_24_18.sp12_h_r_1 <X> T_24_18.sp12_h_l_22
 (17 11)  (1269 299)  (1269 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1274 299)  (1274 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1278 299)  (1278 299)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 299)  (1279 299)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 299)  (1280 299)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 299)  (1282 299)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (1289 299)  (1289 299)  LC_5 Logic Functioning bit
 (39 11)  (1291 299)  (1291 299)  LC_5 Logic Functioning bit
 (41 11)  (1293 299)  (1293 299)  LC_5 Logic Functioning bit
 (43 11)  (1295 299)  (1295 299)  LC_5 Logic Functioning bit
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 300)  (1282 300)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 300)  (1285 300)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 300)  (1286 300)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1289 300)  (1289 300)  LC_6 Logic Functioning bit
 (41 12)  (1293 300)  (1293 300)  LC_6 Logic Functioning bit
 (43 12)  (1295 300)  (1295 300)  LC_6 Logic Functioning bit
 (45 12)  (1297 300)  (1297 300)  LC_6 Logic Functioning bit
 (46 12)  (1298 300)  (1298 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1302 300)  (1302 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1269 301)  (1269 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1274 301)  (1274 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (1280 301)  (1280 301)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 301)  (1281 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 301)  (1282 301)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (41 13)  (1293 301)  (1293 301)  LC_6 Logic Functioning bit
 (43 13)  (1295 301)  (1295 301)  LC_6 Logic Functioning bit
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 302)  (1283 302)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 302)  (1288 302)  LC_7 Logic Functioning bit
 (38 14)  (1290 302)  (1290 302)  LC_7 Logic Functioning bit
 (41 14)  (1293 302)  (1293 302)  LC_7 Logic Functioning bit
 (43 14)  (1295 302)  (1295 302)  LC_7 Logic Functioning bit
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 303)  (1277 303)  routing T_24_18.sp4_r_v_b_46 <X> T_24_18.lc_trk_g3_6
 (26 15)  (1278 303)  (1278 303)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 303)  (1279 303)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 303)  (1280 303)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit
 (41 15)  (1293 303)  (1293 303)  LC_7 Logic Functioning bit
 (43 15)  (1295 303)  (1295 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (22 0)  (1328 288)  (1328 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 288)  (1329 288)  routing T_25_18.sp4_v_b_19 <X> T_25_18.lc_trk_g0_3
 (24 0)  (1330 288)  (1330 288)  routing T_25_18.sp4_v_b_19 <X> T_25_18.lc_trk_g0_3
 (26 0)  (1332 288)  (1332 288)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_0
 (28 1)  (1334 289)  (1334 289)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (1320 290)  (1320 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (22 2)  (1328 290)  (1328 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 290)  (1329 290)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g0_7
 (24 2)  (1330 290)  (1330 290)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g0_7
 (26 2)  (1332 290)  (1332 290)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.input0_1
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 291)  (1327 291)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g0_7
 (26 3)  (1332 291)  (1332 291)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.input0_1
 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (1332 292)  (1332 292)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (13 5)  (1319 293)  (1319 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_r_5
 (26 5)  (1332 293)  (1332 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (28 5)  (1334 293)  (1334 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (15 6)  (1321 294)  (1321 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (19 6)  (1325 294)  (1325 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (26 7)  (1332 295)  (1332 295)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input0_3
 (27 7)  (1333 295)  (1333 295)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input0_3
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g3_2 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (10 8)  (1316 296)  (1316 296)  routing T_25_18.sp4_v_t_39 <X> T_25_18.sp4_h_r_7
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_v_b_25 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 296)  (1324 296)  routing T_25_18.sp4_v_b_25 <X> T_25_18.lc_trk_g2_1
 (26 8)  (1332 296)  (1332 296)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_4
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (39 8)  (1345 296)  (1345 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (27 9)  (1333 297)  (1333 297)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (38 9)  (1344 297)  (1344 297)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (21 10)  (1327 298)  (1327 298)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g2_7
 (22 10)  (1328 298)  (1328 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 298)  (1329 298)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g2_7
 (25 10)  (1331 298)  (1331 298)  routing T_25_18.sp4_v_b_38 <X> T_25_18.lc_trk_g2_6
 (27 10)  (1333 298)  (1333 298)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WDATA_2
 (28 10)  (1334 298)  (1334 298)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WDATA_2
 (29 10)  (1335 298)  (1335 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (1336 298)  (1336 298)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WDATA_2
 (37 10)  (1343 298)  (1343 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (8 11)  (1314 299)  (1314 299)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_42
 (10 11)  (1316 299)  (1316 299)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_42
 (14 11)  (1320 299)  (1320 299)  routing T_25_18.sp4_r_v_b_36 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1327 299)  (1327 299)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g2_7
 (22 11)  (1328 299)  (1328 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1329 299)  (1329 299)  routing T_25_18.sp4_v_b_38 <X> T_25_18.lc_trk_g2_6
 (25 11)  (1331 299)  (1331 299)  routing T_25_18.sp4_v_b_38 <X> T_25_18.lc_trk_g2_6
 (26 11)  (1332 299)  (1332 299)  routing T_25_18.lc_trk_g0_3 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (38 11)  (1344 299)  (1344 299)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (15 12)  (1321 300)  (1321 300)  routing T_25_18.sp4_v_b_41 <X> T_25_18.lc_trk_g3_1
 (16 12)  (1322 300)  (1322 300)  routing T_25_18.sp4_v_b_41 <X> T_25_18.lc_trk_g3_1
 (17 12)  (1323 300)  (1323 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (21 12)  (1327 300)  (1327 300)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g3_3
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 300)  (1329 300)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g3_3
 (24 12)  (1330 300)  (1330 300)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g3_3
 (25 12)  (1331 300)  (1331 300)  routing T_25_18.sp4_h_r_42 <X> T_25_18.lc_trk_g3_2
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.input0_6
 (28 12)  (1334 300)  (1334 300)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 300)  (1336 300)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.wire_bram/ram/WDATA_1
 (37 12)  (1343 300)  (1343 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g3_3
 (22 13)  (1328 301)  (1328 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 301)  (1329 301)  routing T_25_18.sp4_h_r_42 <X> T_25_18.lc_trk_g3_2
 (24 13)  (1330 301)  (1330 301)  routing T_25_18.sp4_h_r_42 <X> T_25_18.lc_trk_g3_2
 (25 13)  (1331 301)  (1331 301)  routing T_25_18.sp4_h_r_42 <X> T_25_18.lc_trk_g3_2
 (26 13)  (1332 301)  (1332 301)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.input0_6
 (28 13)  (1334 301)  (1334 301)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (1336 301)  (1336 301)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.wire_bram/ram/WDATA_1
 (38 13)  (1344 301)  (1344 301)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (1321 302)  (1321 302)  routing T_25_18.sp4_v_b_45 <X> T_25_18.lc_trk_g3_5
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_v_b_45 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (1327 302)  (1327 302)  routing T_25_18.sp4_h_r_47 <X> T_25_18.lc_trk_g3_7
 (22 14)  (1328 302)  (1328 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 302)  (1329 302)  routing T_25_18.sp4_h_r_47 <X> T_25_18.lc_trk_g3_7
 (24 14)  (1330 302)  (1330 302)  routing T_25_18.sp4_h_r_47 <X> T_25_18.lc_trk_g3_7
 (27 14)  (1333 302)  (1333 302)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.wire_bram/ram/WDATA_0
 (28 14)  (1334 302)  (1334 302)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.wire_bram/ram/WDATA_0
 (29 14)  (1335 302)  (1335 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_0
 (38 14)  (1344 302)  (1344 302)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WE
 (21 15)  (1327 303)  (1327 303)  routing T_25_18.sp4_h_r_47 <X> T_25_18.lc_trk_g3_7
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 303)  (1331 303)  routing T_25_18.sp4_r_v_b_46 <X> T_25_18.lc_trk_g3_6
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (38 15)  (1344 303)  (1344 303)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_26_18

 (3 1)  (1351 289)  (1351 289)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_b_0


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (5 2)  (12 274)  (12 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 274)  (9 274)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (8 3)  (9 275)  (9 275)  routing T_0_17.span12_horz_3 <X> T_0_17.lc_trk_g0_3
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (4 4)  (13 276)  (13 276)  routing T_0_17.span12_horz_4 <X> T_0_17.lc_trk_g0_4
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (4 5)  (13 277)  (13 277)  routing T_0_17.span12_horz_4 <X> T_0_17.lc_trk_g0_4
 (5 5)  (12 277)  (12 277)  routing T_0_17.span12_horz_4 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_2_17

 (0 2)  (72 274)  (72 274)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (1 2)  (73 274)  (73 274)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (103 274)  (103 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 274)  (104 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 274)  (105 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 274)  (106 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 274)  (108 274)  LC_1 Logic Functioning bit
 (37 2)  (109 274)  (109 274)  LC_1 Logic Functioning bit
 (38 2)  (110 274)  (110 274)  LC_1 Logic Functioning bit
 (39 2)  (111 274)  (111 274)  LC_1 Logic Functioning bit
 (45 2)  (117 274)  (117 274)  LC_1 Logic Functioning bit
 (31 3)  (103 275)  (103 275)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 275)  (108 275)  LC_1 Logic Functioning bit
 (37 3)  (109 275)  (109 275)  LC_1 Logic Functioning bit
 (38 3)  (110 275)  (110 275)  LC_1 Logic Functioning bit
 (39 3)  (111 275)  (111 275)  LC_1 Logic Functioning bit
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 278)  (105 278)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 278)  (106 278)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 278)  (108 278)  LC_3 Logic Functioning bit
 (37 6)  (109 278)  (109 278)  LC_3 Logic Functioning bit
 (38 6)  (110 278)  (110 278)  LC_3 Logic Functioning bit
 (39 6)  (111 278)  (111 278)  LC_3 Logic Functioning bit
 (45 6)  (117 278)  (117 278)  LC_3 Logic Functioning bit
 (47 6)  (119 278)  (119 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (37 7)  (109 279)  (109 279)  LC_3 Logic Functioning bit
 (38 7)  (110 279)  (110 279)  LC_3 Logic Functioning bit
 (39 7)  (111 279)  (111 279)  LC_3 Logic Functioning bit
 (17 12)  (89 284)  (89 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 284)  (90 284)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g3_1
 (22 14)  (94 286)  (94 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (95 286)  (95 286)  routing T_2_17.sp4_v_b_47 <X> T_2_17.lc_trk_g3_7
 (24 14)  (96 286)  (96 286)  routing T_2_17.sp4_v_b_47 <X> T_2_17.lc_trk_g3_7


LogicTile_4_17

 (14 2)  (194 274)  (194 274)  routing T_4_17.sp4_h_l_1 <X> T_4_17.lc_trk_g0_4
 (27 2)  (207 274)  (207 274)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 274)  (209 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 274)  (210 274)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 274)  (213 274)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 274)  (214 274)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 274)  (215 274)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.input_2_1
 (39 2)  (219 274)  (219 274)  LC_1 Logic Functioning bit
 (40 2)  (220 274)  (220 274)  LC_1 Logic Functioning bit
 (15 3)  (195 275)  (195 275)  routing T_4_17.sp4_h_l_1 <X> T_4_17.lc_trk_g0_4
 (16 3)  (196 275)  (196 275)  routing T_4_17.sp4_h_l_1 <X> T_4_17.lc_trk_g0_4
 (17 3)  (197 275)  (197 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (206 275)  (206 275)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 275)  (207 275)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 275)  (208 275)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 275)  (209 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 275)  (211 275)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 275)  (212 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (213 275)  (213 275)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.input_2_1
 (36 3)  (216 275)  (216 275)  LC_1 Logic Functioning bit
 (38 3)  (218 275)  (218 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (41 3)  (221 275)  (221 275)  LC_1 Logic Functioning bit
 (42 3)  (222 275)  (222 275)  LC_1 Logic Functioning bit
 (26 4)  (206 276)  (206 276)  routing T_4_17.lc_trk_g0_4 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 276)  (214 276)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 276)  (216 276)  LC_2 Logic Functioning bit
 (38 4)  (218 276)  (218 276)  LC_2 Logic Functioning bit
 (47 4)  (227 276)  (227 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (195 277)  (195 277)  routing T_4_17.sp4_v_t_5 <X> T_4_17.lc_trk_g1_0
 (16 5)  (196 277)  (196 277)  routing T_4_17.sp4_v_t_5 <X> T_4_17.lc_trk_g1_0
 (17 5)  (197 277)  (197 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (209 277)  (209 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (217 277)  (217 277)  LC_2 Logic Functioning bit
 (39 5)  (219 277)  (219 277)  LC_2 Logic Functioning bit
 (15 6)  (195 278)  (195 278)  routing T_4_17.sp4_v_b_21 <X> T_4_17.lc_trk_g1_5
 (16 6)  (196 278)  (196 278)  routing T_4_17.sp4_v_b_21 <X> T_4_17.lc_trk_g1_5
 (17 6)  (197 278)  (197 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 10)  (195 282)  (195 282)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g2_5
 (16 10)  (196 282)  (196 282)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g2_5
 (17 10)  (197 282)  (197 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 282)  (198 282)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g2_5
 (18 11)  (198 283)  (198 283)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g2_5
 (22 12)  (202 284)  (202 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 284)  (203 284)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g3_3
 (24 12)  (204 284)  (204 284)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g3_3
 (25 12)  (205 284)  (205 284)  routing T_4_17.sp12_v_t_1 <X> T_4_17.lc_trk_g3_2
 (21 13)  (201 285)  (201 285)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g3_3
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (204 285)  (204 285)  routing T_4_17.sp12_v_t_1 <X> T_4_17.lc_trk_g3_2
 (25 13)  (205 285)  (205 285)  routing T_4_17.sp12_v_t_1 <X> T_4_17.lc_trk_g3_2


LogicTile_5_17

 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (258 272)  (258 272)  routing T_5_17.top_op_3 <X> T_5_17.lc_trk_g0_3
 (26 0)  (260 272)  (260 272)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 272)  (265 272)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (275 272)  (275 272)  LC_0 Logic Functioning bit
 (43 0)  (277 272)  (277 272)  LC_0 Logic Functioning bit
 (18 1)  (252 273)  (252 273)  routing T_5_17.sp4_r_v_b_34 <X> T_5_17.lc_trk_g0_1
 (21 1)  (255 273)  (255 273)  routing T_5_17.top_op_3 <X> T_5_17.lc_trk_g0_3
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (260 273)  (260 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 273)  (261 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 273)  (262 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 273)  (265 273)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (274 273)  (274 273)  LC_0 Logic Functioning bit
 (41 1)  (275 273)  (275 273)  LC_0 Logic Functioning bit
 (42 1)  (276 273)  (276 273)  LC_0 Logic Functioning bit
 (43 1)  (277 273)  (277 273)  LC_0 Logic Functioning bit
 (22 2)  (256 274)  (256 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 274)  (258 274)  routing T_5_17.top_op_7 <X> T_5_17.lc_trk_g0_7
 (26 2)  (260 274)  (260 274)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 274)  (261 274)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 274)  (272 274)  LC_1 Logic Functioning bit
 (39 2)  (273 274)  (273 274)  LC_1 Logic Functioning bit
 (42 2)  (276 274)  (276 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (50 2)  (284 274)  (284 274)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (287 274)  (287 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (248 275)  (248 275)  routing T_5_17.sp4_r_v_b_28 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (255 275)  (255 275)  routing T_5_17.top_op_7 <X> T_5_17.lc_trk_g0_7
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 275)  (264 275)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (37 3)  (271 275)  (271 275)  LC_1 Logic Functioning bit
 (40 3)  (274 275)  (274 275)  LC_1 Logic Functioning bit
 (41 3)  (275 275)  (275 275)  LC_1 Logic Functioning bit
 (5 4)  (239 276)  (239 276)  routing T_5_17.sp4_v_b_3 <X> T_5_17.sp4_h_r_3
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (47 4)  (281 276)  (281 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (6 5)  (240 277)  (240 277)  routing T_5_17.sp4_v_b_3 <X> T_5_17.sp4_h_r_3
 (26 5)  (260 277)  (260 277)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 277)  (261 277)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (22 6)  (256 278)  (256 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 278)  (258 278)  routing T_5_17.bot_op_7 <X> T_5_17.lc_trk_g1_7
 (26 6)  (260 278)  (260 278)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 278)  (262 278)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (274 278)  (274 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (38 7)  (272 279)  (272 279)  LC_3 Logic Functioning bit
 (41 7)  (275 279)  (275 279)  LC_3 Logic Functioning bit
 (43 7)  (277 279)  (277 279)  LC_3 Logic Functioning bit
 (14 8)  (248 280)  (248 280)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g2_0
 (16 9)  (250 281)  (250 281)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g2_0
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (12 10)  (246 282)  (246 282)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_h_l_45
 (15 10)  (249 282)  (249 282)  routing T_5_17.tnr_op_5 <X> T_5_17.lc_trk_g2_5
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (13 11)  (247 283)  (247 283)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_h_l_45
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (258 283)  (258 283)  routing T_5_17.tnr_op_6 <X> T_5_17.lc_trk_g2_6
 (14 12)  (248 284)  (248 284)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (21 12)  (255 284)  (255 284)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g3_3
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 284)  (264 284)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (39 12)  (273 284)  (273 284)  LC_6 Logic Functioning bit
 (40 12)  (274 284)  (274 284)  LC_6 Logic Functioning bit
 (41 12)  (275 284)  (275 284)  LC_6 Logic Functioning bit
 (43 12)  (277 284)  (277 284)  LC_6 Logic Functioning bit
 (4 13)  (238 285)  (238 285)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_r_9
 (14 13)  (248 285)  (248 285)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (16 13)  (250 285)  (250 285)  routing T_5_17.sp4_v_t_21 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (269 285)  (269 285)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.input_2_6
 (39 13)  (273 285)  (273 285)  LC_6 Logic Functioning bit
 (43 13)  (277 285)  (277 285)  LC_6 Logic Functioning bit
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (255 287)  (255 287)  routing T_5_17.sp4_r_v_b_47 <X> T_5_17.lc_trk_g3_7
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 287)  (257 287)  routing T_5_17.sp4_v_b_46 <X> T_5_17.lc_trk_g3_6
 (24 15)  (258 287)  (258 287)  routing T_5_17.sp4_v_b_46 <X> T_5_17.lc_trk_g3_6


LogicTile_6_17

 (9 0)  (297 272)  (297 272)  routing T_6_17.sp4_v_t_36 <X> T_6_17.sp4_h_r_1
 (15 0)  (303 272)  (303 272)  routing T_6_17.sp4_v_b_17 <X> T_6_17.lc_trk_g0_1
 (16 0)  (304 272)  (304 272)  routing T_6_17.sp4_v_b_17 <X> T_6_17.lc_trk_g0_1
 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 272)  (321 272)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (39 0)  (327 272)  (327 272)  LC_0 Logic Functioning bit
 (41 0)  (329 272)  (329 272)  LC_0 Logic Functioning bit
 (42 0)  (330 272)  (330 272)  LC_0 Logic Functioning bit
 (43 0)  (331 272)  (331 272)  LC_0 Logic Functioning bit
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (321 273)  (321 273)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_0
 (35 1)  (323 273)  (323 273)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_0
 (36 1)  (324 273)  (324 273)  LC_0 Logic Functioning bit
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (38 1)  (326 273)  (326 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (43 1)  (331 273)  (331 273)  LC_0 Logic Functioning bit
 (48 1)  (336 273)  (336 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (302 274)  (302 274)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g0_4
 (25 2)  (313 274)  (313 274)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g0_6
 (26 2)  (314 274)  (314 274)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 274)  (318 274)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 274)  (321 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (330 274)  (330 274)  LC_1 Logic Functioning bit
 (43 2)  (331 274)  (331 274)  LC_1 Logic Functioning bit
 (50 2)  (338 274)  (338 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (302 275)  (302 275)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp4_v_t_1 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (310 275)  (310 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (312 275)  (312 275)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g0_6
 (27 3)  (315 275)  (315 275)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 275)  (319 275)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (40 3)  (328 275)  (328 275)  LC_1 Logic Functioning bit
 (41 3)  (329 275)  (329 275)  LC_1 Logic Functioning bit
 (46 3)  (334 275)  (334 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (302 276)  (302 276)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (39 4)  (327 276)  (327 276)  LC_2 Logic Functioning bit
 (41 4)  (329 276)  (329 276)  LC_2 Logic Functioning bit
 (43 4)  (331 276)  (331 276)  LC_2 Logic Functioning bit
 (14 5)  (302 277)  (302 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (15 5)  (303 277)  (303 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (16 5)  (304 277)  (304 277)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (310 277)  (310 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (313 277)  (313 277)  routing T_6_17.sp4_r_v_b_26 <X> T_6_17.lc_trk_g1_2
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 277)  (319 277)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (41 5)  (329 277)  (329 277)  LC_2 Logic Functioning bit
 (43 5)  (331 277)  (331 277)  LC_2 Logic Functioning bit
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 278)  (311 278)  routing T_6_17.sp4_h_r_7 <X> T_6_17.lc_trk_g1_7
 (24 6)  (312 278)  (312 278)  routing T_6_17.sp4_h_r_7 <X> T_6_17.lc_trk_g1_7
 (25 6)  (313 278)  (313 278)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g1_6
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 278)  (321 278)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 278)  (322 278)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (40 6)  (328 278)  (328 278)  LC_3 Logic Functioning bit
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (4 7)  (292 279)  (292 279)  routing T_6_17.sp4_h_r_7 <X> T_6_17.sp4_h_l_38
 (6 7)  (294 279)  (294 279)  routing T_6_17.sp4_h_r_7 <X> T_6_17.sp4_h_l_38
 (14 7)  (302 279)  (302 279)  routing T_6_17.top_op_4 <X> T_6_17.lc_trk_g1_4
 (15 7)  (303 279)  (303 279)  routing T_6_17.top_op_4 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp4_h_r_7 <X> T_6_17.lc_trk_g1_7
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 279)  (312 279)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g1_6
 (27 7)  (315 279)  (315 279)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (322 279)  (322 279)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.input_2_3
 (35 7)  (323 279)  (323 279)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.input_2_3
 (40 7)  (328 279)  (328 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (43 7)  (331 279)  (331 279)  LC_3 Logic Functioning bit
 (16 8)  (304 280)  (304 280)  routing T_6_17.sp4_v_b_33 <X> T_6_17.lc_trk_g2_1
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 280)  (306 280)  routing T_6_17.sp4_v_b_33 <X> T_6_17.lc_trk_g2_1
 (25 8)  (313 280)  (313 280)  routing T_6_17.sp4_v_b_26 <X> T_6_17.lc_trk_g2_2
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (39 8)  (327 280)  (327 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (42 8)  (330 280)  (330 280)  LC_4 Logic Functioning bit
 (18 9)  (306 281)  (306 281)  routing T_6_17.sp4_v_b_33 <X> T_6_17.lc_trk_g2_1
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 281)  (311 281)  routing T_6_17.sp4_v_b_26 <X> T_6_17.lc_trk_g2_2
 (27 9)  (315 281)  (315 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (321 281)  (321 281)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_4
 (35 9)  (323 281)  (323 281)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_4
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (38 9)  (326 281)  (326 281)  LC_4 Logic Functioning bit
 (41 9)  (329 281)  (329 281)  LC_4 Logic Functioning bit
 (43 9)  (331 281)  (331 281)  LC_4 Logic Functioning bit
 (14 10)  (302 282)  (302 282)  routing T_6_17.sp4_v_t_17 <X> T_6_17.lc_trk_g2_4
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 282)  (311 282)  routing T_6_17.sp4_v_b_47 <X> T_6_17.lc_trk_g2_7
 (24 10)  (312 282)  (312 282)  routing T_6_17.sp4_v_b_47 <X> T_6_17.lc_trk_g2_7
 (16 11)  (304 283)  (304 283)  routing T_6_17.sp4_v_t_17 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (15 12)  (303 284)  (303 284)  routing T_6_17.tnr_op_1 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (309 284)  (309 284)  routing T_6_17.bnl_op_3 <X> T_6_17.lc_trk_g3_3
 (22 12)  (310 284)  (310 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (313 284)  (313 284)  routing T_6_17.sp4_v_t_23 <X> T_6_17.lc_trk_g3_2
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 284)  (322 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (13 13)  (301 285)  (301 285)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_r_11
 (21 13)  (309 285)  (309 285)  routing T_6_17.bnl_op_3 <X> T_6_17.lc_trk_g3_3
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (311 285)  (311 285)  routing T_6_17.sp4_v_t_23 <X> T_6_17.lc_trk_g3_2
 (25 13)  (313 285)  (313 285)  routing T_6_17.sp4_v_t_23 <X> T_6_17.lc_trk_g3_2
 (27 13)  (315 285)  (315 285)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 285)  (316 285)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (22 14)  (310 286)  (310 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (312 286)  (312 286)  routing T_6_17.tnr_op_7 <X> T_6_17.lc_trk_g3_7
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (40 14)  (328 286)  (328 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 287)  (319 287)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 287)  (320 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 287)  (322 287)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.input_2_7
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (40 15)  (328 287)  (328 287)  LC_7 Logic Functioning bit
 (42 15)  (330 287)  (330 287)  LC_7 Logic Functioning bit
 (48 15)  (336 287)  (336 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_17

 (15 0)  (357 272)  (357 272)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (363 272)  (363 272)  routing T_7_17.lft_op_3 <X> T_7_17.lc_trk_g0_3
 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 272)  (366 272)  routing T_7_17.lft_op_3 <X> T_7_17.lc_trk_g0_3
 (28 0)  (370 272)  (370 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 272)  (372 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (41 0)  (383 272)  (383 272)  LC_0 Logic Functioning bit
 (43 0)  (385 272)  (385 272)  LC_0 Logic Functioning bit
 (18 1)  (360 273)  (360 273)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g0_1
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g0_2
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (8 2)  (350 274)  (350 274)  routing T_7_17.sp4_h_r_1 <X> T_7_17.sp4_h_l_36
 (14 2)  (356 274)  (356 274)  routing T_7_17.lft_op_4 <X> T_7_17.lc_trk_g0_4
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 274)  (375 274)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (40 2)  (382 274)  (382 274)  LC_1 Logic Functioning bit
 (42 2)  (384 274)  (384 274)  LC_1 Logic Functioning bit
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (357 275)  (357 275)  routing T_7_17.lft_op_4 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (41 3)  (383 275)  (383 275)  LC_1 Logic Functioning bit
 (15 4)  (357 276)  (357 276)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g1_1
 (25 4)  (367 276)  (367 276)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g1_2
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (40 4)  (382 276)  (382 276)  LC_2 Logic Functioning bit
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (42 4)  (384 276)  (384 276)  LC_2 Logic Functioning bit
 (50 4)  (392 276)  (392 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 277)  (365 277)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g1_2
 (27 5)  (369 277)  (369 277)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (40 5)  (382 277)  (382 277)  LC_2 Logic Functioning bit
 (21 6)  (363 278)  (363 278)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g1_7
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 278)  (367 278)  routing T_7_17.lft_op_6 <X> T_7_17.lc_trk_g1_6
 (26 6)  (368 278)  (368 278)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 278)  (370 278)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (39 6)  (381 278)  (381 278)  LC_3 Logic Functioning bit
 (42 6)  (384 278)  (384 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 279)  (366 279)  routing T_7_17.lft_op_6 <X> T_7_17.lc_trk_g1_6
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 279)  (370 279)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 279)  (374 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 279)  (377 279)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.input_2_3
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (40 7)  (382 279)  (382 279)  LC_3 Logic Functioning bit
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (12 8)  (354 280)  (354 280)  routing T_7_17.sp4_v_t_45 <X> T_7_17.sp4_h_r_8
 (14 8)  (356 280)  (356 280)  routing T_7_17.bnl_op_0 <X> T_7_17.lc_trk_g2_0
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (366 280)  (366 280)  routing T_7_17.tnl_op_3 <X> T_7_17.lc_trk_g2_3
 (25 8)  (367 280)  (367 280)  routing T_7_17.sp4_v_b_26 <X> T_7_17.lc_trk_g2_2
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (41 8)  (383 280)  (383 280)  LC_4 Logic Functioning bit
 (47 8)  (389 280)  (389 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (392 280)  (392 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (356 281)  (356 281)  routing T_7_17.bnl_op_0 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (363 281)  (363 281)  routing T_7_17.tnl_op_3 <X> T_7_17.lc_trk_g2_3
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_v_b_26 <X> T_7_17.lc_trk_g2_2
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 281)  (373 281)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (42 9)  (384 281)  (384 281)  LC_4 Logic Functioning bit
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 282)  (360 282)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g2_5
 (22 10)  (364 282)  (364 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (366 282)  (366 282)  routing T_7_17.tnl_op_7 <X> T_7_17.lc_trk_g2_7
 (26 10)  (368 282)  (368 282)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 282)  (373 282)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 282)  (377 282)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.input_2_5
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (39 10)  (381 282)  (381 282)  LC_5 Logic Functioning bit
 (14 11)  (356 283)  (356 283)  routing T_7_17.tnl_op_4 <X> T_7_17.lc_trk_g2_4
 (15 11)  (357 283)  (357 283)  routing T_7_17.tnl_op_4 <X> T_7_17.lc_trk_g2_4
 (17 11)  (359 283)  (359 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (363 283)  (363 283)  routing T_7_17.tnl_op_7 <X> T_7_17.lc_trk_g2_7
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 283)  (369 283)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 283)  (374 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 283)  (375 283)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.input_2_5
 (34 11)  (376 283)  (376 283)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.input_2_5
 (35 11)  (377 283)  (377 283)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.input_2_5
 (38 11)  (380 283)  (380 283)  LC_5 Logic Functioning bit
 (39 11)  (381 283)  (381 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (9 12)  (351 284)  (351 284)  routing T_7_17.sp4_v_t_47 <X> T_7_17.sp4_h_r_10
 (25 12)  (367 284)  (367 284)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g3_2
 (3 13)  (345 285)  (345 285)  routing T_7_17.sp12_h_l_22 <X> T_7_17.sp12_h_r_1
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (363 286)  (363 286)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 286)  (365 286)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (25 14)  (367 286)  (367 286)  routing T_7_17.sp4_v_b_30 <X> T_7_17.lc_trk_g3_6
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 286)  (377 286)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_7
 (15 15)  (357 287)  (357 287)  routing T_7_17.sp4_v_t_33 <X> T_7_17.lc_trk_g3_4
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_v_t_33 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (363 287)  (363 287)  routing T_7_17.sp4_v_t_26 <X> T_7_17.lc_trk_g3_7
 (22 15)  (364 287)  (364 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (365 287)  (365 287)  routing T_7_17.sp4_v_b_30 <X> T_7_17.lc_trk_g3_6
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 287)  (374 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 287)  (375 287)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_7
 (34 15)  (376 287)  (376 287)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_7
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (40 15)  (382 287)  (382 287)  LC_7 Logic Functioning bit
 (42 15)  (384 287)  (384 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (9 0)  (405 272)  (405 272)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_r_1
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 4)  (401 276)  (401 276)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (4 5)  (400 277)  (400 277)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (6 5)  (402 277)  (402 277)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (22 5)  (418 277)  (418 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 277)  (419 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (25 5)  (421 277)  (421 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (9 7)  (405 279)  (405 279)  routing T_8_17.sp4_v_b_4 <X> T_8_17.sp4_v_t_41
 (12 8)  (408 280)  (408 280)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_8
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (8 9)  (404 281)  (404 281)  routing T_8_17.sp4_h_r_7 <X> T_8_17.sp4_v_b_7
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 9)  (433 281)  (433 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (14 11)  (410 283)  (410 283)  routing T_8_17.sp4_r_v_b_36 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (10 12)  (406 284)  (406 284)  routing T_8_17.sp4_v_t_40 <X> T_8_17.sp4_h_r_10
 (12 12)  (408 284)  (408 284)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_h_r_11
 (11 13)  (407 285)  (407 285)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_h_r_11
 (13 13)  (409 285)  (409 285)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_h_r_11
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (40 0)  (478 272)  (478 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (14 2)  (452 274)  (452 274)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_v_b_23 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_v_b_23 <X> T_9_17.lc_trk_g0_7
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (40 2)  (478 274)  (478 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (47 2)  (485 274)  (485 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 274)  (488 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 275)  (452 275)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (21 4)  (459 276)  (459 276)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (6 5)  (444 277)  (444 277)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_h_r_3
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 278)  (462 278)  routing T_9_17.top_op_7 <X> T_9_17.lc_trk_g1_7
 (25 6)  (463 278)  (463 278)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (37 6)  (475 278)  (475 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_h_l_40
 (21 7)  (459 279)  (459 279)  routing T_9_17.top_op_7 <X> T_9_17.lc_trk_g1_7
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (461 279)  (461 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (24 7)  (462 279)  (462 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (38 7)  (476 279)  (476 279)  LC_3 Logic Functioning bit
 (3 8)  (441 280)  (441 280)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (14 8)  (452 280)  (452 280)  routing T_9_17.sp4_v_b_24 <X> T_9_17.lc_trk_g2_0
 (21 8)  (459 280)  (459 280)  routing T_9_17.sp4_v_t_14 <X> T_9_17.lc_trk_g2_3
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 280)  (461 280)  routing T_9_17.sp4_v_t_14 <X> T_9_17.lc_trk_g2_3
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (3 9)  (441 281)  (441 281)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (16 9)  (454 281)  (454 281)  routing T_9_17.sp4_v_b_24 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (14 10)  (452 282)  (452 282)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (47 10)  (485 282)  (485 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g2_5
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 284)  (461 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (24 12)  (462 284)  (462 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (25 12)  (463 284)  (463 284)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g3_2
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (46 12)  (484 284)  (484 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (6 13)  (444 285)  (444 285)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_h_r_9
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (456 285)  (456 285)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (3 14)  (441 286)  (441 286)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22
 (14 14)  (452 286)  (452 286)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g3_4
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (459 286)  (459 286)  routing T_9_17.sp4_h_r_39 <X> T_9_17.lc_trk_g3_7
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 286)  (461 286)  routing T_9_17.sp4_h_r_39 <X> T_9_17.lc_trk_g3_7
 (24 14)  (462 286)  (462 286)  routing T_9_17.sp4_h_r_39 <X> T_9_17.lc_trk_g3_7
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (47 14)  (485 286)  (485 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (441 287)  (441 287)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g3_5
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (479 287)  (479 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (12 0)  (504 272)  (504 272)  routing T_10_17.sp4_h_l_46 <X> T_10_17.sp4_h_r_2
 (15 0)  (507 272)  (507 272)  routing T_10_17.sp4_v_b_17 <X> T_10_17.lc_trk_g0_1
 (16 0)  (508 272)  (508 272)  routing T_10_17.sp4_v_b_17 <X> T_10_17.lc_trk_g0_1
 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (6 1)  (498 273)  (498 273)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_h_r_0
 (13 1)  (505 273)  (505 273)  routing T_10_17.sp4_h_l_46 <X> T_10_17.sp4_h_r_2
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_h_r_7 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_h_r_7 <X> T_10_17.lc_trk_g0_7
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (534 274)  (534 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.sp4_h_r_7 <X> T_10_17.lc_trk_g0_7
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (526 275)  (526 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_1
 (35 3)  (527 275)  (527 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_1
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 276)  (515 276)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (14 5)  (506 277)  (506 277)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g1_0
 (15 5)  (507 277)  (507 277)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (513 277)  (513 277)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (24 5)  (516 277)  (516 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_h_r_2 <X> T_10_17.lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 277)  (526 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_2
 (35 5)  (527 277)  (527 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_2
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (48 5)  (540 277)  (540 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (543 277)  (543 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (513 278)  (513 278)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 278)  (517 278)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g1_6
 (10 7)  (502 279)  (502 279)  routing T_10_17.sp4_h_l_46 <X> T_10_17.sp4_v_t_41
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 279)  (515 279)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g1_6
 (24 7)  (516 279)  (516 279)  routing T_10_17.sp4_h_r_14 <X> T_10_17.lc_trk_g1_6
 (8 10)  (500 282)  (500 282)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_42
 (10 10)  (502 282)  (502 282)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_42
 (14 10)  (506 282)  (506 282)  routing T_10_17.sp4_v_t_17 <X> T_10_17.lc_trk_g2_4
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp4_v_t_17 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_r_v_b_37 <X> T_10_17.lc_trk_g2_5
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (47 12)  (539 284)  (539 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (15 14)  (507 286)  (507 286)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g3_5
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g3_5
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g3_6
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 286)  (533 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (18 15)  (510 287)  (510 287)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g3_5
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g3_6
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (41 15)  (533 287)  (533 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (25 0)  (571 272)  (571 272)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (4 1)  (550 273)  (550 273)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_h_r_0
 (6 1)  (552 273)  (552 273)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_h_r_0
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 273)  (569 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (8 2)  (554 274)  (554 274)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_l_36
 (9 2)  (555 274)  (555 274)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_l_36
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (4 3)  (550 275)  (550 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_h_l_37
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_h_l_37
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp4_r_v_b_29 <X> T_11_17.lc_trk_g0_5
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (47 4)  (593 276)  (593 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (564 277)  (564 277)  routing T_11_17.sp4_r_v_b_25 <X> T_11_17.lc_trk_g1_1
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (25 6)  (571 278)  (571 278)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g1_6
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g1_6
 (21 8)  (567 280)  (567 280)  routing T_11_17.sp12_v_t_0 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp12_v_t_0 <X> T_11_17.lc_trk_g2_3
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_v_b_26 <X> T_11_17.lc_trk_g2_2
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp12_v_t_0 <X> T_11_17.lc_trk_g2_3
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_v_b_26 <X> T_11_17.lc_trk_g2_2
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (3 10)  (549 282)  (549 282)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_h_l_22
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g2_4
 (15 10)  (561 282)  (561 282)  routing T_11_17.sp12_v_t_2 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.sp12_v_t_2 <X> T_11_17.lc_trk_g2_5
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.input_2_5
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (549 283)  (549 283)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_h_l_22
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp12_v_t_2 <X> T_11_17.lc_trk_g2_5
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (47 11)  (593 283)  (593 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (14 13)  (560 285)  (560 285)  routing T_11_17.sp4_r_v_b_40 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (564 285)  (564 285)  routing T_11_17.sp4_r_v_b_41 <X> T_11_17.lc_trk_g3_1
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp4_r_v_b_42 <X> T_11_17.lc_trk_g3_2
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (34 13)  (580 285)  (580 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (15 14)  (561 286)  (561 286)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (10 0)  (610 272)  (610 272)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_h_r_1
 (8 4)  (608 276)  (608 276)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_r_4
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_r_4
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (11 5)  (611 277)  (611 277)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (13 5)  (613 277)  (613 277)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (14 6)  (614 278)  (614 278)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (15 7)  (615 279)  (615 279)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (47 8)  (647 280)  (647 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (603 281)  (603 281)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (11 9)  (611 281)  (611 281)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_h_r_8
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 281)  (633 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (9 12)  (609 284)  (609 284)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_r_10
 (14 12)  (614 284)  (614 284)  routing T_12_17.sp4_h_l_21 <X> T_12_17.lc_trk_g3_0
 (15 12)  (615 284)  (615 284)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (8 13)  (608 285)  (608 285)  routing T_12_17.sp4_h_l_47 <X> T_12_17.sp4_v_b_10
 (9 13)  (609 285)  (609 285)  routing T_12_17.sp4_h_l_47 <X> T_12_17.sp4_v_b_10
 (15 13)  (615 285)  (615 285)  routing T_12_17.sp4_h_l_21 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_h_l_21 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g3_1


LogicTile_13_17

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 274)  (670 274)  routing T_13_17.sp12_h_r_13 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (13 7)  (667 279)  (667 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (707 280)  (707 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_4
 (15 10)  (669 282)  (669 282)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (672 283)  (672 283)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g2_5
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (48 13)  (702 285)  (702 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_14_17

 (4 0)  (712 272)  (712 272)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (15 0)  (723 272)  (723 272)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g0_1
 (16 0)  (724 272)  (724 272)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (5 1)  (713 273)  (713 273)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (8 2)  (716 274)  (716 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_36
 (10 2)  (718 274)  (718 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_36
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (4 5)  (712 277)  (712 277)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_h_r_3
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_b_4
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_v_b_9 <X> T_14_17.lc_trk_g1_1
 (5 6)  (713 278)  (713 278)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_h_l_38
 (15 6)  (723 278)  (723 278)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (4 7)  (712 279)  (712 279)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_h_l_38
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.input_2_3
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (9 10)  (717 282)  (717 282)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_42
 (10 10)  (718 282)  (718 282)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_42
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (13 11)  (721 283)  (721 283)  routing T_14_17.sp4_v_b_3 <X> T_14_17.sp4_h_l_45
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (8 12)  (716 284)  (716 284)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_h_r_10
 (9 12)  (717 284)  (717 284)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_h_r_10
 (14 12)  (722 284)  (722 284)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (15 13)  (723 285)  (723 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (16 13)  (724 285)  (724 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_46
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (11 15)  (719 287)  (719 287)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_46
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (14 0)  (776 272)  (776 272)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp12_h_r_20 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp12_h_r_20 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (8 6)  (770 278)  (770 278)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_h_l_41
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (46 8)  (808 280)  (808 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (18 11)  (780 283)  (780 283)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g2_5
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (6 12)  (768 284)  (768 284)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_v_b_9
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (14 13)  (776 285)  (776 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_16_17

 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (834 273)  (834 273)  routing T_16_17.sp4_r_v_b_34 <X> T_16_17.lc_trk_g0_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.bot_op_2 <X> T_16_17.lc_trk_g0_2
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (857 273)  (857 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (48 1)  (864 273)  (864 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (47 2)  (863 274)  (863 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (864 274)  (864 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (10 4)  (826 276)  (826 276)  routing T_16_17.sp4_v_t_46 <X> T_16_17.sp4_h_r_4
 (15 4)  (831 276)  (831 276)  routing T_16_17.bot_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (850 277)  (850 277)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_2
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (51 5)  (867 277)  (867 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (831 278)  (831 278)  routing T_16_17.sp4_h_r_21 <X> T_16_17.lc_trk_g1_5
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_h_r_21 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.sp4_h_r_21 <X> T_16_17.lc_trk_g1_5
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 278)  (867 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (868 278)  (868 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (834 279)  (834 279)  routing T_16_17.sp4_h_r_21 <X> T_16_17.lc_trk_g1_5
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g2_3
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g2_3
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (25 12)  (841 284)  (841 284)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g3_2
 (3 13)  (819 285)  (819 285)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_h_r_1
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_r_v_b_40 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp12_v_b_12 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_17_17

 (15 0)  (889 272)  (889 272)  routing T_17_17.bot_op_1 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (899 272)  (899 272)  routing T_17_17.sp4_h_l_7 <X> T_17_17.lc_trk_g0_2
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_0
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (42 0)  (916 272)  (916 272)  LC_0 Logic Functioning bit
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_r_2
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_l_7 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_l_7 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_l_7 <X> T_17_17.lc_trk_g0_2
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 273)  (909 273)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (42 1)  (916 273)  (916 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 274)  (878 274)  routing T_17_17.sp4_h_r_0 <X> T_17_17.sp4_v_t_37
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g0_5
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.top_op_7 <X> T_17_17.lc_trk_g0_7
 (25 2)  (899 274)  (899 274)  routing T_17_17.bnr_op_6 <X> T_17_17.lc_trk_g0_6
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (47 2)  (921 274)  (921 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (924 274)  (924 274)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (879 275)  (879 275)  routing T_17_17.sp4_h_r_0 <X> T_17_17.sp4_v_t_37
 (18 3)  (892 275)  (892 275)  routing T_17_17.sp4_v_b_13 <X> T_17_17.lc_trk_g0_5
 (21 3)  (895 275)  (895 275)  routing T_17_17.top_op_7 <X> T_17_17.lc_trk_g0_7
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.bnr_op_6 <X> T_17_17.lc_trk_g0_6
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (3 4)  (877 276)  (877 276)  routing T_17_17.sp12_v_t_23 <X> T_17_17.sp12_h_r_0
 (5 4)  (879 276)  (879 276)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_3
 (8 4)  (882 276)  (882 276)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_4
 (15 4)  (889 276)  (889 276)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.bnr_op_3 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (47 4)  (921 276)  (921 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (926 276)  (926 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (878 277)  (878 277)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_3
 (18 5)  (892 277)  (892 277)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (21 5)  (895 277)  (895 277)  routing T_17_17.bnr_op_3 <X> T_17_17.lc_trk_g1_3
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (8 6)  (882 278)  (882 278)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_41
 (9 6)  (883 278)  (883 278)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_41
 (13 6)  (887 278)  (887 278)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_40
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g1_5
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 278)  (899 278)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (12 7)  (886 279)  (886 279)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_40
 (14 7)  (888 279)  (888 279)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_v_t_1 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 279)  (897 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp12_v_b_16 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp12_v_b_16 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 10)  (895 282)  (895 282)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 282)  (909 282)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.input_2_5
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (53 10)  (927 282)  (927 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 283)  (906 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 283)  (909 283)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.input_2_5
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (46 11)  (920 283)  (920 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (927 283)  (927 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (879 284)  (879 284)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_r_9
 (14 12)  (888 284)  (888 284)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 284)  (909 284)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_6
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (3 13)  (877 285)  (877 285)  routing T_17_17.sp12_h_l_22 <X> T_17_17.sp12_h_r_1
 (14 13)  (888 285)  (888 285)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (19 13)  (893 285)  (893 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_6
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 286)  (899 286)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 286)  (909 286)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (42 14)  (916 286)  (916 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (51 14)  (925 286)  (925 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (874 287)  (874 287)  routing T_17_17.glb_netwk_2 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 287)  (878 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44
 (6 15)  (880 287)  (880 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44
 (14 15)  (888 287)  (888 287)  routing T_17_17.tnl_op_4 <X> T_17_17.lc_trk_g3_4
 (15 15)  (889 287)  (889 287)  routing T_17_17.tnl_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (35 15)  (909 287)  (909 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.input_2_7
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (40 15)  (914 287)  (914 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit
 (51 15)  (925 287)  (925 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (926 287)  (926 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_17

 (9 0)  (937 272)  (937 272)  routing T_18_17.sp4_h_l_47 <X> T_18_17.sp4_h_r_1
 (10 0)  (938 272)  (938 272)  routing T_18_17.sp4_h_l_47 <X> T_18_17.sp4_h_r_1
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 272)  (963 272)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.input_2_0
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (44 0)  (972 272)  (972 272)  LC_0 Logic Functioning bit
 (52 0)  (980 272)  (980 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (938 273)  (938 273)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_b_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.input_2_0
 (40 1)  (968 273)  (968 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (5 2)  (933 274)  (933 274)  routing T_18_17.sp4_v_t_37 <X> T_18_17.sp4_h_l_37
 (17 2)  (945 274)  (945 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 274)  (946 274)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g0_5
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (955 274)  (955 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (44 2)  (972 274)  (972 274)  LC_1 Logic Functioning bit
 (48 2)  (976 274)  (976 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (6 3)  (934 275)  (934 275)  routing T_18_17.sp4_v_t_37 <X> T_18_17.sp4_h_l_37
 (18 3)  (946 275)  (946 275)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g0_5
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_r_v_b_31 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g0_6
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (40 3)  (968 275)  (968 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (25 4)  (953 276)  (953 276)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (44 4)  (972 276)  (972 276)  LC_2 Logic Functioning bit
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.sp4_v_b_10 <X> T_18_17.lc_trk_g1_2
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (48 5)  (976 277)  (976 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (936 278)  (936 278)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_h_l_41
 (9 6)  (937 278)  (937 278)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_h_l_41
 (10 6)  (938 278)  (938 278)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_h_l_41
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g1_5
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (44 6)  (972 278)  (972 278)  LC_3 Logic Functioning bit
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (18 7)  (946 279)  (946 279)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g1_5
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (48 7)  (976 279)  (976 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 280)  (963 280)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_4
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (42 8)  (970 280)  (970 280)  LC_4 Logic Functioning bit
 (44 8)  (972 280)  (972 280)  LC_4 Logic Functioning bit
 (32 9)  (960 281)  (960 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 281)  (961 281)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_4
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (40 9)  (968 281)  (968 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (53 9)  (981 281)  (981 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (19 10)  (947 282)  (947 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 282)  (963 282)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_5
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (42 10)  (970 282)  (970 282)  LC_5 Logic Functioning bit
 (44 10)  (972 282)  (972 282)  LC_5 Logic Functioning bit
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp4_r_v_b_36 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_5
 (34 11)  (962 283)  (962 283)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_5
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (52 11)  (980 283)  (980 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g3_3
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (44 12)  (972 284)  (972 284)  LC_6 Logic Functioning bit
 (3 13)  (931 285)  (931 285)  routing T_18_17.sp12_h_l_22 <X> T_18_17.sp12_h_r_1
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g3_3
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 285)  (968 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (52 13)  (980 285)  (980 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (12 14)  (940 286)  (940 286)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (44 14)  (972 286)  (972 286)  LC_7 Logic Functioning bit
 (13 15)  (941 287)  (941 287)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 287)  (968 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit
 (53 15)  (981 287)  (981 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_17

 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g0_4
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (3 5)  (985 277)  (985 277)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_h_r_0
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_b_5
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 277)  (1005 277)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (8 6)  (990 278)  (990 278)  routing T_19_17.sp4_h_r_4 <X> T_19_17.sp4_h_l_41
 (14 6)  (996 278)  (996 278)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g1_4
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 279)  (1015 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (47 7)  (1029 279)  (1029 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (996 280)  (996 280)  routing T_19_17.sp4_v_b_24 <X> T_19_17.lc_trk_g2_0
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.rgt_op_2 <X> T_19_17.lc_trk_g2_2
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (46 8)  (1028 280)  (1028 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1033 280)  (1033 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (1035 280)  (1035 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_v_b_24 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.rgt_op_2 <X> T_19_17.lc_trk_g2_2
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (12 10)  (994 282)  (994 282)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_h_l_45
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1005 282)  (1005 282)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (24 10)  (1006 282)  (1006 282)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (51 10)  (1033 282)  (1033 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (995 283)  (995 283)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_h_l_45
 (15 11)  (997 283)  (997 283)  routing T_19_17.sp4_v_t_33 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_v_t_33 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1000 283)  (1000 283)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g2_5
 (21 11)  (1003 283)  (1003 283)  routing T_19_17.sp4_h_r_31 <X> T_19_17.lc_trk_g2_7
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1016 283)  (1016 283)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_5
 (35 11)  (1017 283)  (1017 283)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.input_2_5
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (4 12)  (986 284)  (986 284)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_v_b_9
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_v_b_24 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_v_b_24 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.tnr_op_2 <X> T_19_17.lc_trk_g3_2
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (0 15)  (982 287)  (982 287)  routing T_19_17.glb_netwk_2 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_r_v_b_45 <X> T_19_17.lc_trk_g3_5
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 287)  (1015 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_7


LogicTile_20_17

 (12 0)  (1048 272)  (1048 272)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_r_2
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 272)  (1066 272)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.input_2_0
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (40 0)  (1076 272)  (1076 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (42 0)  (1078 272)  (1078 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (4 1)  (1040 273)  (1040 273)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_h_r_0
 (6 1)  (1042 273)  (1042 273)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_h_r_0
 (11 1)  (1047 273)  (1047 273)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_r_2
 (16 1)  (1052 273)  (1052 273)  routing T_20_17.sp12_h_r_8 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (40 1)  (1076 273)  (1076 273)  LC_0 Logic Functioning bit
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (42 1)  (1078 273)  (1078 273)  LC_0 Logic Functioning bit
 (43 1)  (1079 273)  (1079 273)  LC_0 Logic Functioning bit
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (21 2)  (1057 274)  (1057 274)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g0_7
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1059 274)  (1059 274)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g0_7
 (24 2)  (1060 274)  (1060 274)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g0_7
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 274)  (1076 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.sp4_h_l_10 <X> T_20_17.lc_trk_g0_7
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (52 3)  (1088 275)  (1088 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 276)  (1071 276)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.input_2_2
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (3 5)  (1039 277)  (1039 277)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_h_r_0
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.sp4_v_t_5 <X> T_20_17.lc_trk_g1_0
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp4_v_t_5 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 277)  (1063 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 277)  (1068 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (1057 279)  (1057 279)  routing T_20_17.sp4_r_v_b_31 <X> T_20_17.lc_trk_g1_7
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 280)  (1071 280)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.input_2_4
 (40 8)  (1076 280)  (1076 280)  LC_4 Logic Functioning bit
 (51 8)  (1087 280)  (1087 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (1044 281)  (1044 281)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_b_7
 (9 9)  (1045 281)  (1045 281)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_b_7
 (10 9)  (1046 281)  (1046 281)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_b_7
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 281)  (1064 281)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 281)  (1068 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1069 281)  (1069 281)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.input_2_4
 (35 9)  (1071 281)  (1071 281)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.input_2_4
 (6 10)  (1042 282)  (1042 282)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_v_t_43
 (10 10)  (1046 282)  (1046 282)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_h_l_42
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 282)  (1059 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (5 11)  (1041 283)  (1041 283)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_v_t_43
 (21 11)  (1057 283)  (1057 283)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g2_7
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1059 283)  (1059 283)  routing T_20_17.sp12_v_t_21 <X> T_20_17.lc_trk_g2_6
 (25 11)  (1061 283)  (1061 283)  routing T_20_17.sp12_v_t_21 <X> T_20_17.lc_trk_g2_6
 (15 12)  (1051 284)  (1051 284)  routing T_20_17.sp4_v_t_28 <X> T_20_17.lc_trk_g3_1
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_v_t_28 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (3 13)  (1039 285)  (1039 285)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_h_r_1
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp12_v_b_8 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g3_4
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (14 15)  (1050 287)  (1050 287)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g3_4
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_21_17

 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1113 272)  (1113 272)  routing T_21_17.sp4_v_b_19 <X> T_21_17.lc_trk_g0_3
 (24 0)  (1114 272)  (1114 272)  routing T_21_17.sp4_v_b_19 <X> T_21_17.lc_trk_g0_3
 (4 1)  (1094 273)  (1094 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (6 1)  (1096 273)  (1096 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (16 1)  (1106 273)  (1106 273)  routing T_21_17.sp12_h_r_8 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (8 2)  (1098 274)  (1098 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 274)  (1114 274)  routing T_21_17.bot_op_7 <X> T_21_17.lc_trk_g0_7
 (14 4)  (1104 276)  (1104 276)  routing T_21_17.sp4_v_b_8 <X> T_21_17.lc_trk_g1_0
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 276)  (1113 276)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (26 4)  (1116 276)  (1116 276)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_0 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 276)  (1125 276)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.input_2_2
 (47 4)  (1137 276)  (1137 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (6 5)  (1096 277)  (1096 277)  routing T_21_17.sp4_h_l_38 <X> T_21_17.sp4_h_r_3
 (14 5)  (1104 277)  (1104 277)  routing T_21_17.sp4_v_b_8 <X> T_21_17.lc_trk_g1_0
 (16 5)  (1106 277)  (1106 277)  routing T_21_17.sp4_v_b_8 <X> T_21_17.lc_trk_g1_0
 (17 5)  (1107 277)  (1107 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1123 277)  (1123 277)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.input_2_2
 (34 5)  (1124 277)  (1124 277)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.input_2_2
 (37 5)  (1127 277)  (1127 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (51 5)  (1141 277)  (1141 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (1096 278)  (1096 278)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_v_t_38
 (12 6)  (1102 278)  (1102 278)  routing T_21_17.sp4_h_r_2 <X> T_21_17.sp4_h_l_40
 (15 6)  (1105 278)  (1105 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (16 6)  (1106 278)  (1106 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 278)  (1108 278)  routing T_21_17.sp4_h_r_13 <X> T_21_17.lc_trk_g1_5
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_h_r_7 <X> T_21_17.lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp4_h_r_7 <X> T_21_17.lc_trk_g1_7
 (26 6)  (1116 278)  (1116 278)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 278)  (1121 278)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 278)  (1124 278)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 278)  (1125 278)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (40 6)  (1130 278)  (1130 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (48 6)  (1138 278)  (1138 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (13 7)  (1103 279)  (1103 279)  routing T_21_17.sp4_h_r_2 <X> T_21_17.sp4_h_l_40
 (14 7)  (1104 279)  (1104 279)  routing T_21_17.sp4_r_v_b_28 <X> T_21_17.lc_trk_g1_4
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp4_h_r_7 <X> T_21_17.lc_trk_g1_7
 (27 7)  (1117 279)  (1117 279)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 279)  (1121 279)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 279)  (1122 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 279)  (1123 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (34 7)  (1124 279)  (1124 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (35 7)  (1125 279)  (1125 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (40 7)  (1130 279)  (1130 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (10 8)  (1100 280)  (1100 280)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_r_7
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 281)  (1115 281)  routing T_21_17.sp4_r_v_b_34 <X> T_21_17.lc_trk_g2_2
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_h_l_42
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (8 11)  (1098 283)  (1098 283)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_v_t_42
 (9 11)  (1099 283)  (1099 283)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_v_t_42
 (10 11)  (1100 283)  (1100 283)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_v_t_42
 (21 11)  (1111 283)  (1111 283)  routing T_21_17.sp4_h_l_34 <X> T_21_17.lc_trk_g2_7
 (8 13)  (1098 285)  (1098 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (9 13)  (1099 285)  (1099 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 286)  (1124 286)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 286)  (1125 286)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_7
 (37 14)  (1127 286)  (1127 286)  LC_7 Logic Functioning bit
 (39 14)  (1129 286)  (1129 286)  LC_7 Logic Functioning bit
 (51 14)  (1141 286)  (1141 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6
 (25 15)  (1115 287)  (1115 287)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6
 (26 15)  (1116 287)  (1116 287)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 287)  (1122 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 287)  (1123 287)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_7
 (35 15)  (1125 287)  (1125 287)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_7
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit
 (39 15)  (1129 287)  (1129 287)  LC_7 Logic Functioning bit
 (51 15)  (1141 287)  (1141 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_17

 (8 0)  (1152 272)  (1152 272)  routing T_22_17.sp4_h_l_36 <X> T_22_17.sp4_h_r_1
 (25 0)  (1169 272)  (1169 272)  routing T_22_17.sp4_h_r_10 <X> T_22_17.lc_trk_g0_2
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1167 273)  (1167 273)  routing T_22_17.sp4_h_r_10 <X> T_22_17.lc_trk_g0_2
 (24 1)  (1168 273)  (1168 273)  routing T_22_17.sp4_h_r_10 <X> T_22_17.lc_trk_g0_2
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1167 277)  (1167 277)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (25 5)  (1169 277)  (1169 277)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (2 8)  (1146 280)  (1146 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 280)  (1178 280)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 281)  (1174 281)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 281)  (1175 281)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 281)  (1176 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 281)  (1179 281)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.input_2_4
 (38 9)  (1182 281)  (1182 281)  LC_4 Logic Functioning bit
 (51 9)  (1195 281)  (1195 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (1156 282)  (1156 282)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45
 (2 12)  (1146 284)  (1146 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g3_2
 (24 13)  (1168 285)  (1168 285)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g3_2
 (25 13)  (1169 285)  (1169 285)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g3_2
 (8 14)  (1152 286)  (1152 286)  routing T_22_17.sp4_h_r_10 <X> T_22_17.sp4_h_l_47


LogicTile_23_17

 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1242 272)  (1242 272)  LC_0 Logic Functioning bit
 (3 1)  (1201 273)  (1201 273)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_v_b_0
 (12 1)  (1210 273)  (1210 273)  routing T_23_17.sp4_h_r_2 <X> T_23_17.sp4_v_b_2
 (15 1)  (1213 273)  (1213 273)  routing T_23_17.bot_op_0 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1222 273)  (1222 273)  routing T_23_17.bot_op_2 <X> T_23_17.lc_trk_g0_2
 (50 1)  (1248 273)  (1248 273)  Carry_In_Mux bit 

 (28 2)  (1226 274)  (1226 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 274)  (1233 274)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_1
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (39 2)  (1237 274)  (1237 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (42 2)  (1240 274)  (1240 274)  LC_1 Logic Functioning bit
 (44 2)  (1242 274)  (1242 274)  LC_1 Logic Functioning bit
 (15 3)  (1213 275)  (1213 275)  routing T_23_17.bot_op_4 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.bot_op_6 <X> T_23_17.lc_trk_g0_6
 (32 3)  (1230 275)  (1230 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1231 275)  (1231 275)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_1
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (41 3)  (1239 275)  (1239 275)  LC_1 Logic Functioning bit
 (42 3)  (1240 275)  (1240 275)  LC_1 Logic Functioning bit
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 276)  (1228 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 276)  (1233 276)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.input_2_2
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (39 4)  (1237 276)  (1237 276)  LC_2 Logic Functioning bit
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (42 4)  (1240 276)  (1240 276)  LC_2 Logic Functioning bit
 (44 4)  (1242 276)  (1242 276)  LC_2 Logic Functioning bit
 (3 5)  (1201 277)  (1201 277)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_h_r_0
 (32 5)  (1230 277)  (1230 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1231 277)  (1231 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.input_2_2
 (35 5)  (1233 277)  (1233 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.input_2_2
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (42 5)  (1240 277)  (1240 277)  LC_2 Logic Functioning bit
 (2 6)  (1200 278)  (1200 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 6)  (1206 278)  (1206 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (9 6)  (1207 278)  (1207 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (10 6)  (1208 278)  (1208 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (12 6)  (1210 278)  (1210 278)  routing T_23_17.sp4_h_r_2 <X> T_23_17.sp4_h_l_40
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 278)  (1233 278)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (42 6)  (1240 278)  (1240 278)  LC_3 Logic Functioning bit
 (44 6)  (1242 278)  (1242 278)  LC_3 Logic Functioning bit
 (13 7)  (1211 279)  (1211 279)  routing T_23_17.sp4_h_r_2 <X> T_23_17.sp4_h_l_40
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 279)  (1231 279)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_3
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (41 7)  (1239 279)  (1239 279)  LC_3 Logic Functioning bit
 (42 7)  (1240 279)  (1240 279)  LC_3 Logic Functioning bit
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.rgt_op_0 <X> T_23_17.lc_trk_g2_0
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 280)  (1228 280)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (41 8)  (1239 280)  (1239 280)  LC_4 Logic Functioning bit
 (42 8)  (1240 280)  (1240 280)  LC_4 Logic Functioning bit
 (44 8)  (1242 280)  (1242 280)  LC_4 Logic Functioning bit
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.rgt_op_0 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (1230 281)  (1230 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1233 281)  (1233 281)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.input_2_4
 (36 9)  (1234 281)  (1234 281)  LC_4 Logic Functioning bit
 (39 9)  (1237 281)  (1237 281)  LC_4 Logic Functioning bit
 (41 9)  (1239 281)  (1239 281)  LC_4 Logic Functioning bit
 (42 9)  (1240 281)  (1240 281)  LC_4 Logic Functioning bit
 (14 10)  (1212 282)  (1212 282)  routing T_23_17.bnl_op_4 <X> T_23_17.lc_trk_g2_4
 (16 10)  (1214 282)  (1214 282)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.bnl_op_6 <X> T_23_17.lc_trk_g2_6
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 282)  (1228 282)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 282)  (1233 282)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_5
 (36 10)  (1234 282)  (1234 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (41 10)  (1239 282)  (1239 282)  LC_5 Logic Functioning bit
 (42 10)  (1240 282)  (1240 282)  LC_5 Logic Functioning bit
 (44 10)  (1242 282)  (1242 282)  LC_5 Logic Functioning bit
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.bnl_op_4 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g2_5
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1223 283)  (1223 283)  routing T_23_17.bnl_op_6 <X> T_23_17.lc_trk_g2_6
 (32 11)  (1230 283)  (1230 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1231 283)  (1231 283)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_5
 (36 11)  (1234 283)  (1234 283)  LC_5 Logic Functioning bit
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (41 11)  (1239 283)  (1239 283)  LC_5 Logic Functioning bit
 (42 11)  (1240 283)  (1240 283)  LC_5 Logic Functioning bit
 (11 12)  (1209 284)  (1209 284)  routing T_23_17.sp4_v_t_45 <X> T_23_17.sp4_v_b_11
 (14 12)  (1212 284)  (1212 284)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g3_0
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 284)  (1228 284)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 284)  (1233 284)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_6
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (42 12)  (1240 284)  (1240 284)  LC_6 Logic Functioning bit
 (44 12)  (1242 284)  (1242 284)  LC_6 Logic Functioning bit
 (12 13)  (1210 285)  (1210 285)  routing T_23_17.sp4_v_t_45 <X> T_23_17.sp4_v_b_11
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (32 13)  (1230 285)  (1230 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1233 285)  (1233 285)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_6
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (39 13)  (1237 285)  (1237 285)  LC_6 Logic Functioning bit
 (41 13)  (1239 285)  (1239 285)  LC_6 Logic Functioning bit
 (42 13)  (1240 285)  (1240 285)  LC_6 Logic Functioning bit
 (8 14)  (1206 286)  (1206 286)  routing T_23_17.sp4_v_t_41 <X> T_23_17.sp4_h_l_47
 (9 14)  (1207 286)  (1207 286)  routing T_23_17.sp4_v_t_41 <X> T_23_17.sp4_h_l_47
 (10 14)  (1208 286)  (1208 286)  routing T_23_17.sp4_v_t_41 <X> T_23_17.sp4_h_l_47
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 286)  (1233 286)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_7
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (39 14)  (1237 286)  (1237 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (42 14)  (1240 286)  (1240 286)  LC_7 Logic Functioning bit
 (44 14)  (1242 286)  (1242 286)  LC_7 Logic Functioning bit
 (32 15)  (1230 287)  (1230 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1231 287)  (1231 287)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.input_2_7
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit
 (41 15)  (1239 287)  (1239 287)  LC_7 Logic Functioning bit
 (42 15)  (1240 287)  (1240 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 272)  (1283 272)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 272)  (1287 272)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.input_2_0
 (42 0)  (1294 272)  (1294 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (45 0)  (1297 272)  (1297 272)  LC_0 Logic Functioning bit
 (48 0)  (1300 272)  (1300 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 273)  (1280 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 273)  (1284 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1286 273)  (1286 273)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.input_2_0
 (35 1)  (1287 273)  (1287 273)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.input_2_0
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (42 1)  (1294 273)  (1294 273)  LC_0 Logic Functioning bit
 (43 1)  (1295 273)  (1295 273)  LC_0 Logic Functioning bit
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 274)  (1253 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 274)  (1266 274)  routing T_24_17.wire_logic_cluster/lc_4/out <X> T_24_17.lc_trk_g0_4
 (17 2)  (1269 274)  (1269 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1274 274)  (1274 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1276 274)  (1276 274)  routing T_24_17.bot_op_7 <X> T_24_17.lc_trk_g0_7
 (28 2)  (1280 274)  (1280 274)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (41 2)  (1293 274)  (1293 274)  LC_1 Logic Functioning bit
 (43 2)  (1295 274)  (1295 274)  LC_1 Logic Functioning bit
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1270 275)  (1270 275)  routing T_24_17.sp4_r_v_b_29 <X> T_24_17.lc_trk_g0_5
 (26 3)  (1278 275)  (1278 275)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 275)  (1282 275)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (41 3)  (1293 275)  (1293 275)  LC_1 Logic Functioning bit
 (43 3)  (1295 275)  (1295 275)  LC_1 Logic Functioning bit
 (0 4)  (1252 276)  (1252 276)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 276)  (1253 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1278 276)  (1278 276)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 276)  (1280 276)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 276)  (1283 276)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (45 4)  (1297 276)  (1297 276)  LC_2 Logic Functioning bit
 (50 4)  (1302 276)  (1302 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1252 277)  (1252 277)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 277)  (1253 277)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/cen
 (27 5)  (1279 277)  (1279 277)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 277)  (1288 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (51 5)  (1303 277)  (1303 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (1273 278)  (1273 278)  routing T_24_17.lft_op_7 <X> T_24_17.lc_trk_g1_7
 (22 6)  (1274 278)  (1274 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1276 278)  (1276 278)  routing T_24_17.lft_op_7 <X> T_24_17.lc_trk_g1_7
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 278)  (1288 278)  LC_3 Logic Functioning bit
 (38 6)  (1290 278)  (1290 278)  LC_3 Logic Functioning bit
 (41 6)  (1293 278)  (1293 278)  LC_3 Logic Functioning bit
 (43 6)  (1295 278)  (1295 278)  LC_3 Logic Functioning bit
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 279)  (1289 279)  LC_3 Logic Functioning bit
 (39 7)  (1291 279)  (1291 279)  LC_3 Logic Functioning bit
 (41 7)  (1293 279)  (1293 279)  LC_3 Logic Functioning bit
 (43 7)  (1295 279)  (1295 279)  LC_3 Logic Functioning bit
 (14 8)  (1266 280)  (1266 280)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g2_0
 (15 8)  (1267 280)  (1267 280)  routing T_24_17.tnl_op_1 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (1277 280)  (1277 280)  routing T_24_17.wire_logic_cluster/lc_2/out <X> T_24_17.lc_trk_g2_2
 (26 8)  (1278 280)  (1278 280)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 280)  (1280 280)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 280)  (1283 280)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 280)  (1284 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 280)  (1289 280)  LC_4 Logic Functioning bit
 (41 8)  (1293 280)  (1293 280)  LC_4 Logic Functioning bit
 (43 8)  (1295 280)  (1295 280)  LC_4 Logic Functioning bit
 (45 8)  (1297 280)  (1297 280)  LC_4 Logic Functioning bit
 (50 8)  (1302 280)  (1302 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1303 280)  (1303 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1266 281)  (1266 281)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g2_0
 (16 9)  (1268 281)  (1268 281)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g2_0
 (17 9)  (1269 281)  (1269 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (1270 281)  (1270 281)  routing T_24_17.tnl_op_1 <X> T_24_17.lc_trk_g2_1
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1279 281)  (1279 281)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 281)  (1280 281)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 281)  (1281 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 281)  (1288 281)  LC_4 Logic Functioning bit
 (41 9)  (1293 281)  (1293 281)  LC_4 Logic Functioning bit
 (43 9)  (1295 281)  (1295 281)  LC_4 Logic Functioning bit
 (15 10)  (1267 282)  (1267 282)  routing T_24_17.sp4_h_l_24 <X> T_24_17.lc_trk_g2_5
 (16 10)  (1268 282)  (1268 282)  routing T_24_17.sp4_h_l_24 <X> T_24_17.lc_trk_g2_5
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 282)  (1270 282)  routing T_24_17.sp4_h_l_24 <X> T_24_17.lc_trk_g2_5
 (22 12)  (1274 284)  (1274 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 284)  (1275 284)  routing T_24_17.sp4_v_t_30 <X> T_24_17.lc_trk_g3_3
 (24 12)  (1276 284)  (1276 284)  routing T_24_17.sp4_v_t_30 <X> T_24_17.lc_trk_g3_3
 (14 13)  (1266 285)  (1266 285)  routing T_24_17.tnl_op_0 <X> T_24_17.lc_trk_g3_0
 (15 13)  (1267 285)  (1267 285)  routing T_24_17.tnl_op_0 <X> T_24_17.lc_trk_g3_0
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (16 14)  (1268 286)  (1268 286)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g3_5
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 286)  (1270 286)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g3_5
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g3_5


RAM_Tile_25_17

 (22 0)  (1328 272)  (1328 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 272)  (1329 272)  routing T_25_17.sp12_h_r_11 <X> T_25_17.lc_trk_g0_3
 (26 0)  (1332 272)  (1332 272)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 274)  (1314 274)  routing T_25_17.sp4_h_r_5 <X> T_25_17.sp4_h_l_36
 (10 2)  (1316 274)  (1316 274)  routing T_25_17.sp4_h_r_5 <X> T_25_17.sp4_h_l_36
 (11 2)  (1317 274)  (1317 274)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_t_39
 (12 2)  (1318 274)  (1318 274)  routing T_25_17.sp4_v_b_2 <X> T_25_17.sp4_h_l_39
 (26 3)  (1332 275)  (1332 275)  routing T_25_17.lc_trk_g0_3 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (16 4)  (1322 276)  (1322 276)  routing T_25_17.sp12_h_l_14 <X> T_25_17.lc_trk_g1_1
 (17 4)  (1323 276)  (1323 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (1332 276)  (1332 276)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_2
 (18 5)  (1324 277)  (1324 277)  routing T_25_17.sp12_h_l_14 <X> T_25_17.lc_trk_g1_1
 (22 5)  (1328 277)  (1328 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 277)  (1329 277)  routing T_25_17.sp12_h_l_9 <X> T_25_17.lc_trk_g1_2
 (27 5)  (1333 277)  (1333 277)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_2
 (28 5)  (1334 277)  (1334 277)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_v_b_13 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 278)  (1324 278)  routing T_25_17.sp4_v_b_13 <X> T_25_17.lc_trk_g1_5
 (10 7)  (1316 279)  (1316 279)  routing T_25_17.sp4_h_l_46 <X> T_25_17.sp4_v_t_41
 (11 7)  (1317 279)  (1317 279)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (16 7)  (1322 279)  (1322 279)  routing T_25_17.sp12_h_r_12 <X> T_25_17.lc_trk_g1_4
 (17 7)  (1323 279)  (1323 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp4_v_b_13 <X> T_25_17.lc_trk_g1_5
 (22 7)  (1328 279)  (1328 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1329 279)  (1329 279)  routing T_25_17.sp12_h_r_14 <X> T_25_17.lc_trk_g1_6
 (26 7)  (1332 279)  (1332 279)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_3
 (27 7)  (1333 279)  (1333 279)  routing T_25_17.lc_trk_g1_2 <X> T_25_17.input0_3
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (25 8)  (1331 280)  (1331 280)  routing T_25_17.sp4_v_b_34 <X> T_25_17.lc_trk_g2_2
 (22 9)  (1328 281)  (1328 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_34 lc_trk_g2_2
 (23 9)  (1329 281)  (1329 281)  routing T_25_17.sp4_v_b_34 <X> T_25_17.lc_trk_g2_2
 (25 9)  (1331 281)  (1331 281)  routing T_25_17.sp4_v_b_34 <X> T_25_17.lc_trk_g2_2
 (27 9)  (1333 281)  (1333 281)  routing T_25_17.lc_trk_g1_1 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (11 10)  (1317 282)  (1317 282)  routing T_25_17.sp4_h_l_38 <X> T_25_17.sp4_v_t_45
 (14 10)  (1320 282)  (1320 282)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (26 10)  (1332 282)  (1332 282)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_5
 (15 11)  (1321 283)  (1321 283)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (16 11)  (1322 283)  (1322 283)  routing T_25_17.sp4_h_r_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (1332 283)  (1332 283)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_5
 (27 11)  (1333 283)  (1333 283)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (26 13)  (1332 285)  (1332 285)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_6
 (28 13)  (1334 285)  (1334 285)  routing T_25_17.lc_trk_g2_2 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (11 14)  (1317 286)  (1317 286)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_v_t_46
 (15 14)  (1321 286)  (1321 286)  routing T_25_17.sp12_v_b_5 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 286)  (1324 286)  routing T_25_17.sp12_v_b_5 <X> T_25_17.lc_trk_g3_5
 (26 14)  (1332 286)  (1332 286)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.input0_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (12 15)  (1318 287)  (1318 287)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_v_t_46
 (18 15)  (1324 287)  (1324 287)  routing T_25_17.sp12_v_b_5 <X> T_25_17.lc_trk_g3_5
 (27 15)  (1333 287)  (1333 287)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7


LogicTile_26_17

 (8 14)  (1356 286)  (1356 286)  routing T_26_17.sp4_v_t_47 <X> T_26_17.sp4_h_l_47
 (9 14)  (1357 286)  (1357 286)  routing T_26_17.sp4_v_t_47 <X> T_26_17.sp4_h_l_47
 (11 14)  (1359 286)  (1359 286)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_t_46


LogicTile_27_17

 (12 2)  (1414 274)  (1414 274)  routing T_27_17.sp4_v_t_45 <X> T_27_17.sp4_h_l_39
 (11 3)  (1413 275)  (1413 275)  routing T_27_17.sp4_v_t_45 <X> T_27_17.sp4_h_l_39
 (13 3)  (1415 275)  (1415 275)  routing T_27_17.sp4_v_t_45 <X> T_27_17.sp4_h_l_39


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (2 4)  (1512 276)  (1512 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 7)  (1521 279)  (1521 279)  routing T_29_17.sp4_h_r_5 <X> T_29_17.sp4_h_l_40


LogicTile_30_17

 (3 3)  (1567 275)  (1567 275)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_l_23
 (5 12)  (1569 284)  (1569 284)  routing T_30_17.sp4_v_t_44 <X> T_30_17.sp4_h_r_9


LogicTile_32_17

 (8 8)  (1680 280)  (1680 280)  routing T_32_17.sp4_h_l_42 <X> T_32_17.sp4_h_r_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (6 2)  (1732 274)  (1732 274)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (11 2)  (1737 274)  (1737 274)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_t_13
 (12 2)  (1738 274)  (1738 274)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_t_13
 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (1726 275)  (1726 275)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (8 3)  (1734 275)  (1734 275)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g0_3
 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_b_1
 (14 3)  (1740 275)  (1740 275)  routing T_33_17.span4_horz_7 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_1 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_0 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 8)  (1731 280)  (1731 280)  routing T_33_17.span4_horz_33 <X> T_33_17.lc_trk_g1_1
 (6 8)  (1732 280)  (1732 280)  routing T_33_17.span4_horz_33 <X> T_33_17.lc_trk_g1_1
 (7 8)  (1733 280)  (1733 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (1734 280)  (1734 280)  routing T_33_17.span4_horz_33 <X> T_33_17.lc_trk_g1_1
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 9)  (1730 281)  (1730 281)  routing T_33_17.span4_vert_b_0 <X> T_33_17.lc_trk_g1_0
 (5 9)  (1731 281)  (1731 281)  routing T_33_17.span4_vert_b_0 <X> T_33_17.lc_trk_g1_0
 (7 9)  (1733 281)  (1733 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_3_16

 (17 6)  (143 262)  (143 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (144 263)  (144 263)  routing T_3_16.sp4_r_v_b_29 <X> T_3_16.lc_trk_g1_5
 (26 8)  (152 264)  (152 264)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (158 264)  (158 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 264)  (159 264)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 264)  (160 264)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 264)  (162 264)  LC_4 Logic Functioning bit
 (38 8)  (164 264)  (164 264)  LC_4 Logic Functioning bit
 (52 8)  (178 264)  (178 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (153 265)  (153 265)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 265)  (155 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 265)  (163 265)  LC_4 Logic Functioning bit
 (39 9)  (165 265)  (165 265)  LC_4 Logic Functioning bit
 (14 12)  (140 268)  (140 268)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g3_0
 (15 13)  (141 269)  (141 269)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g3_0
 (17 13)  (143 269)  (143 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_4_16

 (14 0)  (194 256)  (194 256)  routing T_4_16.wire_logic_cluster/lc_0/out <X> T_4_16.lc_trk_g0_0
 (26 0)  (206 256)  (206 256)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 256)  (208 256)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 256)  (209 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 256)  (211 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 256)  (212 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 256)  (214 256)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (222 256)  (222 256)  LC_0 Logic Functioning bit
 (43 0)  (223 256)  (223 256)  LC_0 Logic Functioning bit
 (45 0)  (225 256)  (225 256)  LC_0 Logic Functioning bit
 (17 1)  (197 257)  (197 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (209 257)  (209 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 257)  (210 257)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 257)  (211 257)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 257)  (212 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (217 257)  (217 257)  LC_0 Logic Functioning bit
 (39 1)  (219 257)  (219 257)  LC_0 Logic Functioning bit
 (42 1)  (222 257)  (222 257)  LC_0 Logic Functioning bit
 (43 1)  (223 257)  (223 257)  LC_0 Logic Functioning bit
 (0 2)  (180 258)  (180 258)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (181 258)  (181 258)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (194 258)  (194 258)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (15 3)  (195 259)  (195 259)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (16 3)  (196 259)  (196 259)  routing T_4_16.sp4_h_l_1 <X> T_4_16.lc_trk_g0_4
 (17 3)  (197 259)  (197 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 263)  (205 263)  routing T_4_16.sp4_r_v_b_30 <X> T_4_16.lc_trk_g1_6
 (21 8)  (201 264)  (201 264)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g2_3
 (22 8)  (202 264)  (202 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (203 264)  (203 264)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g2_3
 (21 9)  (201 265)  (201 265)  routing T_4_16.sp4_v_t_22 <X> T_4_16.lc_trk_g2_3


LogicTile_5_16

 (15 0)  (249 256)  (249 256)  routing T_5_16.top_op_1 <X> T_5_16.lc_trk_g0_1
 (17 0)  (251 256)  (251 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (252 257)  (252 257)  routing T_5_16.top_op_1 <X> T_5_16.lc_trk_g0_1
 (22 2)  (256 258)  (256 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (257 258)  (257 258)  routing T_5_16.sp4_v_b_23 <X> T_5_16.lc_trk_g0_7
 (24 2)  (258 258)  (258 258)  routing T_5_16.sp4_v_b_23 <X> T_5_16.lc_trk_g0_7
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 4)  (262 260)  (262 260)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 260)  (263 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 260)  (264 260)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 260)  (265 260)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 260)  (266 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 260)  (267 260)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 260)  (272 260)  LC_2 Logic Functioning bit
 (39 4)  (273 260)  (273 260)  LC_2 Logic Functioning bit
 (42 4)  (276 260)  (276 260)  LC_2 Logic Functioning bit
 (43 4)  (277 260)  (277 260)  LC_2 Logic Functioning bit
 (27 5)  (261 261)  (261 261)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 261)  (262 261)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 261)  (264 261)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 261)  (266 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 261)  (267 261)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.input_2_2
 (35 5)  (269 261)  (269 261)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.input_2_2
 (37 5)  (271 261)  (271 261)  LC_2 Logic Functioning bit
 (38 5)  (272 261)  (272 261)  LC_2 Logic Functioning bit
 (41 5)  (275 261)  (275 261)  LC_2 Logic Functioning bit
 (42 5)  (276 261)  (276 261)  LC_2 Logic Functioning bit
 (0 6)  (234 262)  (234 262)  routing T_5_16.glb_netwk_2 <X> T_5_16.glb2local_0
 (1 6)  (235 262)  (235 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (27 6)  (261 262)  (261 262)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 262)  (262 262)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 262)  (264 262)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 262)  (265 262)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 262)  (267 262)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 262)  (271 262)  LC_3 Logic Functioning bit
 (40 6)  (274 262)  (274 262)  LC_3 Logic Functioning bit
 (42 6)  (276 262)  (276 262)  LC_3 Logic Functioning bit
 (43 6)  (277 262)  (277 262)  LC_3 Logic Functioning bit
 (50 6)  (284 262)  (284 262)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (264 263)  (264 263)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (271 263)  (271 263)  LC_3 Logic Functioning bit
 (40 7)  (274 263)  (274 263)  LC_3 Logic Functioning bit
 (42 7)  (276 263)  (276 263)  LC_3 Logic Functioning bit
 (43 7)  (277 263)  (277 263)  LC_3 Logic Functioning bit
 (26 8)  (260 264)  (260 264)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 264)  (263 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 264)  (267 264)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 264)  (268 264)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (273 264)  (273 264)  LC_4 Logic Functioning bit
 (40 8)  (274 264)  (274 264)  LC_4 Logic Functioning bit
 (41 8)  (275 264)  (275 264)  LC_4 Logic Functioning bit
 (42 8)  (276 264)  (276 264)  LC_4 Logic Functioning bit
 (50 8)  (284 264)  (284 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (256 265)  (256 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (259 265)  (259 265)  routing T_5_16.sp4_r_v_b_34 <X> T_5_16.lc_trk_g2_2
 (26 9)  (260 265)  (260 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 265)  (261 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 265)  (262 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 265)  (265 265)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 265)  (270 265)  LC_4 Logic Functioning bit
 (38 9)  (272 265)  (272 265)  LC_4 Logic Functioning bit
 (39 9)  (273 265)  (273 265)  LC_4 Logic Functioning bit
 (41 9)  (275 265)  (275 265)  LC_4 Logic Functioning bit
 (52 9)  (286 265)  (286 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (249 266)  (249 266)  routing T_5_16.sp4_v_t_32 <X> T_5_16.lc_trk_g2_5
 (16 10)  (250 266)  (250 266)  routing T_5_16.sp4_v_t_32 <X> T_5_16.lc_trk_g2_5
 (17 10)  (251 266)  (251 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (256 266)  (256 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (259 266)  (259 266)  routing T_5_16.bnl_op_6 <X> T_5_16.lc_trk_g2_6
 (14 11)  (248 267)  (248 267)  routing T_5_16.sp4_h_l_17 <X> T_5_16.lc_trk_g2_4
 (15 11)  (249 267)  (249 267)  routing T_5_16.sp4_h_l_17 <X> T_5_16.lc_trk_g2_4
 (16 11)  (250 267)  (250 267)  routing T_5_16.sp4_h_l_17 <X> T_5_16.lc_trk_g2_4
 (17 11)  (251 267)  (251 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (255 267)  (255 267)  routing T_5_16.sp4_r_v_b_39 <X> T_5_16.lc_trk_g2_7
 (22 11)  (256 267)  (256 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (259 267)  (259 267)  routing T_5_16.bnl_op_6 <X> T_5_16.lc_trk_g2_6
 (17 12)  (251 268)  (251 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (252 269)  (252 269)  routing T_5_16.sp4_r_v_b_41 <X> T_5_16.lc_trk_g3_1
 (22 13)  (256 269)  (256 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 269)  (257 269)  routing T_5_16.sp4_v_b_42 <X> T_5_16.lc_trk_g3_2
 (24 13)  (258 269)  (258 269)  routing T_5_16.sp4_v_b_42 <X> T_5_16.lc_trk_g3_2
 (22 14)  (256 270)  (256 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 270)  (257 270)  routing T_5_16.sp4_v_b_47 <X> T_5_16.lc_trk_g3_7
 (24 14)  (258 270)  (258 270)  routing T_5_16.sp4_v_b_47 <X> T_5_16.lc_trk_g3_7
 (26 14)  (260 270)  (260 270)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 270)  (262 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 270)  (263 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 270)  (264 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 270)  (265 270)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 270)  (266 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (51 14)  (285 270)  (285 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (286 270)  (286 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (287 270)  (287 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (260 271)  (260 271)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 271)  (263 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 271)  (264 271)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (41 15)  (275 271)  (275 271)  LC_7 Logic Functioning bit
 (43 15)  (277 271)  (277 271)  LC_7 Logic Functioning bit
 (48 15)  (282 271)  (282 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_16

 (26 0)  (314 256)  (314 256)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 256)  (318 256)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 256)  (321 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (328 256)  (328 256)  LC_0 Logic Functioning bit
 (41 0)  (329 256)  (329 256)  LC_0 Logic Functioning bit
 (42 0)  (330 256)  (330 256)  LC_0 Logic Functioning bit
 (43 0)  (331 256)  (331 256)  LC_0 Logic Functioning bit
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 257)  (312 257)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g0_2
 (25 1)  (313 257)  (313 257)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g0_2
 (26 1)  (314 257)  (314 257)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 257)  (315 257)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 257)  (316 257)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 257)  (318 257)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (40 1)  (328 257)  (328 257)  LC_0 Logic Functioning bit
 (42 1)  (330 257)  (330 257)  LC_0 Logic Functioning bit
 (21 2)  (309 258)  (309 258)  routing T_6_16.sp4_h_l_2 <X> T_6_16.lc_trk_g0_7
 (22 2)  (310 258)  (310 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 258)  (311 258)  routing T_6_16.sp4_h_l_2 <X> T_6_16.lc_trk_g0_7
 (24 2)  (312 258)  (312 258)  routing T_6_16.sp4_h_l_2 <X> T_6_16.lc_trk_g0_7
 (28 4)  (316 260)  (316 260)  routing T_6_16.lc_trk_g2_3 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 260)  (325 260)  LC_2 Logic Functioning bit
 (39 4)  (327 260)  (327 260)  LC_2 Logic Functioning bit
 (27 5)  (315 261)  (315 261)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g2_3 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 261)  (325 261)  LC_2 Logic Functioning bit
 (39 5)  (327 261)  (327 261)  LC_2 Logic Functioning bit
 (41 5)  (329 261)  (329 261)  LC_2 Logic Functioning bit
 (43 5)  (331 261)  (331 261)  LC_2 Logic Functioning bit
 (47 5)  (335 261)  (335 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (301 262)  (301 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.sp4_v_t_40
 (12 7)  (300 263)  (300 263)  routing T_6_16.sp4_h_r_5 <X> T_6_16.sp4_v_t_40
 (15 8)  (303 264)  (303 264)  routing T_6_16.sp4_v_t_28 <X> T_6_16.lc_trk_g2_1
 (16 8)  (304 264)  (304 264)  routing T_6_16.sp4_v_t_28 <X> T_6_16.lc_trk_g2_1
 (17 8)  (305 264)  (305 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (309 264)  (309 264)  routing T_6_16.sp4_v_t_22 <X> T_6_16.lc_trk_g2_3
 (22 8)  (310 264)  (310 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 264)  (311 264)  routing T_6_16.sp4_v_t_22 <X> T_6_16.lc_trk_g2_3
 (27 8)  (315 264)  (315 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 264)  (316 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 264)  (321 264)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 264)  (323 264)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.input_2_4
 (40 8)  (328 264)  (328 264)  LC_4 Logic Functioning bit
 (41 8)  (329 264)  (329 264)  LC_4 Logic Functioning bit
 (21 9)  (309 265)  (309 265)  routing T_6_16.sp4_v_t_22 <X> T_6_16.lc_trk_g2_3
 (26 9)  (314 265)  (314 265)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 265)  (318 265)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 265)  (320 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (321 265)  (321 265)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.input_2_4
 (34 9)  (322 265)  (322 265)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.input_2_4
 (35 9)  (323 265)  (323 265)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.input_2_4
 (39 9)  (327 265)  (327 265)  LC_4 Logic Functioning bit
 (40 9)  (328 265)  (328 265)  LC_4 Logic Functioning bit
 (41 9)  (329 265)  (329 265)  LC_4 Logic Functioning bit
 (42 9)  (330 265)  (330 265)  LC_4 Logic Functioning bit
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (315 266)  (315 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 266)  (316 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 266)  (318 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 266)  (323 266)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.input_2_5
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (37 10)  (325 266)  (325 266)  LC_5 Logic Functioning bit
 (40 10)  (328 266)  (328 266)  LC_5 Logic Functioning bit
 (41 10)  (329 266)  (329 266)  LC_5 Logic Functioning bit
 (15 11)  (303 267)  (303 267)  routing T_6_16.sp4_v_t_33 <X> T_6_16.lc_trk_g2_4
 (16 11)  (304 267)  (304 267)  routing T_6_16.sp4_v_t_33 <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (309 267)  (309 267)  routing T_6_16.sp4_r_v_b_39 <X> T_6_16.lc_trk_g2_7
 (28 11)  (316 267)  (316 267)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 267)  (318 267)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 267)  (320 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 267)  (321 267)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.input_2_5
 (34 11)  (322 267)  (322 267)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.input_2_5
 (35 11)  (323 267)  (323 267)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.input_2_5
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (39 11)  (327 267)  (327 267)  LC_5 Logic Functioning bit
 (40 11)  (328 267)  (328 267)  LC_5 Logic Functioning bit
 (43 11)  (331 267)  (331 267)  LC_5 Logic Functioning bit
 (53 11)  (341 267)  (341 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (302 268)  (302 268)  routing T_6_16.sp4_v_t_21 <X> T_6_16.lc_trk_g3_0
 (16 12)  (304 268)  (304 268)  routing T_6_16.sp4_v_t_12 <X> T_6_16.lc_trk_g3_1
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 268)  (306 268)  routing T_6_16.sp4_v_t_12 <X> T_6_16.lc_trk_g3_1
 (14 13)  (302 269)  (302 269)  routing T_6_16.sp4_v_t_21 <X> T_6_16.lc_trk_g3_0
 (16 13)  (304 269)  (304 269)  routing T_6_16.sp4_v_t_21 <X> T_6_16.lc_trk_g3_0
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (19 13)  (307 269)  (307 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (311 269)  (311 269)  routing T_6_16.sp4_v_b_42 <X> T_6_16.lc_trk_g3_2
 (24 13)  (312 269)  (312 269)  routing T_6_16.sp4_v_b_42 <X> T_6_16.lc_trk_g3_2
 (21 14)  (309 270)  (309 270)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7
 (22 14)  (310 270)  (310 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 270)  (311 270)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7
 (21 15)  (309 271)  (309 271)  routing T_6_16.sp4_v_t_26 <X> T_6_16.lc_trk_g3_7
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (311 271)  (311 271)  routing T_6_16.sp12_v_b_14 <X> T_6_16.lc_trk_g3_6


LogicTile_7_16

 (26 0)  (368 256)  (368 256)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 256)  (369 256)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 256)  (373 256)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (382 256)  (382 256)  LC_0 Logic Functioning bit
 (46 0)  (388 256)  (388 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 257)  (372 257)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 257)  (373 257)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 257)  (375 257)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_0
 (34 1)  (376 257)  (376 257)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_0
 (14 2)  (356 258)  (356 258)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (16 2)  (358 258)  (358 258)  routing T_7_16.sp4_v_b_5 <X> T_7_16.lc_trk_g0_5
 (17 2)  (359 258)  (359 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (360 258)  (360 258)  routing T_7_16.sp4_v_b_5 <X> T_7_16.lc_trk_g0_5
 (22 2)  (364 258)  (364 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 258)  (365 258)  routing T_7_16.sp4_v_b_23 <X> T_7_16.lc_trk_g0_7
 (24 2)  (366 258)  (366 258)  routing T_7_16.sp4_v_b_23 <X> T_7_16.lc_trk_g0_7
 (15 3)  (357 259)  (357 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 5)  (364 261)  (364 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 261)  (365 261)  routing T_7_16.sp4_h_r_2 <X> T_7_16.lc_trk_g1_2
 (24 5)  (366 261)  (366 261)  routing T_7_16.sp4_h_r_2 <X> T_7_16.lc_trk_g1_2
 (25 5)  (367 261)  (367 261)  routing T_7_16.sp4_h_r_2 <X> T_7_16.lc_trk_g1_2
 (8 6)  (350 262)  (350 262)  routing T_7_16.sp4_v_t_47 <X> T_7_16.sp4_h_l_41
 (9 6)  (351 262)  (351 262)  routing T_7_16.sp4_v_t_47 <X> T_7_16.sp4_h_l_41
 (10 6)  (352 262)  (352 262)  routing T_7_16.sp4_v_t_47 <X> T_7_16.sp4_h_l_41
 (11 6)  (353 262)  (353 262)  routing T_7_16.sp4_v_b_9 <X> T_7_16.sp4_v_t_40
 (13 6)  (355 262)  (355 262)  routing T_7_16.sp4_v_b_9 <X> T_7_16.sp4_v_t_40
 (16 8)  (358 264)  (358 264)  routing T_7_16.sp4_v_t_12 <X> T_7_16.lc_trk_g2_1
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 264)  (360 264)  routing T_7_16.sp4_v_t_12 <X> T_7_16.lc_trk_g2_1
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 266)  (372 266)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 266)  (373 266)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (375 267)  (375 267)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.input_2_5
 (36 11)  (378 267)  (378 267)  LC_5 Logic Functioning bit
 (38 11)  (380 267)  (380 267)  LC_5 Logic Functioning bit
 (41 11)  (383 267)  (383 267)  LC_5 Logic Functioning bit
 (43 11)  (385 267)  (385 267)  LC_5 Logic Functioning bit
 (14 12)  (356 268)  (356 268)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g3_0
 (15 12)  (357 268)  (357 268)  routing T_7_16.sp4_v_t_28 <X> T_7_16.lc_trk_g3_1
 (16 12)  (358 268)  (358 268)  routing T_7_16.sp4_v_t_28 <X> T_7_16.lc_trk_g3_1
 (17 12)  (359 268)  (359 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (368 268)  (368 268)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 268)  (372 268)  routing T_7_16.lc_trk_g0_5 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (40 12)  (382 268)  (382 268)  LC_6 Logic Functioning bit
 (41 12)  (383 268)  (383 268)  LC_6 Logic Functioning bit
 (42 12)  (384 268)  (384 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (50 12)  (392 268)  (392 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (394 268)  (394 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (358 269)  (358 269)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g3_0
 (17 13)  (359 269)  (359 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (28 13)  (370 269)  (370 269)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (38 13)  (380 269)  (380 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (40 13)  (382 269)  (382 269)  LC_6 Logic Functioning bit
 (41 13)  (383 269)  (383 269)  LC_6 Logic Functioning bit
 (42 13)  (384 269)  (384 269)  LC_6 Logic Functioning bit
 (43 13)  (385 269)  (385 269)  LC_6 Logic Functioning bit
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 256)  (412 256)  routing T_8_16.sp12_h_l_6 <X> T_8_16.lc_trk_g0_1
 (17 0)  (413 256)  (413 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (25 0)  (421 256)  (421 256)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g0_2
 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 257)  (418 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 257)  (419 257)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g0_2
 (24 1)  (420 257)  (420 257)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g0_2
 (25 1)  (421 257)  (421 257)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g0_2
 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_bram/ram/WCLKE
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (36 9)  (432 265)  (432 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (14 10)  (410 266)  (410 266)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (14 11)  (410 267)  (410 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (15 11)  (411 267)  (411 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (16 11)  (412 267)  (412 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (12 0)  (450 256)  (450 256)  routing T_9_16.sp4_v_b_2 <X> T_9_16.sp4_h_r_2
 (21 0)  (459 256)  (459 256)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g0_3
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g0_3
 (11 1)  (449 257)  (449 257)  routing T_9_16.sp4_v_b_2 <X> T_9_16.sp4_h_r_2
 (21 1)  (459 257)  (459 257)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g0_3
 (9 3)  (447 259)  (447 259)  routing T_9_16.sp4_v_b_1 <X> T_9_16.sp4_v_t_36
 (11 3)  (449 259)  (449 259)  routing T_9_16.sp4_h_r_6 <X> T_9_16.sp4_h_l_39
 (13 3)  (451 259)  (451 259)  routing T_9_16.sp4_h_r_6 <X> T_9_16.sp4_h_l_39
 (15 4)  (453 260)  (453 260)  routing T_9_16.bot_op_1 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (39 4)  (477 260)  (477 260)  LC_2 Logic Functioning bit
 (40 4)  (478 260)  (478 260)  LC_2 Logic Functioning bit
 (42 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.bot_op_2 <X> T_9_16.lc_trk_g1_2
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (479 261)  (479 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (46 5)  (484 261)  (484 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 262)  (468 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 262)  (478 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (42 6)  (480 262)  (480 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (9 7)  (447 263)  (447 263)  routing T_9_16.sp4_v_b_4 <X> T_9_16.sp4_v_t_41
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_v_b_22 <X> T_9_16.lc_trk_g1_6
 (24 7)  (462 263)  (462 263)  routing T_9_16.sp4_v_b_22 <X> T_9_16.lc_trk_g1_6
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.input_2_3
 (35 7)  (473 263)  (473 263)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.input_2_3
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (21 8)  (459 264)  (459 264)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g2_3
 (22 8)  (460 264)  (460 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 264)  (461 264)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g2_3
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (15 9)  (453 265)  (453 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (41 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (6 10)  (444 266)  (444 266)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_v_t_43
 (16 10)  (454 266)  (454 266)  routing T_9_16.sp12_v_t_10 <X> T_9_16.lc_trk_g2_5
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 10)  (466 266)  (466 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 266)  (478 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (50 10)  (488 266)  (488 266)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (464 267)  (464 267)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (40 11)  (478 267)  (478 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (25 12)  (463 268)  (463 268)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (42 14)  (480 270)  (480 270)  LC_7 Logic Functioning bit
 (50 14)  (488 270)  (488 270)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (442 271)  (442 271)  routing T_9_16.sp4_v_b_4 <X> T_9_16.sp4_h_l_44
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit
 (53 15)  (491 271)  (491 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_16

 (8 0)  (500 256)  (500 256)  routing T_10_16.sp4_v_b_7 <X> T_10_16.sp4_h_r_1
 (9 0)  (501 256)  (501 256)  routing T_10_16.sp4_v_b_7 <X> T_10_16.sp4_h_r_1
 (10 0)  (502 256)  (502 256)  routing T_10_16.sp4_v_b_7 <X> T_10_16.sp4_h_r_1
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (517 256)  (517 256)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (40 0)  (532 256)  (532 256)  LC_0 Logic Functioning bit
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (15 1)  (507 257)  (507 257)  routing T_10_16.bot_op_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (25 1)  (517 257)  (517 257)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (9 2)  (501 258)  (501 258)  routing T_10_16.sp4_v_b_1 <X> T_10_16.sp4_h_l_36
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (16 2)  (508 258)  (508 258)  routing T_10_16.sp4_v_b_5 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 258)  (510 258)  routing T_10_16.sp4_v_b_5 <X> T_10_16.lc_trk_g0_5
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.input_2_1
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.input_2_1
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (14 4)  (506 260)  (506 260)  routing T_10_16.sp4_v_b_8 <X> T_10_16.lc_trk_g1_0
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (40 4)  (532 260)  (532 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (50 4)  (542 260)  (542 260)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (495 261)  (495 261)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_h_r_0
 (14 5)  (506 261)  (506 261)  routing T_10_16.sp4_v_b_8 <X> T_10_16.lc_trk_g1_0
 (16 5)  (508 261)  (508 261)  routing T_10_16.sp4_v_b_8 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (46 5)  (538 261)  (538 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (507 262)  (507 262)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g1_5
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g1_5
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 263)  (525 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (15 8)  (507 264)  (507 264)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g2_1
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g2_1
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (50 8)  (542 264)  (542 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (16 10)  (508 266)  (508 266)  routing T_10_16.sp12_v_t_10 <X> T_10_16.lc_trk_g2_5
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (513 266)  (513 266)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g2_7
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (513 267)  (513 267)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g2_7
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.sp4_r_v_b_38 <X> T_10_16.lc_trk_g2_6
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (16 12)  (508 268)  (508 268)  routing T_10_16.sp12_v_t_6 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (47 12)  (539 268)  (539 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (506 269)  (506 269)  routing T_10_16.sp4_r_v_b_40 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_r_v_b_42 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_t_16 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_v_t_16 <X> T_10_16.lc_trk_g3_5
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (37 14)  (529 270)  (529 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (41 14)  (533 270)  (533 270)  LC_7 Logic Functioning bit
 (43 14)  (535 270)  (535 270)  LC_7 Logic Functioning bit
 (10 15)  (502 271)  (502 271)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_v_t_47
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g3_6
 (24 15)  (516 271)  (516 271)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g3_6
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (39 15)  (531 271)  (531 271)  LC_7 Logic Functioning bit
 (40 15)  (532 271)  (532 271)  LC_7 Logic Functioning bit
 (42 15)  (534 271)  (534 271)  LC_7 Logic Functioning bit
 (46 15)  (538 271)  (538 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_16

 (5 0)  (551 256)  (551 256)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_0
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 256)  (581 256)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.input_2_0
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (4 1)  (550 257)  (550 257)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_0
 (6 1)  (552 257)  (552 257)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_0
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 257)  (579 257)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (40 1)  (586 257)  (586 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (21 2)  (567 258)  (567 258)  routing T_11_16.sp4_v_b_7 <X> T_11_16.lc_trk_g0_7
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_v_b_7 <X> T_11_16.lc_trk_g0_7
 (25 2)  (571 258)  (571 258)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (50 2)  (596 258)  (596 258)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (559 259)  (559 259)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_l_39
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp4_h_r_4 <X> T_11_16.lc_trk_g0_4
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp4_h_r_4 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp4_h_r_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (14 4)  (560 260)  (560 260)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 260)  (581 260)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.input_2_2
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (14 5)  (560 261)  (560 261)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (16 5)  (562 261)  (562 261)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 262)  (564 262)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.bot_op_7 <X> T_11_16.lc_trk_g1_7
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_v_t_1 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (564 263)  (564 263)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g1_5
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (15 8)  (561 264)  (561 264)  routing T_11_16.sp4_v_t_28 <X> T_11_16.lc_trk_g2_1
 (16 8)  (562 264)  (562 264)  routing T_11_16.sp4_v_t_28 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 264)  (567 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 264)  (569 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.sp4_v_b_26 <X> T_11_16.lc_trk_g2_2
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (14 9)  (560 265)  (560 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_v_b_26 <X> T_11_16.lc_trk_g2_2
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 265)  (573 265)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (8 10)  (554 266)  (554 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (9 10)  (555 266)  (555 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (21 10)  (567 266)  (567 266)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (40 10)  (586 266)  (586 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (13 11)  (559 267)  (559 267)  routing T_11_16.sp4_v_b_3 <X> T_11_16.sp4_h_l_45
 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (567 267)  (567 267)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.input_2_5
 (34 11)  (580 267)  (580 267)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.input_2_5
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 269)  (561 269)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (52 13)  (598 269)  (598 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (10 14)  (556 270)  (556 270)  routing T_11_16.sp4_v_b_5 <X> T_11_16.sp4_h_l_47
 (14 14)  (560 270)  (560 270)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g3_4
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g3_5
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (40 14)  (586 270)  (586 270)  LC_7 Logic Functioning bit
 (42 14)  (588 270)  (588 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (50 14)  (596 270)  (596 270)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (564 271)  (564 271)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g3_5
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 271)  (576 271)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (41 15)  (587 271)  (587 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (12 0)  (612 256)  (612 256)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (52 0)  (652 256)  (652 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (611 257)  (611 257)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (13 1)  (613 257)  (613 257)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_r_2
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_0
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (47 1)  (647 257)  (647 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 258)  (635 258)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_1
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (15 3)  (615 259)  (615 259)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_1
 (35 3)  (635 259)  (635 259)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (40 3)  (640 259)  (640 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (11 6)  (611 262)  (611 262)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_t_40
 (13 6)  (613 262)  (613 262)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_t_40
 (14 6)  (614 262)  (614 262)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (12 7)  (612 263)  (612 263)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_t_40
 (14 7)  (614 263)  (614 263)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (16 7)  (616 263)  (616 263)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (12 8)  (612 264)  (612 264)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_r_8
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (18 9)  (618 265)  (618 265)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (21 10)  (621 266)  (621 266)  routing T_12_16.sp4_h_r_39 <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 266)  (623 266)  routing T_12_16.sp4_h_r_39 <X> T_12_16.lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.sp4_h_r_39 <X> T_12_16.lc_trk_g2_7
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (40 10)  (640 266)  (640 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 267)  (633 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (34 11)  (634 267)  (634 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_5
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (12 12)  (612 268)  (612 268)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_h_r_11
 (15 12)  (615 268)  (615 268)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.bnl_op_2 <X> T_12_16.lc_trk_g3_2
 (13 13)  (613 269)  (613 269)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_h_r_11
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.bnl_op_2 <X> T_12_16.lc_trk_g3_2
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 271)  (618 271)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5


LogicTile_13_16

 (15 0)  (669 256)  (669 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 256)  (677 256)  routing T_13_16.sp12_h_r_11 <X> T_13_16.lc_trk_g0_3
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_0
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_0
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (659 258)  (659 258)  routing T_13_16.sp4_v_b_0 <X> T_13_16.sp4_h_l_37
 (15 2)  (669 258)  (669 258)  routing T_13_16.bot_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 258)  (675 258)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g0_7
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_1
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_1
 (35 3)  (689 259)  (689 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_1
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (15 4)  (669 260)  (669 260)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (662 261)  (662 261)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_4
 (9 5)  (663 261)  (663 261)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_4
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 262)  (707 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (662 263)  (662 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (9 7)  (663 263)  (663 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (10 7)  (664 263)  (664 263)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_41
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (14 9)  (668 265)  (668 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (668 266)  (668 266)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g2_4
 (21 10)  (675 266)  (675 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 266)  (677 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (4 11)  (658 267)  (658 267)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_h_l_43
 (6 11)  (660 267)  (660 267)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_h_l_43
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (675 267)  (675 267)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (14 12)  (668 268)  (668 268)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g3_0
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp12_v_b_11 <X> T_13_16.lc_trk_g3_3
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 269)  (668 269)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (4 14)  (658 270)  (658 270)  routing T_13_16.sp4_v_b_1 <X> T_13_16.sp4_v_t_44
 (6 14)  (660 270)  (660 270)  routing T_13_16.sp4_v_b_1 <X> T_13_16.sp4_v_t_44
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_v_b_47 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_v_b_47 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_16

 (2 0)  (710 256)  (710 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp12_h_r_16 <X> T_14_16.lc_trk_g0_0
 (16 1)  (724 257)  (724 257)  routing T_14_16.sp12_h_r_16 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (4 2)  (712 258)  (712 258)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_37
 (5 3)  (713 259)  (713 259)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_37
 (10 3)  (718 259)  (718 259)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_t_36
 (15 4)  (723 260)  (723 260)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g1_1
 (16 4)  (724 260)  (724 260)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g1_6
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.sp12_h_l_5 <X> T_14_16.lc_trk_g1_6
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (748 266)  (748 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_v_b_10 <X> T_14_16.sp4_h_l_47


LogicTile_15_16

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_b_1
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_v_b_11 <X> T_15_16.sp4_h_l_41
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (46 6)  (808 262)  (808 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 262)  (809 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (783 263)  (783 263)  routing T_15_16.sp4_r_v_b_31 <X> T_15_16.lc_trk_g1_7
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_3
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (15 8)  (777 264)  (777 264)  routing T_15_16.sp4_v_t_28 <X> T_15_16.lc_trk_g2_1
 (16 8)  (778 264)  (778 264)  routing T_15_16.sp4_v_t_28 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 271)  (762 271)  routing T_15_16.glb_netwk_2 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.input_2_0
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (47 0)  (863 256)  (863 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp12_h_r_13 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (46 2)  (862 258)  (862 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp12_h_r_12 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.input_2_1
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (47 3)  (863 259)  (863 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (841 260)  (841 260)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g1_2
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 260)  (851 260)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.input_2_2
 (46 4)  (862 260)  (862 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (831 261)  (831 261)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 261)  (839 261)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g1_2
 (25 5)  (841 261)  (841 261)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g1_2
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (51 5)  (867 261)  (867 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (831 262)  (831 262)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (16 6)  (832 262)  (832 262)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (14 7)  (830 263)  (830 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (15 7)  (831 263)  (831 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (16 7)  (832 263)  (832 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (834 263)  (834 263)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (3 8)  (819 264)  (819 264)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_v_b_1
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_v_t_12 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_v_t_12 <X> T_16_16.lc_trk_g2_1
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (15 9)  (831 265)  (831 265)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (849 265)  (849 265)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.input_2_4
 (48 9)  (864 265)  (864 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (819 266)  (819 266)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_h_l_22
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g2_7
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_5
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g2_7
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_5
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp4_v_t_22 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_v_t_22 <X> T_16_16.lc_trk_g3_3
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (13 13)  (829 269)  (829 269)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_r_11
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp4_v_t_22 <X> T_16_16.lc_trk_g3_3
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 269)  (849 269)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.input_2_6
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (46 13)  (862 269)  (862 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (867 269)  (867 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (816 271)  (816 271)  routing T_16_16.glb_netwk_2 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_r_v_b_45 <X> T_16_16.lc_trk_g3_5


LogicTile_17_16

 (8 0)  (882 256)  (882 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (10 0)  (884 256)  (884 256)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_1
 (11 0)  (885 256)  (885 256)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_v_b_2
 (15 0)  (889 256)  (889 256)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g0_1
 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 256)  (892 256)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g0_1
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (914 256)  (914 256)  LC_0 Logic Functioning bit
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_v_b_2
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g0_2
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 257)  (908 257)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.input_2_0
 (14 2)  (888 258)  (888 258)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g0_4
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp12_h_l_18 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (50 2)  (924 258)  (924 258)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (882 259)  (882 259)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_t_36
 (9 3)  (883 259)  (883 259)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_t_36
 (10 3)  (884 259)  (884 259)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_t_36
 (14 3)  (888 259)  (888 259)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g0_4
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (892 259)  (892 259)  routing T_17_16.sp12_h_l_18 <X> T_17_16.lc_trk_g0_5
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g0_6
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (10 4)  (884 260)  (884 260)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_h_r_4
 (15 4)  (889 260)  (889 260)  routing T_17_16.sp4_h_r_9 <X> T_17_16.lc_trk_g1_1
 (16 4)  (890 260)  (890 260)  routing T_17_16.sp4_h_r_9 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.sp4_h_r_9 <X> T_17_16.lc_trk_g1_1
 (4 6)  (878 262)  (878 262)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (11 6)  (885 262)  (885 262)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (13 6)  (887 262)  (887 262)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (14 6)  (888 262)  (888 262)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g1_4
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g1_5
 (21 6)  (895 262)  (895 262)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 262)  (899 262)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (879 263)  (879 263)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (12 7)  (886 263)  (886 263)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 263)  (897 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_3
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (886 264)  (886 264)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_8
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g2_3
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 264)  (901 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 264)  (914 264)  LC_4 Logic Functioning bit
 (13 9)  (887 265)  (887 265)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_h_r_8
 (14 9)  (888 265)  (888 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (15 9)  (889 265)  (889 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.input_2_4
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 266)  (909 266)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_5
 (40 10)  (914 266)  (914 266)  LC_5 Logic Functioning bit
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 267)  (908 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_5
 (35 11)  (909 267)  (909 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_5
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g3_1
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 268)  (914 268)  LC_6 Logic Functioning bit
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 269)  (907 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_6
 (34 13)  (908 269)  (908 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_6
 (8 14)  (882 270)  (882 270)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_47
 (10 14)  (884 270)  (884 270)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_47
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g3_5
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (12 0)  (940 256)  (940 256)  routing T_18_16.sp4_v_t_39 <X> T_18_16.sp4_h_r_2
 (15 0)  (943 256)  (943 256)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (16 0)  (944 256)  (944 256)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (16 1)  (944 257)  (944 257)  routing T_18_16.sp12_h_r_8 <X> T_18_16.lc_trk_g0_0
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_h_r_1 <X> T_18_16.lc_trk_g0_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_h_r_2 <X> T_18_16.lc_trk_g0_2
 (24 1)  (952 257)  (952 257)  routing T_18_16.sp4_h_r_2 <X> T_18_16.lc_trk_g0_2
 (25 1)  (953 257)  (953 257)  routing T_18_16.sp4_h_r_2 <X> T_18_16.lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (3 2)  (931 258)  (931 258)  routing T_18_16.sp12_v_t_23 <X> T_18_16.sp12_h_l_23
 (25 2)  (953 258)  (953 258)  routing T_18_16.bnr_op_6 <X> T_18_16.lc_trk_g0_6
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (46 2)  (974 258)  (974 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (6 3)  (934 259)  (934 259)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_h_l_37
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.bnr_op_6 <X> T_18_16.lc_trk_g0_6
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 259)  (959 259)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (25 4)  (953 260)  (953 260)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g1_2
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 261)  (951 261)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g1_2
 (25 6)  (953 262)  (953 262)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g1_6
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (40 6)  (968 262)  (968 262)  LC_3 Logic Functioning bit
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 263)  (951 263)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g1_6
 (25 7)  (953 263)  (953 263)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g1_6
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (26 8)  (954 264)  (954 264)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 264)  (955 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 264)  (963 264)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_4
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (51 8)  (979 264)  (979 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (932 265)  (932 265)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_h_r_6
 (6 9)  (934 265)  (934 265)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_h_r_6
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 265)  (961 265)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_4
 (48 9)  (976 265)  (976 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (981 265)  (981 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (936 266)  (936 266)  routing T_18_16.sp4_v_t_42 <X> T_18_16.sp4_h_l_42
 (9 10)  (937 266)  (937 266)  routing T_18_16.sp4_v_t_42 <X> T_18_16.sp4_h_l_42
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 10)  (943 266)  (943 266)  routing T_18_16.rgt_op_5 <X> T_18_16.lc_trk_g2_5
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 266)  (946 266)  routing T_18_16.rgt_op_5 <X> T_18_16.lc_trk_g2_5
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.tnl_op_7 <X> T_18_16.lc_trk_g2_7
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (949 267)  (949 267)  routing T_18_16.tnl_op_7 <X> T_18_16.lc_trk_g2_7
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g2_6
 (24 11)  (952 267)  (952 267)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g2_6
 (8 12)  (936 268)  (936 268)  routing T_18_16.sp4_v_b_10 <X> T_18_16.sp4_h_r_10
 (9 12)  (937 268)  (937 268)  routing T_18_16.sp4_v_b_10 <X> T_18_16.sp4_h_r_10
 (21 12)  (949 268)  (949 268)  routing T_18_16.sp4_h_r_35 <X> T_18_16.lc_trk_g3_3
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp4_h_r_35 <X> T_18_16.lc_trk_g3_3
 (24 12)  (952 268)  (952 268)  routing T_18_16.sp4_h_r_35 <X> T_18_16.lc_trk_g3_3
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 268)  (956 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 268)  (968 268)  LC_6 Logic Functioning bit
 (42 12)  (970 268)  (970 268)  LC_6 Logic Functioning bit
 (14 13)  (942 269)  (942 269)  routing T_18_16.sp4_r_v_b_40 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (15 14)  (943 270)  (943 270)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (12 15)  (940 271)  (940 271)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_v_t_46
 (18 15)  (946 271)  (946 271)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g3_5


LogicTile_19_16

 (4 1)  (986 257)  (986 257)  routing T_19_16.sp4_v_t_42 <X> T_19_16.sp4_h_r_0
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1005 257)  (1005 257)  routing T_19_16.sp12_h_r_10 <X> T_19_16.lc_trk_g0_2
 (5 2)  (987 258)  (987 258)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_h_l_37
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 258)  (1000 258)  routing T_19_16.bnr_op_5 <X> T_19_16.lc_trk_g0_5
 (21 2)  (1003 258)  (1003 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 258)  (1005 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (4 3)  (986 259)  (986 259)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_h_l_37
 (14 3)  (996 259)  (996 259)  routing T_19_16.top_op_4 <X> T_19_16.lc_trk_g0_4
 (15 3)  (997 259)  (997 259)  routing T_19_16.top_op_4 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1000 259)  (1000 259)  routing T_19_16.bnr_op_5 <X> T_19_16.lc_trk_g0_5
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (8 4)  (990 260)  (990 260)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_4
 (9 4)  (991 260)  (991 260)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_4
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (53 4)  (1035 260)  (1035 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (4 6)  (986 262)  (986 262)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_v_t_38
 (6 6)  (988 262)  (988 262)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_v_t_38
 (9 6)  (991 262)  (991 262)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_l_41
 (12 6)  (994 262)  (994 262)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_h_r_7 <X> T_19_16.lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp4_h_r_7 <X> T_19_16.lc_trk_g1_7
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g1_6
 (26 6)  (1008 262)  (1008 262)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 262)  (1012 262)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 262)  (1017 262)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_3
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (5 7)  (987 263)  (987 263)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_v_t_38
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.sp4_h_r_7 <X> T_19_16.lc_trk_g1_7
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g1_6
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 263)  (1014 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 263)  (1015 263)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_3
 (35 7)  (1017 263)  (1017 263)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.input_2_3
 (8 8)  (990 264)  (990 264)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_h_r_7
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (40 8)  (1022 264)  (1022 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (50 8)  (1032 264)  (1032 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (1022 265)  (1022 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (3 10)  (985 266)  (985 266)  routing T_19_16.sp12_h_r_1 <X> T_19_16.sp12_h_l_22
 (21 10)  (1003 266)  (1003 266)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g2_7
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g2_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (42 10)  (1024 266)  (1024 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (50 10)  (1032 266)  (1032 266)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (985 267)  (985 267)  routing T_19_16.sp12_h_r_1 <X> T_19_16.sp12_h_l_22
 (14 11)  (996 267)  (996 267)  routing T_19_16.sp4_h_l_17 <X> T_19_16.lc_trk_g2_4
 (15 11)  (997 267)  (997 267)  routing T_19_16.sp4_h_l_17 <X> T_19_16.lc_trk_g2_4
 (16 11)  (998 267)  (998 267)  routing T_19_16.sp4_h_l_17 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.rgt_op_3 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.rgt_op_3 <X> T_19_16.lc_trk_g3_3
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 268)  (1017 268)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.input_2_6
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (16 13)  (998 269)  (998 269)  routing T_19_16.sp12_v_b_8 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 269)  (1014 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (47 13)  (1029 269)  (1029 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (16 14)  (998 270)  (998 270)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 270)  (1000 270)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 270)  (1006 270)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g3_7
 (11 15)  (993 271)  (993 271)  routing T_19_16.sp4_h_r_11 <X> T_19_16.sp4_h_l_46
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_v_b_37 <X> T_19_16.lc_trk_g3_5
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g3_6
 (24 15)  (1006 271)  (1006 271)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g3_6


LogicTile_20_16

 (14 1)  (1050 257)  (1050 257)  routing T_20_16.sp12_h_r_16 <X> T_20_16.lc_trk_g0_0
 (16 1)  (1052 257)  (1052 257)  routing T_20_16.sp12_h_r_16 <X> T_20_16.lc_trk_g0_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (15 2)  (1051 258)  (1051 258)  routing T_20_16.bot_op_5 <X> T_20_16.lc_trk_g0_5
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (8 3)  (1044 259)  (1044 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (9 3)  (1045 259)  (1045 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (14 3)  (1050 259)  (1050 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (15 4)  (1051 260)  (1051 260)  routing T_20_16.top_op_1 <X> T_20_16.lc_trk_g1_1
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 260)  (1063 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 260)  (1071 260)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_2
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (46 4)  (1082 260)  (1082 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1083 260)  (1083 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (1054 261)  (1054 261)  routing T_20_16.top_op_1 <X> T_20_16.lc_trk_g1_1
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 261)  (1066 261)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 261)  (1068 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1069 261)  (1069 261)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_2
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (43 5)  (1079 261)  (1079 261)  LC_2 Logic Functioning bit
 (53 5)  (1089 261)  (1089 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (1045 262)  (1045 262)  routing T_20_16.sp4_v_b_4 <X> T_20_16.sp4_h_l_41
 (12 6)  (1048 262)  (1048 262)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (46 6)  (1082 262)  (1082 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (10 7)  (1046 263)  (1046 263)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_t_41
 (11 7)  (1047 263)  (1047 263)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (13 7)  (1049 263)  (1049 263)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (47 7)  (1083 263)  (1083 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.tnl_op_7 <X> T_20_16.lc_trk_g2_7
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_r_v_b_36 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1057 267)  (1057 267)  routing T_20_16.tnl_op_7 <X> T_20_16.lc_trk_g2_7
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 268)  (1059 268)  routing T_20_16.sp4_v_t_30 <X> T_20_16.lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.sp4_v_t_30 <X> T_20_16.lc_trk_g3_3
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g3_2
 (11 13)  (1047 269)  (1047 269)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_h_r_11
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 269)  (1059 269)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g3_2
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 270)  (1063 270)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 270)  (1071 270)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.input_2_7
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (39 14)  (1075 270)  (1075 270)  LC_7 Logic Functioning bit
 (43 14)  (1079 270)  (1079 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (0 15)  (1036 271)  (1036 271)  routing T_20_16.glb_netwk_2 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (1039 271)  (1039 271)  routing T_20_16.sp12_h_l_22 <X> T_20_16.sp12_v_t_22
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 271)  (1068 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 271)  (1069 271)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.input_2_7
 (35 15)  (1071 271)  (1071 271)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.input_2_7
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (38 15)  (1074 271)  (1074 271)  LC_7 Logic Functioning bit
 (43 15)  (1079 271)  (1079 271)  LC_7 Logic Functioning bit
 (47 15)  (1083 271)  (1083 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_16

 (26 0)  (1116 256)  (1116 256)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 256)  (1125 256)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.input_2_0
 (46 0)  (1136 256)  (1136 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1117 257)  (1117 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 257)  (1120 257)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 257)  (1123 257)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.input_2_0
 (35 1)  (1125 257)  (1125 257)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.input_2_0
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 258)  (1101 258)  routing T_21_16.sp4_v_b_6 <X> T_21_16.sp4_v_t_39
 (13 2)  (1103 258)  (1103 258)  routing T_21_16.sp4_v_b_6 <X> T_21_16.sp4_v_t_39
 (15 2)  (1105 258)  (1105 258)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g0_5
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (11 3)  (1101 259)  (1101 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_h_l_39
 (13 3)  (1103 259)  (1103 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_h_l_39
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (25 3)  (1115 259)  (1115 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (9 4)  (1099 260)  (1099 260)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_h_r_4
 (26 4)  (1116 260)  (1116 260)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 260)  (1123 260)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (52 4)  (1142 260)  (1142 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (4 6)  (1094 262)  (1094 262)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp12_h_r_23 <X> T_21_16.lc_trk_g1_7
 (5 7)  (1095 263)  (1095 263)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (21 7)  (1111 263)  (1111 263)  routing T_21_16.sp12_h_r_23 <X> T_21_16.lc_trk_g1_7
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 263)  (1113 263)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g1_6
 (24 7)  (1114 263)  (1114 263)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g1_6
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (8 9)  (1098 265)  (1098 265)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_v_b_7
 (9 9)  (1099 265)  (1099 265)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_v_b_7
 (10 9)  (1100 265)  (1100 265)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_v_b_7
 (18 9)  (1108 265)  (1108 265)  routing T_21_16.sp4_r_v_b_33 <X> T_21_16.lc_trk_g2_1
 (5 10)  (1095 266)  (1095 266)  routing T_21_16.sp4_v_b_6 <X> T_21_16.sp4_h_l_43
 (21 10)  (1111 266)  (1111 266)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g2_7
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (1102 267)  (1102 267)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_v_t_45
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 267)  (1115 267)  routing T_21_16.sp4_r_v_b_38 <X> T_21_16.lc_trk_g2_6
 (0 12)  (1090 268)  (1090 268)  routing T_21_16.glb_netwk_2 <X> T_21_16.glb2local_3
 (1 12)  (1091 268)  (1091 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (5 12)  (1095 268)  (1095 268)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_r_9
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 268)  (1125 268)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_6
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (52 12)  (1142 268)  (1142 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1124 269)  (1124 269)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_6
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (46 13)  (1136 269)  (1136 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (1095 270)  (1095 270)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_l_44
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.bnl_op_5 <X> T_21_16.lc_trk_g3_5
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1113 270)  (1113 270)  routing T_21_16.sp12_v_b_23 <X> T_21_16.lc_trk_g3_7
 (26 14)  (1116 270)  (1116 270)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 270)  (1124 270)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (37 14)  (1127 270)  (1127 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (45 14)  (1135 270)  (1135 270)  LC_7 Logic Functioning bit
 (48 14)  (1138 270)  (1138 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (6 15)  (1096 271)  (1096 271)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_l_44
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.bnl_op_5 <X> T_21_16.lc_trk_g3_5
 (21 15)  (1111 271)  (1111 271)  routing T_21_16.sp12_v_b_23 <X> T_21_16.lc_trk_g3_7
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (40 15)  (1130 271)  (1130 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 256)  (1179 256)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.input_2_0
 (37 0)  (1181 256)  (1181 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (45 0)  (1189 256)  (1189 256)  LC_0 Logic Functioning bit
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 257)  (1167 257)  routing T_22_16.sp4_h_r_2 <X> T_22_16.lc_trk_g0_2
 (24 1)  (1168 257)  (1168 257)  routing T_22_16.sp4_h_r_2 <X> T_22_16.lc_trk_g0_2
 (25 1)  (1169 257)  (1169 257)  routing T_22_16.sp4_h_r_2 <X> T_22_16.lc_trk_g0_2
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1178 257)  (1178 257)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.input_2_0
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (43 1)  (1187 257)  (1187 257)  LC_0 Logic Functioning bit
 (46 1)  (1190 257)  (1190 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1153 258)  (1153 258)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_h_l_36
 (10 2)  (1154 258)  (1154 258)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_h_l_36
 (14 2)  (1158 258)  (1158 258)  routing T_22_16.wire_logic_cluster/lc_4/out <X> T_22_16.lc_trk_g0_4
 (4 3)  (1148 259)  (1148 259)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_h_l_37
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 260)  (1149 260)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_h_r_3
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 261)  (1148 261)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_h_r_3
 (6 5)  (1150 261)  (1150 261)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_h_r_3
 (8 5)  (1152 261)  (1152 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (9 5)  (1153 261)  (1153 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (10 5)  (1154 261)  (1154 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1170 262)  (1170 262)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 262)  (1175 262)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (37 6)  (1181 262)  (1181 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (39 6)  (1183 262)  (1183 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (8 7)  (1152 263)  (1152 263)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_v_t_41
 (9 7)  (1153 263)  (1153 263)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_v_t_41
 (10 7)  (1154 263)  (1154 263)  routing T_22_16.sp4_h_r_10 <X> T_22_16.sp4_v_t_41
 (18 7)  (1162 263)  (1162 263)  routing T_22_16.sp4_r_v_b_29 <X> T_22_16.lc_trk_g1_5
 (26 7)  (1170 263)  (1170 263)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 263)  (1171 263)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 263)  (1172 263)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 263)  (1174 263)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (1181 263)  (1181 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (4 8)  (1148 264)  (1148 264)  routing T_22_16.sp4_h_l_43 <X> T_22_16.sp4_v_b_6
 (14 8)  (1158 264)  (1158 264)  routing T_22_16.rgt_op_0 <X> T_22_16.lc_trk_g2_0
 (15 8)  (1159 264)  (1159 264)  routing T_22_16.tnr_op_1 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1166 264)  (1166 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 264)  (1167 264)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g2_3
 (24 8)  (1168 264)  (1168 264)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g2_3
 (28 8)  (1172 264)  (1172 264)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 264)  (1177 264)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (50 8)  (1194 264)  (1194 264)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1149 265)  (1149 265)  routing T_22_16.sp4_h_l_43 <X> T_22_16.sp4_v_b_6
 (15 9)  (1159 265)  (1159 265)  routing T_22_16.rgt_op_0 <X> T_22_16.lc_trk_g2_0
 (17 9)  (1161 265)  (1161 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 265)  (1167 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (25 9)  (1169 265)  (1169 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (26 9)  (1170 265)  (1170 265)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 265)  (1171 265)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 265)  (1172 265)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 265)  (1175 265)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (41 9)  (1185 265)  (1185 265)  LC_4 Logic Functioning bit
 (43 9)  (1187 265)  (1187 265)  LC_4 Logic Functioning bit
 (48 9)  (1192 265)  (1192 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (1148 266)  (1148 266)  routing T_22_16.sp4_h_r_0 <X> T_22_16.sp4_v_t_43
 (6 10)  (1150 266)  (1150 266)  routing T_22_16.sp4_h_r_0 <X> T_22_16.sp4_v_t_43
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g2_6
 (26 10)  (1170 266)  (1170 266)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 266)  (1175 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 266)  (1177 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (37 10)  (1181 266)  (1181 266)  LC_5 Logic Functioning bit
 (38 10)  (1182 266)  (1182 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (5 11)  (1149 267)  (1149 267)  routing T_22_16.sp4_h_r_0 <X> T_22_16.sp4_v_t_43
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 267)  (1175 267)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (1160 269)  (1160 269)  routing T_22_16.sp12_v_b_8 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp4_r_v_b_43 <X> T_22_16.lc_trk_g3_3
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.tnr_op_2 <X> T_22_16.lc_trk_g3_2
 (26 13)  (1170 269)  (1170 269)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 269)  (1171 269)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (4 14)  (1148 270)  (1148 270)  routing T_22_16.sp4_h_r_3 <X> T_22_16.sp4_v_t_44
 (6 14)  (1150 270)  (1150 270)  routing T_22_16.sp4_h_r_3 <X> T_22_16.sp4_v_t_44
 (14 14)  (1158 270)  (1158 270)  routing T_22_16.sp4_v_b_36 <X> T_22_16.lc_trk_g3_4
 (26 14)  (1170 270)  (1170 270)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g2_0 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (39 14)  (1183 270)  (1183 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (5 15)  (1149 271)  (1149 271)  routing T_22_16.sp4_h_r_3 <X> T_22_16.sp4_v_t_44
 (8 15)  (1152 271)  (1152 271)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_v_t_47
 (10 15)  (1154 271)  (1154 271)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_v_t_47
 (14 15)  (1158 271)  (1158 271)  routing T_22_16.sp4_v_b_36 <X> T_22_16.lc_trk_g3_4
 (16 15)  (1160 271)  (1160 271)  routing T_22_16.sp4_v_b_36 <X> T_22_16.lc_trk_g3_4
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g3_6
 (24 15)  (1168 271)  (1168 271)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g3_6
 (27 15)  (1171 271)  (1171 271)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (26 0)  (1224 256)  (1224 256)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (1240 256)  (1240 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (45 0)  (1243 256)  (1243 256)  LC_0 Logic Functioning bit
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1224 257)  (1224 257)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 257)  (1225 257)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 257)  (1228 257)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 257)  (1229 257)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1232 257)  (1232 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.input_2_0
 (35 1)  (1233 257)  (1233 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.input_2_0
 (37 1)  (1235 257)  (1235 257)  LC_0 Logic Functioning bit
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (42 1)  (1240 257)  (1240 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (0 2)  (1198 258)  (1198 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1202 258)  (1202 258)  routing T_23_16.sp4_v_b_4 <X> T_23_16.sp4_v_t_37
 (6 2)  (1204 258)  (1204 258)  routing T_23_16.sp4_v_b_4 <X> T_23_16.sp4_v_t_37
 (11 2)  (1209 258)  (1209 258)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_t_39
 (22 2)  (1220 258)  (1220 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1222 258)  (1222 258)  routing T_23_16.bot_op_7 <X> T_23_16.lc_trk_g0_7
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 258)  (1228 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (37 2)  (1235 258)  (1235 258)  LC_1 Logic Functioning bit
 (38 2)  (1236 258)  (1236 258)  LC_1 Logic Functioning bit
 (39 2)  (1237 258)  (1237 258)  LC_1 Logic Functioning bit
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (14 3)  (1212 259)  (1212 259)  routing T_23_16.top_op_4 <X> T_23_16.lc_trk_g0_4
 (15 3)  (1213 259)  (1213 259)  routing T_23_16.top_op_4 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1220 259)  (1220 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 259)  (1222 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (25 3)  (1223 259)  (1223 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 259)  (1225 259)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 259)  (1228 259)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (1 4)  (1199 260)  (1199 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1202 260)  (1202 260)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3
 (6 4)  (1204 260)  (1204 260)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 260)  (1222 260)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g1_3
 (25 4)  (1223 260)  (1223 260)  routing T_23_16.bnr_op_2 <X> T_23_16.lc_trk_g1_2
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 260)  (1226 260)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (50 4)  (1248 260)  (1248 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 261)  (1199 261)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (5 5)  (1203 261)  (1203 261)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_3
 (21 5)  (1219 261)  (1219 261)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g1_3
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1223 261)  (1223 261)  routing T_23_16.bnr_op_2 <X> T_23_16.lc_trk_g1_2
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (40 5)  (1238 261)  (1238 261)  LC_2 Logic Functioning bit
 (42 5)  (1240 261)  (1240 261)  LC_2 Logic Functioning bit
 (11 6)  (1209 262)  (1209 262)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_v_t_40
 (15 6)  (1213 262)  (1213 262)  routing T_23_16.top_op_5 <X> T_23_16.lc_trk_g1_5
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1219 262)  (1219 262)  routing T_23_16.lft_op_7 <X> T_23_16.lc_trk_g1_7
 (22 6)  (1220 262)  (1220 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 262)  (1222 262)  routing T_23_16.lft_op_7 <X> T_23_16.lc_trk_g1_7
 (8 7)  (1206 263)  (1206 263)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_t_41
 (18 7)  (1216 263)  (1216 263)  routing T_23_16.top_op_5 <X> T_23_16.lc_trk_g1_5
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1222 263)  (1222 263)  routing T_23_16.bot_op_6 <X> T_23_16.lc_trk_g1_6
 (22 8)  (1220 264)  (1220 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1221 264)  (1221 264)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g2_3
 (25 8)  (1223 264)  (1223 264)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g2_2
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 264)  (1232 264)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 264)  (1233 264)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.input_2_4
 (42 8)  (1240 264)  (1240 264)  LC_4 Logic Functioning bit
 (43 8)  (1241 264)  (1241 264)  LC_4 Logic Functioning bit
 (45 8)  (1243 264)  (1243 264)  LC_4 Logic Functioning bit
 (9 9)  (1207 265)  (1207 265)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_v_b_7
 (21 9)  (1219 265)  (1219 265)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g2_3
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1224 265)  (1224 265)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 265)  (1225 265)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 265)  (1226 265)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 265)  (1229 265)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 265)  (1230 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1232 265)  (1232 265)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.input_2_4
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (38 9)  (1236 265)  (1236 265)  LC_4 Logic Functioning bit
 (42 9)  (1240 265)  (1240 265)  LC_4 Logic Functioning bit
 (43 9)  (1241 265)  (1241 265)  LC_4 Logic Functioning bit
 (3 10)  (1201 266)  (1201 266)  routing T_23_16.sp12_v_t_22 <X> T_23_16.sp12_h_l_22
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1221 267)  (1221 267)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1221 268)  (1221 268)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g3_3
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 268)  (1228 268)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 268)  (1232 268)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 268)  (1233 268)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.input_2_6
 (42 12)  (1240 268)  (1240 268)  LC_6 Logic Functioning bit
 (43 12)  (1241 268)  (1241 268)  LC_6 Logic Functioning bit
 (45 12)  (1243 268)  (1243 268)  LC_6 Logic Functioning bit
 (21 13)  (1219 269)  (1219 269)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g3_3
 (22 13)  (1220 269)  (1220 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 269)  (1221 269)  routing T_23_16.sp4_v_b_42 <X> T_23_16.lc_trk_g3_2
 (24 13)  (1222 269)  (1222 269)  routing T_23_16.sp4_v_b_42 <X> T_23_16.lc_trk_g3_2
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 269)  (1226 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 269)  (1228 269)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 269)  (1230 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1233 269)  (1233 269)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.input_2_6
 (36 13)  (1234 269)  (1234 269)  LC_6 Logic Functioning bit
 (38 13)  (1236 269)  (1236 269)  LC_6 Logic Functioning bit
 (42 13)  (1240 269)  (1240 269)  LC_6 Logic Functioning bit
 (43 13)  (1241 269)  (1241 269)  LC_6 Logic Functioning bit
 (6 14)  (1204 270)  (1204 270)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_t_44


LogicTile_24_16

 (14 1)  (1266 257)  (1266 257)  routing T_24_16.top_op_0 <X> T_24_16.lc_trk_g0_0
 (15 1)  (1267 257)  (1267 257)  routing T_24_16.top_op_0 <X> T_24_16.lc_trk_g0_0
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1276 257)  (1276 257)  routing T_24_16.bot_op_2 <X> T_24_16.lc_trk_g0_2
 (28 2)  (1280 258)  (1280 258)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 258)  (1282 258)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 258)  (1283 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 258)  (1285 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 258)  (1286 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 258)  (1292 258)  LC_1 Logic Functioning bit
 (42 2)  (1294 258)  (1294 258)  LC_1 Logic Functioning bit
 (47 2)  (1299 258)  (1299 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (13 3)  (1265 259)  (1265 259)  routing T_24_16.sp4_v_b_9 <X> T_24_16.sp4_h_l_39
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (1292 259)  (1292 259)  LC_1 Logic Functioning bit
 (42 3)  (1294 259)  (1294 259)  LC_1 Logic Functioning bit
 (47 3)  (1299 259)  (1299 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 5)  (1263 261)  (1263 261)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_h_r_5
 (0 6)  (1252 262)  (1252 262)  routing T_24_16.glb_netwk_2 <X> T_24_16.glb2local_0
 (1 6)  (1253 262)  (1253 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (17 8)  (1269 264)  (1269 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1270 264)  (1270 264)  routing T_24_16.bnl_op_1 <X> T_24_16.lc_trk_g2_1
 (22 8)  (1274 264)  (1274 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 264)  (1275 264)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g2_3
 (24 8)  (1276 264)  (1276 264)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g2_3
 (18 9)  (1270 265)  (1270 265)  routing T_24_16.bnl_op_1 <X> T_24_16.lc_trk_g2_1
 (21 9)  (1273 265)  (1273 265)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g2_3
 (4 10)  (1256 266)  (1256 266)  routing T_24_16.sp4_v_b_10 <X> T_24_16.sp4_v_t_43
 (6 10)  (1258 266)  (1258 266)  routing T_24_16.sp4_v_b_10 <X> T_24_16.sp4_v_t_43
 (14 10)  (1266 266)  (1266 266)  routing T_24_16.sp4_h_r_44 <X> T_24_16.lc_trk_g2_4
 (22 10)  (1274 266)  (1274 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (1279 266)  (1279 266)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 266)  (1280 266)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 266)  (1282 266)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 266)  (1283 266)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (37 10)  (1289 266)  (1289 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (39 10)  (1291 266)  (1291 266)  LC_5 Logic Functioning bit
 (41 10)  (1293 266)  (1293 266)  LC_5 Logic Functioning bit
 (46 10)  (1298 266)  (1298 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1266 267)  (1266 267)  routing T_24_16.sp4_h_r_44 <X> T_24_16.lc_trk_g2_4
 (15 11)  (1267 267)  (1267 267)  routing T_24_16.sp4_h_r_44 <X> T_24_16.lc_trk_g2_4
 (16 11)  (1268 267)  (1268 267)  routing T_24_16.sp4_h_r_44 <X> T_24_16.lc_trk_g2_4
 (17 11)  (1269 267)  (1269 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 267)  (1284 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1285 267)  (1285 267)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.input_2_5
 (35 11)  (1287 267)  (1287 267)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.input_2_5
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (37 11)  (1289 267)  (1289 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (39 11)  (1291 267)  (1291 267)  LC_5 Logic Functioning bit
 (40 11)  (1292 267)  (1292 267)  LC_5 Logic Functioning bit
 (42 11)  (1294 267)  (1294 267)  LC_5 Logic Functioning bit
 (48 11)  (1300 267)  (1300 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1303 267)  (1303 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 14)  (1263 270)  (1263 270)  routing T_24_16.sp4_h_r_5 <X> T_24_16.sp4_v_t_46
 (13 14)  (1265 270)  (1265 270)  routing T_24_16.sp4_h_r_5 <X> T_24_16.sp4_v_t_46
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1278 270)  (1278 270)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 270)  (1281 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 270)  (1284 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 270)  (1288 270)  LC_7 Logic Functioning bit
 (38 14)  (1290 270)  (1290 270)  LC_7 Logic Functioning bit
 (41 14)  (1293 270)  (1293 270)  LC_7 Logic Functioning bit
 (43 14)  (1295 270)  (1295 270)  LC_7 Logic Functioning bit
 (12 15)  (1264 271)  (1264 271)  routing T_24_16.sp4_h_r_5 <X> T_24_16.sp4_v_t_46
 (18 15)  (1270 271)  (1270 271)  routing T_24_16.sp4_r_v_b_45 <X> T_24_16.lc_trk_g3_5
 (26 15)  (1278 271)  (1278 271)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 271)  (1280 271)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 271)  (1281 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 271)  (1283 271)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 271)  (1289 271)  LC_7 Logic Functioning bit
 (39 15)  (1291 271)  (1291 271)  LC_7 Logic Functioning bit
 (41 15)  (1293 271)  (1293 271)  LC_7 Logic Functioning bit
 (43 15)  (1295 271)  (1295 271)  LC_7 Logic Functioning bit


RAM_Tile_25_16

 (4 1)  (1310 257)  (1310 257)  routing T_25_16.sp4_h_l_41 <X> T_25_16.sp4_h_r_0
 (6 1)  (1312 257)  (1312 257)  routing T_25_16.sp4_h_l_41 <X> T_25_16.sp4_h_r_0
 (5 10)  (1311 266)  (1311 266)  routing T_25_16.sp4_v_t_43 <X> T_25_16.sp4_h_l_43
 (6 11)  (1312 267)  (1312 267)  routing T_25_16.sp4_v_t_43 <X> T_25_16.sp4_h_l_43


LogicTile_26_16

 (3 10)  (1351 266)  (1351 266)  routing T_26_16.sp12_v_t_22 <X> T_26_16.sp12_h_l_22


LogicTile_29_16

 (11 9)  (1521 265)  (1521 265)  routing T_29_16.sp4_h_l_37 <X> T_29_16.sp4_h_r_8
 (13 9)  (1523 265)  (1523 265)  routing T_29_16.sp4_h_l_37 <X> T_29_16.sp4_h_r_8


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_horz_45 <X> T_33_16.lc_trk_g0_5
 (6 4)  (1732 260)  (1732 260)  routing T_33_16.span4_horz_45 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 260)  (1734 260)  routing T_33_16.span4_horz_45 <X> T_33_16.lc_trk_g0_5
 (8 5)  (1734 261)  (1734 261)  routing T_33_16.span4_horz_45 <X> T_33_16.lc_trk_g0_5
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 268)  (1731 268)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g1_5
 (7 12)  (1733 268)  (1733 268)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 269)  (1734 269)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g1_5
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_1_15

 (11 8)  (29 248)  (29 248)  routing T_1_15.sp4_h_r_3 <X> T_1_15.sp4_v_b_8


LogicTile_2_15

 (22 1)  (94 241)  (94 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (95 241)  (95 241)  routing T_2_15.sp12_h_l_17 <X> T_2_15.lc_trk_g0_2
 (25 1)  (97 241)  (97 241)  routing T_2_15.sp12_h_l_17 <X> T_2_15.lc_trk_g0_2
 (21 4)  (93 244)  (93 244)  routing T_2_15.sp12_h_r_3 <X> T_2_15.lc_trk_g1_3
 (22 4)  (94 244)  (94 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 244)  (96 244)  routing T_2_15.sp12_h_r_3 <X> T_2_15.lc_trk_g1_3
 (21 5)  (93 245)  (93 245)  routing T_2_15.sp12_h_r_3 <X> T_2_15.lc_trk_g1_3
 (27 14)  (99 254)  (99 254)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 254)  (101 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 254)  (104 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 254)  (108 254)  LC_7 Logic Functioning bit
 (37 14)  (109 254)  (109 254)  LC_7 Logic Functioning bit
 (38 14)  (110 254)  (110 254)  LC_7 Logic Functioning bit
 (39 14)  (111 254)  (111 254)  LC_7 Logic Functioning bit
 (41 14)  (113 254)  (113 254)  LC_7 Logic Functioning bit
 (43 14)  (115 254)  (115 254)  LC_7 Logic Functioning bit
 (30 15)  (102 255)  (102 255)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 255)  (103 255)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 255)  (108 255)  LC_7 Logic Functioning bit
 (37 15)  (109 255)  (109 255)  LC_7 Logic Functioning bit
 (38 15)  (110 255)  (110 255)  LC_7 Logic Functioning bit
 (39 15)  (111 255)  (111 255)  LC_7 Logic Functioning bit
 (41 15)  (113 255)  (113 255)  LC_7 Logic Functioning bit
 (43 15)  (115 255)  (115 255)  LC_7 Logic Functioning bit
 (46 15)  (118 255)  (118 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_15

 (8 7)  (134 247)  (134 247)  routing T_3_15.sp4_h_r_10 <X> T_3_15.sp4_v_t_41
 (9 7)  (135 247)  (135 247)  routing T_3_15.sp4_h_r_10 <X> T_3_15.sp4_v_t_41
 (10 7)  (136 247)  (136 247)  routing T_3_15.sp4_h_r_10 <X> T_3_15.sp4_v_t_41


LogicTile_4_15

 (0 2)  (180 242)  (180 242)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (181 242)  (181 242)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (182 242)  (182 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (188 243)  (188 243)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_36
 (9 3)  (189 243)  (189 243)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_36
 (31 12)  (211 252)  (211 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 252)  (212 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 252)  (213 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 252)  (214 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 252)  (220 252)  LC_6 Logic Functioning bit
 (41 12)  (221 252)  (221 252)  LC_6 Logic Functioning bit
 (42 12)  (222 252)  (222 252)  LC_6 Logic Functioning bit
 (43 12)  (223 252)  (223 252)  LC_6 Logic Functioning bit
 (45 12)  (225 252)  (225 252)  LC_6 Logic Functioning bit
 (31 13)  (211 253)  (211 253)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (220 253)  (220 253)  LC_6 Logic Functioning bit
 (41 13)  (221 253)  (221 253)  LC_6 Logic Functioning bit
 (42 13)  (222 253)  (222 253)  LC_6 Logic Functioning bit
 (43 13)  (223 253)  (223 253)  LC_6 Logic Functioning bit
 (1 14)  (181 254)  (181 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (2 14)  (182 254)  (182 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (25 14)  (205 254)  (205 254)  routing T_4_15.wire_logic_cluster/lc_6/out <X> T_4_15.lc_trk_g3_6
 (0 15)  (180 255)  (180 255)  routing T_4_15.glb_netwk_2 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (202 255)  (202 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_15

 (17 0)  (251 240)  (251 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 240)  (252 240)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g0_1
 (0 2)  (234 242)  (234 242)  routing T_5_15.glb_netwk_6 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (235 242)  (235 242)  routing T_5_15.glb_netwk_6 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (236 242)  (236 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (259 242)  (259 242)  routing T_5_15.lft_op_6 <X> T_5_15.lc_trk_g0_6
 (29 2)  (263 242)  (263 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 242)  (264 242)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 242)  (265 242)  routing T_5_15.lc_trk_g0_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 242)  (266 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (279 242)  (279 242)  LC_1 Logic Functioning bit
 (17 3)  (251 243)  (251 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (256 243)  (256 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 243)  (258 243)  routing T_5_15.lft_op_6 <X> T_5_15.lc_trk_g0_6
 (29 3)  (263 243)  (263 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 243)  (264 243)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (40 3)  (274 243)  (274 243)  LC_1 Logic Functioning bit
 (41 3)  (275 243)  (275 243)  LC_1 Logic Functioning bit
 (42 3)  (276 243)  (276 243)  LC_1 Logic Functioning bit
 (43 3)  (277 243)  (277 243)  LC_1 Logic Functioning bit
 (51 3)  (285 243)  (285 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 6)  (234 246)  (234 246)  routing T_5_15.glb_netwk_2 <X> T_5_15.glb2local_0
 (1 6)  (235 246)  (235 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (3 10)  (237 250)  (237 250)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_h_l_22
 (3 11)  (237 251)  (237 251)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_h_l_22
 (19 13)  (253 253)  (253 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_15

 (14 1)  (302 241)  (302 241)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g0_0
 (15 1)  (303 241)  (303 241)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g0_0
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (8 3)  (296 243)  (296 243)  routing T_6_15.sp4_h_r_7 <X> T_6_15.sp4_v_t_36
 (9 3)  (297 243)  (297 243)  routing T_6_15.sp4_h_r_7 <X> T_6_15.sp4_v_t_36
 (10 3)  (298 243)  (298 243)  routing T_6_15.sp4_h_r_7 <X> T_6_15.sp4_v_t_36
 (14 3)  (302 243)  (302 243)  routing T_6_15.top_op_4 <X> T_6_15.lc_trk_g0_4
 (15 3)  (303 243)  (303 243)  routing T_6_15.top_op_4 <X> T_6_15.lc_trk_g0_4
 (17 3)  (305 243)  (305 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 4)  (314 244)  (314 244)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 244)  (316 244)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 244)  (318 244)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 244)  (321 244)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 244)  (323 244)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.input_2_2
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (39 4)  (327 244)  (327 244)  LC_2 Logic Functioning bit
 (42 4)  (330 244)  (330 244)  LC_2 Logic Functioning bit
 (43 4)  (331 244)  (331 244)  LC_2 Logic Functioning bit
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 245)  (318 245)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 245)  (319 245)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 245)  (320 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (321 245)  (321 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.input_2_2
 (34 5)  (322 245)  (322 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.input_2_2
 (35 5)  (323 245)  (323 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.input_2_2
 (36 5)  (324 245)  (324 245)  LC_2 Logic Functioning bit
 (37 5)  (325 245)  (325 245)  LC_2 Logic Functioning bit
 (40 5)  (328 245)  (328 245)  LC_2 Logic Functioning bit
 (41 5)  (329 245)  (329 245)  LC_2 Logic Functioning bit
 (26 6)  (314 246)  (314 246)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 246)  (317 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 246)  (319 246)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 246)  (320 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 246)  (321 246)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 246)  (322 246)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 246)  (326 246)  LC_3 Logic Functioning bit
 (39 6)  (327 246)  (327 246)  LC_3 Logic Functioning bit
 (42 6)  (330 246)  (330 246)  LC_3 Logic Functioning bit
 (43 6)  (331 246)  (331 246)  LC_3 Logic Functioning bit
 (50 6)  (338 246)  (338 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (303 247)  (303 247)  routing T_6_15.sp4_v_t_9 <X> T_6_15.lc_trk_g1_4
 (16 7)  (304 247)  (304 247)  routing T_6_15.sp4_v_t_9 <X> T_6_15.lc_trk_g1_4
 (17 7)  (305 247)  (305 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (315 247)  (315 247)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 247)  (317 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 247)  (324 247)  LC_3 Logic Functioning bit
 (37 7)  (325 247)  (325 247)  LC_3 Logic Functioning bit
 (40 7)  (328 247)  (328 247)  LC_3 Logic Functioning bit
 (41 7)  (329 247)  (329 247)  LC_3 Logic Functioning bit
 (22 8)  (310 248)  (310 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (311 248)  (311 248)  routing T_6_15.sp4_v_t_30 <X> T_6_15.lc_trk_g2_3
 (24 8)  (312 248)  (312 248)  routing T_6_15.sp4_v_t_30 <X> T_6_15.lc_trk_g2_3
 (26 8)  (314 248)  (314 248)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 248)  (315 248)  routing T_6_15.lc_trk_g3_0 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 248)  (316 248)  routing T_6_15.lc_trk_g3_0 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 248)  (317 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 248)  (319 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 248)  (320 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 248)  (321 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 248)  (322 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 248)  (326 248)  LC_4 Logic Functioning bit
 (43 8)  (331 248)  (331 248)  LC_4 Logic Functioning bit
 (47 8)  (335 248)  (335 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (338 248)  (338 248)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (314 249)  (314 249)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 249)  (316 249)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 249)  (317 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (39 9)  (327 249)  (327 249)  LC_4 Logic Functioning bit
 (40 9)  (328 249)  (328 249)  LC_4 Logic Functioning bit
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 250)  (311 250)  routing T_6_15.sp4_v_b_47 <X> T_6_15.lc_trk_g2_7
 (24 10)  (312 250)  (312 250)  routing T_6_15.sp4_v_b_47 <X> T_6_15.lc_trk_g2_7
 (22 11)  (310 251)  (310 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (311 251)  (311 251)  routing T_6_15.sp12_v_t_21 <X> T_6_15.lc_trk_g2_6
 (25 11)  (313 251)  (313 251)  routing T_6_15.sp12_v_t_21 <X> T_6_15.lc_trk_g2_6
 (15 13)  (303 253)  (303 253)  routing T_6_15.sp4_v_t_29 <X> T_6_15.lc_trk_g3_0
 (16 13)  (304 253)  (304 253)  routing T_6_15.sp4_v_t_29 <X> T_6_15.lc_trk_g3_0
 (17 13)  (305 253)  (305 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (14 14)  (302 254)  (302 254)  routing T_6_15.sp4_h_r_44 <X> T_6_15.lc_trk_g3_4
 (16 14)  (304 254)  (304 254)  routing T_6_15.sp12_v_b_21 <X> T_6_15.lc_trk_g3_5
 (17 14)  (305 254)  (305 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (309 254)  (309 254)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g3_7
 (22 14)  (310 254)  (310 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 254)  (311 254)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g3_7
 (14 15)  (302 255)  (302 255)  routing T_6_15.sp4_h_r_44 <X> T_6_15.lc_trk_g3_4
 (15 15)  (303 255)  (303 255)  routing T_6_15.sp4_h_r_44 <X> T_6_15.lc_trk_g3_4
 (16 15)  (304 255)  (304 255)  routing T_6_15.sp4_h_r_44 <X> T_6_15.lc_trk_g3_4
 (17 15)  (305 255)  (305 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (306 255)  (306 255)  routing T_6_15.sp12_v_b_21 <X> T_6_15.lc_trk_g3_5
 (21 15)  (309 255)  (309 255)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g3_7


LogicTile_7_15

 (25 0)  (367 240)  (367 240)  routing T_7_15.sp12_h_r_2 <X> T_7_15.lc_trk_g0_2
 (26 0)  (368 240)  (368 240)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 240)  (369 240)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 240)  (371 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 240)  (373 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 240)  (379 240)  LC_0 Logic Functioning bit
 (39 0)  (381 240)  (381 240)  LC_0 Logic Functioning bit
 (40 0)  (382 240)  (382 240)  LC_0 Logic Functioning bit
 (42 0)  (384 240)  (384 240)  LC_0 Logic Functioning bit
 (22 1)  (364 241)  (364 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (366 241)  (366 241)  routing T_7_15.sp12_h_r_2 <X> T_7_15.lc_trk_g0_2
 (25 1)  (367 241)  (367 241)  routing T_7_15.sp12_h_r_2 <X> T_7_15.lc_trk_g0_2
 (29 1)  (371 241)  (371 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 241)  (372 241)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 241)  (373 241)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 241)  (382 241)  LC_0 Logic Functioning bit
 (42 1)  (384 241)  (384 241)  LC_0 Logic Functioning bit
 (14 2)  (356 242)  (356 242)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (15 2)  (357 242)  (357 242)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g0_5
 (16 2)  (358 242)  (358 242)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g0_5
 (17 2)  (359 242)  (359 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (360 242)  (360 242)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g0_5
 (21 2)  (363 242)  (363 242)  routing T_7_15.sp4_h_l_10 <X> T_7_15.lc_trk_g0_7
 (22 2)  (364 242)  (364 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 242)  (365 242)  routing T_7_15.sp4_h_l_10 <X> T_7_15.lc_trk_g0_7
 (24 2)  (366 242)  (366 242)  routing T_7_15.sp4_h_l_10 <X> T_7_15.lc_trk_g0_7
 (27 2)  (369 242)  (369 242)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 242)  (372 242)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (380 242)  (380 242)  LC_1 Logic Functioning bit
 (40 2)  (382 242)  (382 242)  LC_1 Logic Functioning bit
 (42 2)  (384 242)  (384 242)  LC_1 Logic Functioning bit
 (50 2)  (392 242)  (392 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (356 243)  (356 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (15 3)  (357 243)  (357 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (16 3)  (358 243)  (358 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (363 243)  (363 243)  routing T_7_15.sp4_h_l_10 <X> T_7_15.lc_trk_g0_7
 (26 3)  (368 243)  (368 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 243)  (369 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 243)  (373 243)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (380 243)  (380 243)  LC_1 Logic Functioning bit
 (25 4)  (367 244)  (367 244)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 244)  (372 244)  routing T_7_15.lc_trk_g0_5 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 244)  (373 244)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (39 4)  (381 244)  (381 244)  LC_2 Logic Functioning bit
 (40 4)  (382 244)  (382 244)  LC_2 Logic Functioning bit
 (47 4)  (389 244)  (389 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (392 244)  (392 244)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 245)  (365 245)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (24 5)  (366 245)  (366 245)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (27 5)  (369 245)  (369 245)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 245)  (370 245)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 245)  (373 245)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (38 5)  (380 245)  (380 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (48 5)  (390 245)  (390 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (395 245)  (395 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (357 246)  (357 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (16 6)  (358 246)  (358 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (17 6)  (359 246)  (359 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 246)  (360 246)  routing T_7_15.sp4_h_r_13 <X> T_7_15.lc_trk_g1_5
 (25 6)  (367 246)  (367 246)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g1_6
 (8 7)  (350 247)  (350 247)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_t_41
 (9 7)  (351 247)  (351 247)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_t_41
 (10 7)  (352 247)  (352 247)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_t_41
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 247)  (365 247)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g1_6
 (24 7)  (366 247)  (366 247)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g1_6
 (25 7)  (367 247)  (367 247)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g1_6
 (17 12)  (359 252)  (359 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (8 13)  (350 253)  (350 253)  routing T_7_15.sp4_h_r_10 <X> T_7_15.sp4_v_b_10
 (5 14)  (347 254)  (347 254)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44
 (4 15)  (346 255)  (346 255)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44
 (6 15)  (348 255)  (348 255)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 7)  (418 247)  (418 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 247)  (419 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (24 7)  (420 247)  (420 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (25 7)  (421 247)  (421 247)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g1_6
 (6 8)  (402 248)  (402 248)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_b_6
 (8 8)  (404 248)  (404 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (9 8)  (405 248)  (405 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (10 8)  (406 248)  (406 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (9 9)  (405 249)  (405 249)  routing T_8_15.sp4_v_t_42 <X> T_8_15.sp4_v_b_7
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_11
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE


LogicTile_9_15

 (5 0)  (443 240)  (443 240)  routing T_9_15.sp4_v_b_6 <X> T_9_15.sp4_h_r_0
 (15 0)  (453 240)  (453 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (16 0)  (454 240)  (454 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 240)  (456 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (27 0)  (465 240)  (465 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (40 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (4 1)  (442 241)  (442 241)  routing T_9_15.sp4_v_b_6 <X> T_9_15.sp4_h_r_0
 (6 1)  (444 241)  (444 241)  routing T_9_15.sp4_v_b_6 <X> T_9_15.sp4_h_r_0
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (34 1)  (472 241)  (472 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (40 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (41 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (53 1)  (491 241)  (491 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (48 2)  (486 242)  (486 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (18 3)  (456 243)  (456 243)  routing T_9_15.sp4_r_v_b_29 <X> T_9_15.lc_trk_g0_5
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 243)  (461 243)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g0_6
 (24 3)  (462 243)  (462 243)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g0_6
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (46 3)  (484 243)  (484 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (485 243)  (485 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (491 243)  (491 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (444 244)  (444 244)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_b_3
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g1_3
 (25 4)  (463 244)  (463 244)  routing T_9_15.bnr_op_2 <X> T_9_15.lc_trk_g1_2
 (26 4)  (464 244)  (464 244)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (41 4)  (479 244)  (479 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (47 4)  (485 244)  (485 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (491 244)  (491 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (438 245)  (438 245)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (21 5)  (459 245)  (459 245)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g1_3
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 245)  (463 245)  routing T_9_15.bnr_op_2 <X> T_9_15.lc_trk_g1_2
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (40 5)  (478 245)  (478 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (46 5)  (484 245)  (484 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (52 5)  (490 245)  (490 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (441 246)  (441 246)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (14 6)  (452 246)  (452 246)  routing T_9_15.sp4_h_l_1 <X> T_9_15.lc_trk_g1_4
 (16 6)  (454 246)  (454 246)  routing T_9_15.sp4_v_b_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (456 246)  (456 246)  routing T_9_15.sp4_v_b_5 <X> T_9_15.lc_trk_g1_5
 (21 6)  (459 246)  (459 246)  routing T_9_15.sp4_v_b_7 <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 246)  (461 246)  routing T_9_15.sp4_v_b_7 <X> T_9_15.lc_trk_g1_7
 (25 6)  (463 246)  (463 246)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (28 6)  (466 246)  (466 246)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (40 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (42 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (3 7)  (441 247)  (441 247)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (15 7)  (453 247)  (453 247)  routing T_9_15.sp4_h_l_1 <X> T_9_15.lc_trk_g1_4
 (16 7)  (454 247)  (454 247)  routing T_9_15.sp4_h_l_1 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (462 247)  (462 247)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (25 7)  (463 247)  (463 247)  routing T_9_15.sp12_h_l_5 <X> T_9_15.lc_trk_g1_6
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 247)  (469 247)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (51 7)  (489 247)  (489 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (450 248)  (450 248)  routing T_9_15.sp4_v_b_2 <X> T_9_15.sp4_h_r_8
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g2_1
 (25 8)  (463 248)  (463 248)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g2_2
 (27 8)  (465 248)  (465 248)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (39 8)  (477 248)  (477 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (43 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (50 8)  (488 248)  (488 248)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (449 249)  (449 249)  routing T_9_15.sp4_v_b_2 <X> T_9_15.sp4_h_r_8
 (13 9)  (451 249)  (451 249)  routing T_9_15.sp4_v_b_2 <X> T_9_15.sp4_h_r_8
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (39 9)  (477 249)  (477 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (21 10)  (459 250)  (459 250)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 250)  (461 250)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g2_7
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (40 10)  (478 250)  (478 250)  LC_5 Logic Functioning bit
 (41 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (46 10)  (484 250)  (484 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 250)  (488 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 251)  (452 251)  routing T_9_15.sp4_r_v_b_36 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 251)  (461 251)  routing T_9_15.sp12_v_b_14 <X> T_9_15.lc_trk_g2_6
 (27 11)  (465 251)  (465 251)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit
 (41 11)  (479 251)  (479 251)  LC_5 Logic Functioning bit
 (43 11)  (481 251)  (481 251)  LC_5 Logic Functioning bit
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (50 12)  (488 252)  (488 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (452 253)  (452 253)  routing T_9_15.sp4_r_v_b_40 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (459 253)  (459 253)  routing T_9_15.sp4_r_v_b_43 <X> T_9_15.lc_trk_g3_3
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 254)  (441 254)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (15 14)  (453 254)  (453 254)  routing T_9_15.tnr_op_5 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (459 254)  (459 254)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g3_7
 (22 14)  (460 254)  (460 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 254)  (461 254)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g3_7
 (26 14)  (464 254)  (464 254)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 254)  (471 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 254)  (472 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (40 14)  (478 254)  (478 254)  LC_7 Logic Functioning bit
 (41 14)  (479 254)  (479 254)  LC_7 Logic Functioning bit
 (50 14)  (488 254)  (488 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (441 255)  (441 255)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (26 15)  (464 255)  (464 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 255)  (466 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (41 15)  (479 255)  (479 255)  LC_7 Logic Functioning bit
 (42 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (11 0)  (503 240)  (503 240)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_v_b_2
 (14 0)  (506 240)  (506 240)  routing T_10_15.bnr_op_0 <X> T_10_15.lc_trk_g0_0
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.bnr_op_1 <X> T_10_15.lc_trk_g0_1
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 240)  (516 240)  routing T_10_15.bot_op_3 <X> T_10_15.lc_trk_g0_3
 (25 0)  (517 240)  (517 240)  routing T_10_15.bnr_op_2 <X> T_10_15.lc_trk_g0_2
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 240)  (522 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 240)  (526 240)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (42 0)  (534 240)  (534 240)  LC_0 Logic Functioning bit
 (43 0)  (535 240)  (535 240)  LC_0 Logic Functioning bit
 (14 1)  (506 241)  (506 241)  routing T_10_15.bnr_op_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (510 241)  (510 241)  routing T_10_15.bnr_op_1 <X> T_10_15.lc_trk_g0_1
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 241)  (517 241)  routing T_10_15.bnr_op_2 <X> T_10_15.lc_trk_g0_2
 (26 1)  (518 241)  (518 241)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 241)  (522 241)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 241)  (524 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 241)  (525 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_0
 (34 1)  (526 241)  (526 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_0
 (35 1)  (527 241)  (527 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_0
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (40 1)  (532 241)  (532 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (5 2)  (497 242)  (497 242)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_h_l_37
 (6 2)  (498 242)  (498 242)  routing T_10_15.sp4_h_l_42 <X> T_10_15.sp4_v_t_37
 (15 2)  (507 242)  (507 242)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g0_5
 (16 2)  (508 242)  (508 242)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g0_5
 (17 2)  (509 242)  (509 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (513 242)  (513 242)  routing T_10_15.sp4_h_l_2 <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 242)  (515 242)  routing T_10_15.sp4_h_l_2 <X> T_10_15.lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.sp4_h_l_2 <X> T_10_15.lc_trk_g0_7
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (40 2)  (532 242)  (532 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (53 2)  (545 242)  (545 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (496 243)  (496 243)  routing T_10_15.sp4_h_r_9 <X> T_10_15.sp4_h_l_37
 (18 3)  (510 243)  (510 243)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g0_5
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.bot_op_6 <X> T_10_15.lc_trk_g0_6
 (26 3)  (518 243)  (518 243)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (5 4)  (497 244)  (497 244)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_h_r_3
 (12 4)  (504 244)  (504 244)  routing T_10_15.sp4_v_b_11 <X> T_10_15.sp4_h_r_5
 (15 4)  (507 244)  (507 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (16 4)  (508 244)  (508 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.sp4_v_b_11 <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 244)  (515 244)  routing T_10_15.sp4_v_b_11 <X> T_10_15.lc_trk_g1_3
 (26 4)  (518 244)  (518 244)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 244)  (527 244)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.input_2_2
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (40 4)  (532 244)  (532 244)  LC_2 Logic Functioning bit
 (6 5)  (498 245)  (498 245)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_h_r_3
 (11 5)  (503 245)  (503 245)  routing T_10_15.sp4_v_b_11 <X> T_10_15.sp4_h_r_5
 (13 5)  (505 245)  (505 245)  routing T_10_15.sp4_v_b_11 <X> T_10_15.sp4_h_r_5
 (14 5)  (506 245)  (506 245)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g1_0
 (15 5)  (507 245)  (507 245)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (21 5)  (513 245)  (513 245)  routing T_10_15.sp4_v_b_11 <X> T_10_15.lc_trk_g1_3
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 245)  (516 245)  routing T_10_15.bot_op_2 <X> T_10_15.lc_trk_g1_2
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.input_2_2
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (14 6)  (506 246)  (506 246)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (15 6)  (507 246)  (507 246)  routing T_10_15.sp4_h_r_21 <X> T_10_15.lc_trk_g1_5
 (16 6)  (508 246)  (508 246)  routing T_10_15.sp4_h_r_21 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.sp4_h_r_21 <X> T_10_15.lc_trk_g1_5
 (26 6)  (518 246)  (518 246)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 246)  (520 246)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (40 6)  (532 246)  (532 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (50 6)  (542 246)  (542 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 247)  (506 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (15 7)  (507 247)  (507 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (16 7)  (508 247)  (508 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_h_r_21 <X> T_10_15.lc_trk_g1_5
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 247)  (516 247)  routing T_10_15.top_op_6 <X> T_10_15.lc_trk_g1_6
 (25 7)  (517 247)  (517 247)  routing T_10_15.top_op_6 <X> T_10_15.lc_trk_g1_6
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 247)  (530 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (41 7)  (533 247)  (533 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (40 8)  (532 248)  (532 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 249)  (524 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 249)  (526 249)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_4
 (35 9)  (527 249)  (527 249)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_4
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (9 10)  (501 250)  (501 250)  routing T_10_15.sp4_h_r_4 <X> T_10_15.sp4_h_l_42
 (10 10)  (502 250)  (502 250)  routing T_10_15.sp4_h_r_4 <X> T_10_15.sp4_h_l_42
 (21 10)  (513 250)  (513 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (42 10)  (534 250)  (534 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (50 10)  (542 250)  (542 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 251)  (519 251)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (40 11)  (532 251)  (532 251)  LC_5 Logic Functioning bit
 (41 11)  (533 251)  (533 251)  LC_5 Logic Functioning bit
 (9 12)  (501 252)  (501 252)  routing T_10_15.sp4_v_t_47 <X> T_10_15.sp4_h_r_10
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (21 12)  (513 252)  (513 252)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (16 13)  (508 253)  (508 253)  routing T_10_15.sp12_v_b_8 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (513 253)  (513 253)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (40 13)  (532 253)  (532 253)  LC_6 Logic Functioning bit
 (41 13)  (533 253)  (533 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (9 14)  (501 254)  (501 254)  routing T_10_15.sp4_v_b_10 <X> T_10_15.sp4_h_l_47
 (12 14)  (504 254)  (504 254)  routing T_10_15.sp4_v_b_11 <X> T_10_15.sp4_h_l_46
 (13 14)  (505 254)  (505 254)  routing T_10_15.sp4_v_b_11 <X> T_10_15.sp4_v_t_46
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (40 14)  (532 254)  (532 254)  LC_7 Logic Functioning bit
 (41 14)  (533 254)  (533 254)  LC_7 Logic Functioning bit
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (50 14)  (542 254)  (542 254)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (496 255)  (496 255)  routing T_10_15.sp4_v_b_4 <X> T_10_15.sp4_h_l_44
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 255)  (515 255)  routing T_10_15.sp12_v_b_14 <X> T_10_15.lc_trk_g3_6
 (27 15)  (519 255)  (519 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 255)  (520 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (40 15)  (532 255)  (532 255)  LC_7 Logic Functioning bit
 (42 15)  (534 255)  (534 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (16 0)  (562 240)  (562 240)  routing T_11_15.sp4_v_b_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.sp4_v_b_1 <X> T_11_15.lc_trk_g0_1
 (21 0)  (567 240)  (567 240)  routing T_11_15.sp4_v_b_3 <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (569 240)  (569 240)  routing T_11_15.sp4_v_b_3 <X> T_11_15.lc_trk_g0_3
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (48 0)  (594 240)  (594 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (572 241)  (572 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 241)  (574 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 241)  (579 241)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (557 242)  (557 242)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (13 2)  (559 242)  (559 242)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (25 2)  (571 242)  (571 242)  routing T_11_15.sp4_v_t_3 <X> T_11_15.lc_trk_g0_6
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (47 2)  (593 242)  (593 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (9 3)  (555 243)  (555 243)  routing T_11_15.sp4_v_b_5 <X> T_11_15.sp4_v_t_36
 (10 3)  (556 243)  (556 243)  routing T_11_15.sp4_v_b_5 <X> T_11_15.sp4_v_t_36
 (12 3)  (558 243)  (558 243)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 243)  (569 243)  routing T_11_15.sp4_v_t_3 <X> T_11_15.lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.sp4_v_t_3 <X> T_11_15.lc_trk_g0_6
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (47 3)  (593 243)  (593 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 243)  (597 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (558 244)  (558 244)  routing T_11_15.sp4_v_t_40 <X> T_11_15.sp4_h_r_5
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (46 4)  (592 244)  (592 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (546 245)  (546 245)  routing T_11_15.glb_netwk_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (47 5)  (593 245)  (593 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (594 245)  (594 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (599 245)  (599 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (552 246)  (552 246)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_v_t_38
 (13 6)  (559 246)  (559 246)  routing T_11_15.sp4_v_b_5 <X> T_11_15.sp4_v_t_40
 (21 6)  (567 246)  (567 246)  routing T_11_15.sp4_v_b_7 <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 246)  (569 246)  routing T_11_15.sp4_v_b_7 <X> T_11_15.lc_trk_g1_7
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (40 6)  (586 246)  (586 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (5 7)  (551 247)  (551 247)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_v_t_38
 (8 7)  (554 247)  (554 247)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_t_41
 (9 7)  (555 247)  (555 247)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_t_41
 (10 7)  (556 247)  (556 247)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_t_41
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 247)  (579 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_3
 (34 7)  (580 247)  (580 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_3
 (35 7)  (581 247)  (581 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.input_2_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (47 7)  (593 247)  (593 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (594 247)  (594 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (599 247)  (599 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (560 248)  (560 248)  routing T_11_15.sp4_h_l_21 <X> T_11_15.lc_trk_g2_0
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g2_1
 (25 8)  (571 248)  (571 248)  routing T_11_15.bnl_op_2 <X> T_11_15.lc_trk_g2_2
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 249)  (561 249)  routing T_11_15.sp4_h_l_21 <X> T_11_15.lc_trk_g2_0
 (16 9)  (562 249)  (562 249)  routing T_11_15.sp4_h_l_21 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.bnl_op_2 <X> T_11_15.lc_trk_g2_2
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (14 10)  (560 250)  (560 250)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g2_4
 (25 10)  (571 250)  (571 250)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g2_6
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (50 10)  (596 250)  (596 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 250)  (597 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (555 251)  (555 251)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_v_t_42
 (14 11)  (560 251)  (560 251)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g2_4
 (16 11)  (562 251)  (562 251)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (8 12)  (554 252)  (554 252)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_h_r_10
 (10 12)  (556 252)  (556 252)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_h_r_10
 (25 12)  (571 252)  (571 252)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g3_2
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (43 12)  (589 252)  (589 252)  LC_6 Logic Functioning bit
 (8 13)  (554 253)  (554 253)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_v_b_10
 (9 13)  (555 253)  (555 253)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_v_b_10
 (14 13)  (560 253)  (560 253)  routing T_11_15.sp4_h_r_24 <X> T_11_15.lc_trk_g3_0
 (15 13)  (561 253)  (561 253)  routing T_11_15.sp4_h_r_24 <X> T_11_15.lc_trk_g3_0
 (16 13)  (562 253)  (562 253)  routing T_11_15.sp4_h_r_24 <X> T_11_15.lc_trk_g3_0
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (48 13)  (594 253)  (594 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (50 14)  (596 254)  (596 254)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 255)  (561 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (40 15)  (586 255)  (586 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 240)  (631 240)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (14 2)  (614 242)  (614 242)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g0_4
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.bot_op_7 <X> T_12_15.lc_trk_g0_7
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_1
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp4_h_r_19 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_h_r_19 <X> T_12_15.lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp4_h_r_19 <X> T_12_15.lc_trk_g1_3
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (604 245)  (604 245)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_h_r_3
 (6 5)  (606 245)  (606 245)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_h_r_3
 (18 5)  (618 245)  (618 245)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp4_h_r_19 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (621 246)  (621 246)  routing T_12_15.lft_op_7 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.lft_op_7 <X> T_12_15.lc_trk_g1_7
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 247)  (615 247)  routing T_12_15.bot_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (14 8)  (614 248)  (614 248)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g2_0
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (40 8)  (640 248)  (640 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (5 9)  (605 249)  (605 249)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_b_6
 (14 9)  (614 249)  (614 249)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (618 249)  (618 249)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 249)  (633 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_4
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.bnl_op_5 <X> T_12_15.lc_trk_g2_5
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_h_l_43
 (18 11)  (618 251)  (618 251)  routing T_12_15.bnl_op_5 <X> T_12_15.lc_trk_g2_5
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (4 12)  (604 252)  (604 252)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (6 12)  (606 252)  (606 252)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (14 12)  (614 252)  (614 252)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g3_0
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (4 13)  (604 253)  (604 253)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_r_9
 (5 13)  (605 253)  (605 253)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (14 13)  (614 253)  (614 253)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (47 13)  (647 253)  (647 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.tnl_op_7 <X> T_12_15.lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (621 255)  (621 255)  routing T_12_15.tnl_op_7 <X> T_12_15.lc_trk_g3_7
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g0_0
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (664 243)  (664 243)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_v_t_36
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.bot_op_6 <X> T_13_15.lc_trk_g0_6
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (12 4)  (666 244)  (666 244)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g1_3
 (8 5)  (662 245)  (662 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (9 5)  (663 245)  (663 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (11 5)  (665 245)  (665 245)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (13 5)  (667 245)  (667 245)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (6 6)  (660 246)  (660 246)  routing T_13_15.sp4_h_l_47 <X> T_13_15.sp4_v_t_38
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 246)  (679 246)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_3
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (11 8)  (665 248)  (665 248)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_b_8
 (13 8)  (667 248)  (667 248)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_b_8
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (666 249)  (666 249)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_b_8
 (21 9)  (675 249)  (675 249)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g2_3
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (21 10)  (675 250)  (675 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 250)  (677 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g2_6
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (15 12)  (669 252)  (669 252)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g3_1
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (8 13)  (662 253)  (662 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (9 13)  (663 253)  (663 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (10 13)  (664 253)  (664 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (3 14)  (657 254)  (657 254)  routing T_13_15.sp12_h_r_1 <X> T_13_15.sp12_v_t_22
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.bnl_op_5 <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (657 255)  (657 255)  routing T_13_15.sp12_h_r_1 <X> T_13_15.sp12_v_t_22
 (9 15)  (663 255)  (663 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (10 15)  (664 255)  (664 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (18 15)  (672 255)  (672 255)  routing T_13_15.bnl_op_5 <X> T_13_15.lc_trk_g3_5
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp12_h_r_10 <X> T_14_15.lc_trk_g0_2
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (3 4)  (711 244)  (711 244)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_h_r_0
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (10 6)  (718 246)  (718 246)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_h_l_41
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g2_3
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (21 12)  (729 252)  (729 252)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (722 253)  (722 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (729 253)  (729 253)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g3_3


LogicTile_15_15

 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (5 10)  (767 250)  (767 250)  routing T_15_15.sp4_v_b_6 <X> T_15_15.sp4_h_l_43
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45


LogicTile_16_15

 (15 0)  (831 240)  (831 240)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (46 0)  (862 240)  (862 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (834 241)  (834 241)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 244)  (856 244)  LC_2 Logic Functioning bit
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp12_h_r_10 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (34 5)  (850 245)  (850 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (35 5)  (851 245)  (851 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (53 5)  (869 245)  (869 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (837 246)  (837 246)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 246)  (840 246)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g1_7
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g1_7
 (5 10)  (821 250)  (821 250)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_l_43
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp12_v_b_21 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (6 11)  (822 251)  (822 251)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_l_43
 (18 11)  (834 251)  (834 251)  routing T_16_15.sp12_v_b_21 <X> T_16_15.lc_trk_g2_5
 (12 12)  (828 252)  (828 252)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_h_r_11
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (11 13)  (827 253)  (827 253)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_h_r_11
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_r_v_b_43 <X> T_16_15.lc_trk_g3_3


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 242)  (877 242)  routing T_17_15.sp12_v_t_23 <X> T_17_15.sp12_h_l_23
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.bot_op_6 <X> T_17_15.lc_trk_g0_6
 (5 8)  (879 248)  (879 248)  routing T_17_15.sp4_v_t_43 <X> T_17_15.sp4_h_r_6
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 248)  (909 248)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.input_2_4
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (52 8)  (926 248)  (926 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 249)  (909 249)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.input_2_4
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (53 9)  (927 249)  (927 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (877 250)  (877 250)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_l_22
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (892 251)  (892 251)  routing T_17_15.sp4_r_v_b_37 <X> T_17_15.lc_trk_g2_5
 (15 12)  (889 252)  (889 252)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g3_1
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (8 13)  (882 253)  (882 253)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_b_10
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 254)  (885 254)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_v_t_46
 (13 14)  (887 254)  (887 254)  routing T_17_15.sp4_v_b_3 <X> T_17_15.sp4_v_t_46
 (15 15)  (889 255)  (889 255)  routing T_17_15.tnr_op_4 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_18_15

 (21 0)  (949 240)  (949 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 240)  (951 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.sp4_h_r_11 <X> T_18_15.lc_trk_g0_3
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_0
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 241)  (956 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 241)  (962 241)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_0
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 242)  (951 242)  routing T_18_15.sp4_v_b_23 <X> T_18_15.lc_trk_g0_7
 (24 2)  (952 242)  (952 242)  routing T_18_15.sp4_v_b_23 <X> T_18_15.lc_trk_g0_7
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (47 2)  (975 242)  (975 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 242)  (978 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (942 243)  (942 243)  routing T_18_15.top_op_4 <X> T_18_15.lc_trk_g0_4
 (15 3)  (943 243)  (943 243)  routing T_18_15.top_op_4 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (51 3)  (979 243)  (979 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (944 244)  (944 244)  routing T_18_15.sp4_v_b_1 <X> T_18_15.lc_trk_g1_1
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 244)  (946 244)  routing T_18_15.sp4_v_b_1 <X> T_18_15.lc_trk_g1_1
 (31 4)  (959 244)  (959 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (3 5)  (931 245)  (931 245)  routing T_18_15.sp12_h_l_23 <X> T_18_15.sp12_h_r_0
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (946 247)  (946 247)  routing T_18_15.sp4_r_v_b_29 <X> T_18_15.lc_trk_g1_5
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 247)  (951 247)  routing T_18_15.sp12_h_r_14 <X> T_18_15.lc_trk_g1_6
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (42 8)  (970 248)  (970 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (52 8)  (980 248)  (980 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 249)  (962 249)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.input_2_4
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (53 9)  (981 249)  (981 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (949 250)  (949 250)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 250)  (951 250)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp4_v_t_33 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_v_t_33 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (25 12)  (953 252)  (953 252)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g3_2
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (939 254)  (939 254)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (13 14)  (941 254)  (941 254)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (12 15)  (940 255)  (940 255)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 255)  (951 255)  routing T_18_15.sp4_v_b_46 <X> T_18_15.lc_trk_g3_6
 (24 15)  (952 255)  (952 255)  routing T_18_15.sp4_v_b_46 <X> T_18_15.lc_trk_g3_6


LogicTile_19_15

 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 241)  (1012 241)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.input_2_0
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (42 2)  (1024 242)  (1024 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (50 2)  (1032 242)  (1032 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1034 242)  (1034 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (41 3)  (1023 243)  (1023 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (43 3)  (1025 243)  (1025 243)  LC_1 Logic Functioning bit
 (47 3)  (1029 243)  (1029 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (21 8)  (1003 248)  (1003 248)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g2_3
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g2_3
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g2_2
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (51 8)  (1033 248)  (1033 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (996 249)  (996 249)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.tnl_op_0 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g2_1
 (21 9)  (1003 249)  (1003 249)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g2_3
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 249)  (1006 249)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g2_2
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (15 10)  (997 250)  (997 250)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g2_5
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g2_6
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 251)  (1005 251)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g2_6
 (25 11)  (1007 251)  (1007 251)  routing T_19_15.sp4_h_r_46 <X> T_19_15.lc_trk_g2_6
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g3_1
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (37 12)  (1019 252)  (1019 252)  LC_6 Logic Functioning bit
 (38 12)  (1020 252)  (1020 252)  LC_6 Logic Functioning bit
 (39 12)  (1021 252)  (1021 252)  LC_6 Logic Functioning bit
 (41 12)  (1023 252)  (1023 252)  LC_6 Logic Functioning bit
 (42 12)  (1024 252)  (1024 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (45 12)  (1027 252)  (1027 252)  LC_6 Logic Functioning bit
 (48 12)  (1030 252)  (1030 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1033 252)  (1033 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1008 253)  (1008 253)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 253)  (1015 253)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.input_2_6
 (36 13)  (1018 253)  (1018 253)  LC_6 Logic Functioning bit
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (40 13)  (1022 253)  (1022 253)  LC_6 Logic Functioning bit
 (42 13)  (1024 253)  (1024 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (985 254)  (985 254)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp4_v_b_37 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 254)  (1000 254)  routing T_19_15.sp4_v_b_37 <X> T_19_15.lc_trk_g3_5
 (3 15)  (985 255)  (985 255)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_t_22
 (14 15)  (996 255)  (996 255)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g3_4
 (15 15)  (997 255)  (997 255)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (1000 255)  (1000 255)  routing T_19_15.sp4_v_b_37 <X> T_19_15.lc_trk_g3_5
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (24 15)  (1006 255)  (1006 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (9 0)  (1045 240)  (1045 240)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_r_1
 (10 1)  (1046 241)  (1046 241)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_v_b_1
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 243)  (1060 243)  routing T_20_15.bot_op_6 <X> T_20_15.lc_trk_g0_6
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.sp12_h_r_2 <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 244)  (1064 244)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 244)  (1071 244)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_2
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.sp12_h_r_2 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.sp12_h_r_2 <X> T_20_15.lc_trk_g1_2
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 245)  (1063 245)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 245)  (1068 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1069 245)  (1069 245)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_2
 (35 5)  (1071 245)  (1071 245)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_2
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1059 246)  (1059 246)  routing T_20_15.sp12_h_r_23 <X> T_20_15.lc_trk_g1_7
 (21 7)  (1057 247)  (1057 247)  routing T_20_15.sp12_h_r_23 <X> T_20_15.lc_trk_g1_7
 (21 8)  (1057 248)  (1057 248)  routing T_20_15.sp4_v_t_14 <X> T_20_15.lc_trk_g2_3
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 248)  (1059 248)  routing T_20_15.sp4_v_t_14 <X> T_20_15.lc_trk_g2_3
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 248)  (1063 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 248)  (1069 248)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 248)  (1073 248)  LC_4 Logic Functioning bit
 (39 8)  (1075 248)  (1075 248)  LC_4 Logic Functioning bit
 (47 8)  (1083 248)  (1083 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (1087 248)  (1087 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_r_v_b_34 <X> T_20_15.lc_trk_g2_2
 (26 9)  (1062 249)  (1062 249)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.tnr_op_7 <X> T_20_15.lc_trk_g2_7
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 250)  (1073 250)  LC_5 Logic Functioning bit
 (39 10)  (1075 250)  (1075 250)  LC_5 Logic Functioning bit
 (47 10)  (1083 250)  (1083 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1084 250)  (1084 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1087 250)  (1087 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1088 250)  (1088 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 251)  (1059 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (24 11)  (1060 251)  (1060 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (25 11)  (1061 251)  (1061 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 251)  (1066 251)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (40 11)  (1076 251)  (1076 251)  LC_5 Logic Functioning bit
 (42 11)  (1078 251)  (1078 251)  LC_5 Logic Functioning bit
 (46 11)  (1082 251)  (1082 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1087 251)  (1087 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1089 251)  (1089 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 252)  (1087 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (4 14)  (1040 254)  (1040 254)  routing T_20_15.sp4_v_b_1 <X> T_20_15.sp4_v_t_44
 (6 14)  (1042 254)  (1042 254)  routing T_20_15.sp4_v_b_1 <X> T_20_15.sp4_v_t_44
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.tnr_op_7 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (5 0)  (1095 240)  (1095 240)  routing T_21_15.sp4_v_t_37 <X> T_21_15.sp4_h_r_0
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 241)  (1113 241)  routing T_21_15.sp4_v_b_18 <X> T_21_15.lc_trk_g0_2
 (24 1)  (1114 241)  (1114 241)  routing T_21_15.sp4_v_b_18 <X> T_21_15.lc_trk_g0_2
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 242)  (1114 242)  routing T_21_15.top_op_7 <X> T_21_15.lc_trk_g0_7
 (8 3)  (1098 243)  (1098 243)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_36
 (9 3)  (1099 243)  (1099 243)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_36
 (21 3)  (1111 243)  (1111 243)  routing T_21_15.top_op_7 <X> T_21_15.lc_trk_g0_7
 (9 4)  (1099 244)  (1099 244)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_h_r_4
 (5 8)  (1095 248)  (1095 248)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_r_6
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (48 8)  (1138 248)  (1138 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1141 248)  (1141 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 249)  (1117 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 249)  (1120 249)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1125 249)  (1125 249)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.input_2_4
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (42 9)  (1132 249)  (1132 249)  LC_4 Logic Functioning bit
 (47 9)  (1137 249)  (1137 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (1093 250)  (1093 250)  routing T_21_15.sp12_v_t_22 <X> T_21_15.sp12_h_l_22
 (5 12)  (1095 252)  (1095 252)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_h_r_9
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (4 13)  (1094 253)  (1094 253)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_h_r_9
 (6 13)  (1096 253)  (1096 253)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_h_r_9
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.bnl_op_6 <X> T_21_15.lc_trk_g3_6
 (0 15)  (1090 255)  (1090 255)  routing T_21_15.glb_netwk_2 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (1101 255)  (1101 255)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_h_l_46
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1115 255)  (1115 255)  routing T_21_15.bnl_op_6 <X> T_21_15.lc_trk_g3_6


LogicTile_22_15

 (2 0)  (1146 240)  (1146 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (1150 240)  (1150 240)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_b_0
 (27 0)  (1171 240)  (1171 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 240)  (1184 240)  LC_0 Logic Functioning bit
 (42 0)  (1186 240)  (1186 240)  LC_0 Logic Functioning bit
 (14 1)  (1158 241)  (1158 241)  routing T_22_15.top_op_0 <X> T_22_15.lc_trk_g0_0
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.top_op_0 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (15 2)  (1159 242)  (1159 242)  routing T_22_15.sp4_v_b_21 <X> T_22_15.lc_trk_g0_5
 (16 2)  (1160 242)  (1160 242)  routing T_22_15.sp4_v_b_21 <X> T_22_15.lc_trk_g0_5
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 242)  (1181 242)  LC_1 Logic Functioning bit
 (50 2)  (1194 242)  (1194 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 242)  (1196 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (1152 243)  (1152 243)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_t_36
 (9 3)  (1153 243)  (1153 243)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_t_36
 (10 3)  (1154 243)  (1154 243)  routing T_22_15.sp4_h_r_7 <X> T_22_15.sp4_v_t_36
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (3 4)  (1147 244)  (1147 244)  routing T_22_15.sp12_v_t_23 <X> T_22_15.sp12_h_r_0
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 244)  (1174 244)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (39 4)  (1183 244)  (1183 244)  LC_2 Logic Functioning bit
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (50 4)  (1194 244)  (1194 244)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (48 5)  (1192 245)  (1192 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (1158 246)  (1158 246)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g1_4
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.top_op_6 <X> T_22_15.lc_trk_g1_6
 (25 7)  (1169 247)  (1169 247)  routing T_22_15.top_op_6 <X> T_22_15.lc_trk_g1_6
 (22 8)  (1166 248)  (1166 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.rgt_op_2 <X> T_22_15.lc_trk_g2_2
 (21 9)  (1165 249)  (1165 249)  routing T_22_15.sp4_r_v_b_35 <X> T_22_15.lc_trk_g2_3
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.rgt_op_2 <X> T_22_15.lc_trk_g2_2
 (14 11)  (1158 251)  (1158 251)  routing T_22_15.sp4_r_v_b_36 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.tnr_op_0 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (53 13)  (1197 253)  (1197 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (1156 254)  (1156 254)  routing T_22_15.sp4_v_b_11 <X> T_22_15.sp4_h_l_46
 (15 15)  (1159 255)  (1159 255)  routing T_22_15.sp4_v_t_33 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp4_v_t_33 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_23_15

 (27 0)  (1225 240)  (1225 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 240)  (1228 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 240)  (1233 240)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.input_2_0
 (17 1)  (1215 241)  (1215 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 241)  (1222 241)  routing T_23_15.top_op_2 <X> T_23_15.lc_trk_g0_2
 (25 1)  (1223 241)  (1223 241)  routing T_23_15.top_op_2 <X> T_23_15.lc_trk_g0_2
 (27 1)  (1225 241)  (1225 241)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 241)  (1226 241)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 241)  (1230 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1233 241)  (1233 241)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.input_2_0
 (40 1)  (1238 241)  (1238 241)  LC_0 Logic Functioning bit
 (25 2)  (1223 242)  (1223 242)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g0_6
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 242)  (1228 242)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 242)  (1229 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 242)  (1231 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 242)  (1238 242)  LC_1 Logic Functioning bit
 (50 2)  (1248 242)  (1248 242)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 243)  (1221 243)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g0_6
 (25 3)  (1223 243)  (1223 243)  routing T_23_15.sp4_v_t_3 <X> T_23_15.lc_trk_g0_6
 (26 3)  (1224 243)  (1224 243)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (1238 243)  (1238 243)  LC_1 Logic Functioning bit
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (2 4)  (1200 244)  (1200 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (1220 244)  (1220 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 244)  (1221 244)  routing T_23_15.sp12_h_l_16 <X> T_23_15.lc_trk_g1_3
 (25 4)  (1223 244)  (1223 244)  routing T_23_15.lft_op_2 <X> T_23_15.lc_trk_g1_2
 (27 4)  (1225 244)  (1225 244)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 244)  (1228 244)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 244)  (1238 244)  LC_2 Logic Functioning bit
 (21 5)  (1219 245)  (1219 245)  routing T_23_15.sp12_h_l_16 <X> T_23_15.lc_trk_g1_3
 (22 5)  (1220 245)  (1220 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1222 245)  (1222 245)  routing T_23_15.lft_op_2 <X> T_23_15.lc_trk_g1_2
 (26 5)  (1224 245)  (1224 245)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 245)  (1228 245)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 245)  (1230 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (14 7)  (1212 247)  (1212 247)  routing T_23_15.top_op_4 <X> T_23_15.lc_trk_g1_4
 (15 7)  (1213 247)  (1213 247)  routing T_23_15.top_op_4 <X> T_23_15.lc_trk_g1_4
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1222 247)  (1222 247)  routing T_23_15.top_op_6 <X> T_23_15.lc_trk_g1_6
 (25 7)  (1223 247)  (1223 247)  routing T_23_15.top_op_6 <X> T_23_15.lc_trk_g1_6
 (15 8)  (1213 248)  (1213 248)  routing T_23_15.sp4_h_r_33 <X> T_23_15.lc_trk_g2_1
 (16 8)  (1214 248)  (1214 248)  routing T_23_15.sp4_h_r_33 <X> T_23_15.lc_trk_g2_1
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 248)  (1216 248)  routing T_23_15.sp4_h_r_33 <X> T_23_15.lc_trk_g2_1
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.rgt_op_2 <X> T_23_15.lc_trk_g2_2
 (27 8)  (1225 248)  (1225 248)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 248)  (1226 248)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 248)  (1231 248)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 248)  (1232 248)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 248)  (1234 248)  LC_4 Logic Functioning bit
 (37 8)  (1235 248)  (1235 248)  LC_4 Logic Functioning bit
 (38 8)  (1236 248)  (1236 248)  LC_4 Logic Functioning bit
 (39 8)  (1237 248)  (1237 248)  LC_4 Logic Functioning bit
 (41 8)  (1239 248)  (1239 248)  LC_4 Logic Functioning bit
 (43 8)  (1241 248)  (1241 248)  LC_4 Logic Functioning bit
 (51 8)  (1249 248)  (1249 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.rgt_op_2 <X> T_23_15.lc_trk_g2_2
 (26 9)  (1224 249)  (1224 249)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 249)  (1225 249)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 249)  (1227 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 249)  (1228 249)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 249)  (1235 249)  LC_4 Logic Functioning bit
 (39 9)  (1237 249)  (1237 249)  LC_4 Logic Functioning bit
 (14 11)  (1212 251)  (1212 251)  routing T_23_15.sp4_h_l_17 <X> T_23_15.lc_trk_g2_4
 (15 11)  (1213 251)  (1213 251)  routing T_23_15.sp4_h_l_17 <X> T_23_15.lc_trk_g2_4
 (16 11)  (1214 251)  (1214 251)  routing T_23_15.sp4_h_l_17 <X> T_23_15.lc_trk_g2_4
 (17 11)  (1215 251)  (1215 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1220 251)  (1220 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 251)  (1221 251)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g2_6
 (24 11)  (1222 251)  (1222 251)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g2_6
 (25 11)  (1223 251)  (1223 251)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g2_6
 (15 12)  (1213 252)  (1213 252)  routing T_23_15.tnr_op_1 <X> T_23_15.lc_trk_g3_1
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1219 252)  (1219 252)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g3_3
 (22 12)  (1220 252)  (1220 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1221 252)  (1221 252)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g3_3
 (24 12)  (1222 252)  (1222 252)  routing T_23_15.sp4_h_r_35 <X> T_23_15.lc_trk_g3_3
 (25 12)  (1223 252)  (1223 252)  routing T_23_15.rgt_op_2 <X> T_23_15.lc_trk_g3_2
 (27 12)  (1225 252)  (1225 252)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 252)  (1226 252)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 252)  (1227 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 252)  (1229 252)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 252)  (1230 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 252)  (1232 252)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 252)  (1234 252)  LC_6 Logic Functioning bit
 (37 12)  (1235 252)  (1235 252)  LC_6 Logic Functioning bit
 (38 12)  (1236 252)  (1236 252)  LC_6 Logic Functioning bit
 (39 12)  (1237 252)  (1237 252)  LC_6 Logic Functioning bit
 (41 12)  (1239 252)  (1239 252)  LC_6 Logic Functioning bit
 (43 12)  (1241 252)  (1241 252)  LC_6 Logic Functioning bit
 (14 13)  (1212 253)  (1212 253)  routing T_23_15.tnl_op_0 <X> T_23_15.lc_trk_g3_0
 (15 13)  (1213 253)  (1213 253)  routing T_23_15.tnl_op_0 <X> T_23_15.lc_trk_g3_0
 (17 13)  (1215 253)  (1215 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1222 253)  (1222 253)  routing T_23_15.rgt_op_2 <X> T_23_15.lc_trk_g3_2
 (26 13)  (1224 253)  (1224 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 253)  (1225 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 253)  (1226 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 253)  (1227 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 253)  (1228 253)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (1235 253)  (1235 253)  LC_6 Logic Functioning bit
 (39 13)  (1237 253)  (1237 253)  LC_6 Logic Functioning bit
 (14 14)  (1212 254)  (1212 254)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (26 14)  (1224 254)  (1224 254)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 254)  (1226 254)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 254)  (1227 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 254)  (1234 254)  LC_7 Logic Functioning bit
 (38 14)  (1236 254)  (1236 254)  LC_7 Logic Functioning bit
 (41 14)  (1239 254)  (1239 254)  LC_7 Logic Functioning bit
 (43 14)  (1241 254)  (1241 254)  LC_7 Logic Functioning bit
 (15 15)  (1213 255)  (1213 255)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (16 15)  (1214 255)  (1214 255)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (17 15)  (1215 255)  (1215 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (1224 255)  (1224 255)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 255)  (1225 255)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 255)  (1229 255)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 255)  (1234 255)  LC_7 Logic Functioning bit
 (38 15)  (1236 255)  (1236 255)  LC_7 Logic Functioning bit
 (40 15)  (1238 255)  (1238 255)  LC_7 Logic Functioning bit
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit


LogicTile_24_15

 (22 2)  (1274 242)  (1274 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 4)  (1278 244)  (1278 244)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 244)  (1279 244)  routing T_24_15.lc_trk_g1_2 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 244)  (1283 244)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 244)  (1293 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (22 5)  (1274 245)  (1274 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1275 245)  (1275 245)  routing T_24_15.sp12_h_r_10 <X> T_24_15.lc_trk_g1_2
 (27 5)  (1279 245)  (1279 245)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 245)  (1282 245)  routing T_24_15.lc_trk_g1_2 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 245)  (1283 245)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (48 5)  (1300 245)  (1300 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 10)  (1264 250)  (1264 250)  routing T_24_15.sp4_v_b_8 <X> T_24_15.sp4_h_l_45
 (0 12)  (1252 252)  (1252 252)  routing T_24_15.glb_netwk_2 <X> T_24_15.glb2local_3
 (1 12)  (1253 252)  (1253 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (15 14)  (1267 254)  (1267 254)  routing T_24_15.sp4_h_l_24 <X> T_24_15.lc_trk_g3_5
 (16 14)  (1268 254)  (1268 254)  routing T_24_15.sp4_h_l_24 <X> T_24_15.lc_trk_g3_5
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1270 254)  (1270 254)  routing T_24_15.sp4_h_l_24 <X> T_24_15.lc_trk_g3_5
 (8 15)  (1260 255)  (1260 255)  routing T_24_15.sp4_h_l_47 <X> T_24_15.sp4_v_t_47


RAM_Tile_25_15

 (12 14)  (1318 254)  (1318 254)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46
 (10 15)  (1316 255)  (1316 255)  routing T_25_15.sp4_h_l_40 <X> T_25_15.sp4_v_t_47
 (11 15)  (1317 255)  (1317 255)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46


LogicTile_29_15

 (3 2)  (1513 242)  (1513 242)  routing T_29_15.sp12_v_t_23 <X> T_29_15.sp12_h_l_23


LogicTile_7_14

 (4 2)  (346 226)  (346 226)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_37
 (5 3)  (347 227)  (347 227)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_37
 (8 3)  (350 227)  (350 227)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_t_36
 (9 3)  (351 227)  (351 227)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_t_36
 (10 3)  (352 227)  (352 227)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_t_36


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 226)  (411 226)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (16 2)  (412 226)  (412 226)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (17 2)  (413 226)  (413 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 227)  (410 227)  routing T_8_14.sp4_r_v_b_28 <X> T_8_14.lc_trk_g0_4
 (17 3)  (413 227)  (413 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 227)  (414 227)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (0 4)  (396 228)  (396 228)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WCLKE
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WCLKE
 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 232)  (426 232)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.wire_bram/ram/WDATA_3
 (39 8)  (435 232)  (435 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 233)  (419 233)  routing T_8_14.sp4_v_t_31 <X> T_8_14.lc_trk_g2_2
 (24 9)  (420 233)  (420 233)  routing T_8_14.sp4_v_t_31 <X> T_8_14.lc_trk_g2_2
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (15 0)  (453 224)  (453 224)  routing T_9_14.bot_op_1 <X> T_9_14.lc_trk_g0_1
 (17 0)  (455 224)  (455 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (39 0)  (477 224)  (477 224)  LC_0 Logic Functioning bit
 (40 0)  (478 224)  (478 224)  LC_0 Logic Functioning bit
 (42 0)  (480 224)  (480 224)  LC_0 Logic Functioning bit
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp12_h_r_8 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (465 225)  (465 225)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 226)  (462 226)  routing T_9_14.bot_op_7 <X> T_9_14.lc_trk_g0_7
 (25 2)  (463 226)  (463 226)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 226)  (468 226)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 226)  (473 226)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.input_2_1
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (40 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (8 3)  (446 227)  (446 227)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_36
 (10 3)  (448 227)  (448 227)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_36
 (18 3)  (456 227)  (456 227)  routing T_9_14.sp4_r_v_b_29 <X> T_9_14.lc_trk_g0_5
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 227)  (461 227)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (25 3)  (463 227)  (463 227)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 227)  (471 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.input_2_1
 (34 3)  (472 227)  (472 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.input_2_1
 (35 3)  (473 227)  (473 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.input_2_1
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (40 3)  (478 227)  (478 227)  LC_1 Logic Functioning bit
 (41 3)  (479 227)  (479 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (14 4)  (452 228)  (452 228)  routing T_9_14.wire_logic_cluster/lc_0/out <X> T_9_14.lc_trk_g1_0
 (15 4)  (453 228)  (453 228)  routing T_9_14.top_op_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 228)  (471 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (50 4)  (488 228)  (488 228)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (455 229)  (455 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 229)  (456 229)  routing T_9_14.top_op_1 <X> T_9_14.lc_trk_g1_1
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 229)  (462 229)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g1_2
 (25 5)  (463 229)  (463 229)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g1_2
 (26 5)  (464 229)  (464 229)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 229)  (465 229)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (41 5)  (479 229)  (479 229)  LC_2 Logic Functioning bit
 (42 5)  (480 229)  (480 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (21 6)  (459 230)  (459 230)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 230)  (463 230)  routing T_9_14.bnr_op_6 <X> T_9_14.lc_trk_g1_6
 (26 6)  (464 230)  (464 230)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 230)  (471 230)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (42 6)  (480 230)  (480 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (50 6)  (488 230)  (488 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (460 231)  (460 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 231)  (463 231)  routing T_9_14.bnr_op_6 <X> T_9_14.lc_trk_g1_6
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (42 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (14 8)  (452 232)  (452 232)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 232)  (475 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (51 8)  (489 232)  (489 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (452 233)  (452 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (15 9)  (453 233)  (453 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (16 9)  (454 233)  (454 233)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g2_0
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (41 9)  (479 233)  (479 233)  LC_4 Logic Functioning bit
 (43 9)  (481 233)  (481 233)  LC_4 Logic Functioning bit
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (466 234)  (466 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 234)  (472 234)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (40 10)  (478 234)  (478 234)  LC_5 Logic Functioning bit
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (50 10)  (488 234)  (488 234)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (446 235)  (446 235)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_v_t_42
 (10 11)  (448 235)  (448 235)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_v_t_42
 (14 11)  (452 235)  (452 235)  routing T_9_14.sp4_r_v_b_36 <X> T_9_14.lc_trk_g2_4
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (465 235)  (465 235)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 235)  (466 235)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (43 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (51 11)  (489 235)  (489 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (453 236)  (453 236)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g3_1
 (16 12)  (454 236)  (454 236)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g3_1
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (463 236)  (463 236)  routing T_9_14.rgt_op_2 <X> T_9_14.lc_trk_g3_2
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 236)  (468 236)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (39 12)  (477 236)  (477 236)  LC_6 Logic Functioning bit
 (40 12)  (478 236)  (478 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (42 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (14 13)  (452 237)  (452 237)  routing T_9_14.sp4_r_v_b_40 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 237)  (462 237)  routing T_9_14.rgt_op_2 <X> T_9_14.lc_trk_g3_2
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (40 13)  (478 237)  (478 237)  LC_6 Logic Functioning bit
 (41 13)  (479 237)  (479 237)  LC_6 Logic Functioning bit
 (42 13)  (480 237)  (480 237)  LC_6 Logic Functioning bit
 (43 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (53 13)  (491 237)  (491 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (464 238)  (464 238)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (37 14)  (475 238)  (475 238)  LC_7 Logic Functioning bit
 (38 14)  (476 238)  (476 238)  LC_7 Logic Functioning bit
 (41 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (42 14)  (480 238)  (480 238)  LC_7 Logic Functioning bit
 (51 14)  (489 238)  (489 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (446 239)  (446 239)  routing T_9_14.sp4_v_b_7 <X> T_9_14.sp4_v_t_47
 (10 15)  (448 239)  (448 239)  routing T_9_14.sp4_v_b_7 <X> T_9_14.sp4_v_t_47
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 239)  (463 239)  routing T_9_14.sp4_r_v_b_46 <X> T_9_14.lc_trk_g3_6
 (26 15)  (464 239)  (464 239)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 239)  (467 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 239)  (470 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (472 239)  (472 239)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.input_2_7
 (35 15)  (473 239)  (473 239)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.input_2_7
 (36 15)  (474 239)  (474 239)  LC_7 Logic Functioning bit
 (39 15)  (477 239)  (477 239)  LC_7 Logic Functioning bit
 (40 15)  (478 239)  (478 239)  LC_7 Logic Functioning bit
 (43 15)  (481 239)  (481 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (12 0)  (504 224)  (504 224)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (15 0)  (507 224)  (507 224)  routing T_10_14.bot_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (513 224)  (513 224)  routing T_10_14.bnr_op_3 <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (517 224)  (517 224)  routing T_10_14.sp4_v_b_10 <X> T_10_14.lc_trk_g0_2
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 224)  (523 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (40 0)  (532 224)  (532 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (11 1)  (503 225)  (503 225)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (21 1)  (513 225)  (513 225)  routing T_10_14.bnr_op_3 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp4_v_b_10 <X> T_10_14.lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_v_b_10 <X> T_10_14.lc_trk_g0_2
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (46 1)  (538 225)  (538 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (507 226)  (507 226)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g0_5
 (16 2)  (508 226)  (508 226)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (517 226)  (517 226)  routing T_10_14.bnr_op_6 <X> T_10_14.lc_trk_g0_6
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 226)  (522 226)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (9 3)  (501 227)  (501 227)  routing T_10_14.sp4_v_b_5 <X> T_10_14.sp4_v_t_36
 (10 3)  (502 227)  (502 227)  routing T_10_14.sp4_v_b_5 <X> T_10_14.sp4_v_t_36
 (18 3)  (510 227)  (510 227)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g0_5
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 227)  (517 227)  routing T_10_14.bnr_op_6 <X> T_10_14.lc_trk_g0_6
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 227)  (522 227)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 227)  (525 227)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_1
 (34 3)  (526 227)  (526 227)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_1
 (35 3)  (527 227)  (527 227)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_1
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (5 4)  (497 228)  (497 228)  routing T_10_14.sp4_v_b_3 <X> T_10_14.sp4_h_r_3
 (15 4)  (507 228)  (507 228)  routing T_10_14.sp4_v_b_17 <X> T_10_14.lc_trk_g1_1
 (16 4)  (508 228)  (508 228)  routing T_10_14.sp4_v_b_17 <X> T_10_14.lc_trk_g1_1
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (518 228)  (518 228)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 228)  (520 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (46 4)  (538 228)  (538 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (542 228)  (542 228)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (498 229)  (498 229)  routing T_10_14.sp4_v_b_3 <X> T_10_14.sp4_h_r_3
 (15 5)  (507 229)  (507 229)  routing T_10_14.bot_op_0 <X> T_10_14.lc_trk_g1_0
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (518 229)  (518 229)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 229)  (519 229)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (48 5)  (540 229)  (540 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (543 229)  (543 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (495 230)  (495 230)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_t_23
 (13 6)  (505 230)  (505 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_40
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 230)  (515 230)  routing T_10_14.sp4_v_b_23 <X> T_10_14.lc_trk_g1_7
 (24 6)  (516 230)  (516 230)  routing T_10_14.sp4_v_b_23 <X> T_10_14.lc_trk_g1_7
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (50 6)  (542 230)  (542 230)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (495 231)  (495 231)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_t_23
 (11 7)  (503 231)  (503 231)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_h_l_40
 (12 7)  (504 231)  (504 231)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_40
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 231)  (515 231)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g1_6
 (26 7)  (518 231)  (518 231)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (14 8)  (506 232)  (506 232)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g2_0
 (15 8)  (507 232)  (507 232)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (517 232)  (517 232)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g2_2
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (14 9)  (506 233)  (506 233)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g2_0
 (16 9)  (508 233)  (508 233)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g2_0
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (510 233)  (510 233)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 233)  (520 233)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 233)  (522 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 233)  (525 233)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.input_2_4
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (4 10)  (496 234)  (496 234)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_v_t_43
 (6 10)  (498 234)  (498 234)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_v_t_43
 (26 10)  (518 234)  (518 234)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 234)  (526 234)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (14 11)  (506 235)  (506 235)  routing T_10_14.sp4_r_v_b_36 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 235)  (515 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (24 11)  (516 235)  (516 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 235)  (524 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (527 235)  (527 235)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.input_2_5
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g3_1
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 236)  (520 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (40 12)  (532 236)  (532 236)  LC_6 Logic Functioning bit
 (42 12)  (534 236)  (534 236)  LC_6 Logic Functioning bit
 (18 13)  (510 237)  (510 237)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g3_1
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (520 237)  (520 237)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 237)  (526 237)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.input_2_6
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (14 14)  (506 238)  (506 238)  routing T_10_14.bnl_op_4 <X> T_10_14.lc_trk_g3_4
 (15 14)  (507 238)  (507 238)  routing T_10_14.sp4_v_t_32 <X> T_10_14.lc_trk_g3_5
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_v_t_32 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (518 238)  (518 238)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 238)  (525 238)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (40 14)  (532 238)  (532 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (53 14)  (545 238)  (545 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (506 239)  (506 239)  routing T_10_14.bnl_op_4 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 239)  (516 239)  routing T_10_14.tnr_op_6 <X> T_10_14.lc_trk_g3_6
 (26 15)  (518 239)  (518 239)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 239)  (519 239)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 239)  (523 239)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 239)  (524 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (525 239)  (525 239)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.input_2_7
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (40 15)  (532 239)  (532 239)  LC_7 Logic Functioning bit
 (41 15)  (533 239)  (533 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit
 (48 15)  (540 239)  (540 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g0_3
 (25 0)  (571 224)  (571 224)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (40 0)  (586 224)  (586 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (46 0)  (592 224)  (592 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 225)  (581 225)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (43 1)  (589 225)  (589 225)  LC_0 Logic Functioning bit
 (51 1)  (597 225)  (597 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (5 2)  (551 226)  (551 226)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_h_l_37
 (13 2)  (559 226)  (559 226)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_v_t_39
 (14 2)  (560 226)  (560 226)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g0_4
 (15 2)  (561 226)  (561 226)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 226)  (564 226)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g0_5
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 226)  (569 226)  routing T_11_14.sp4_v_b_23 <X> T_11_14.lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.sp4_v_b_23 <X> T_11_14.lc_trk_g0_7
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 226)  (581 226)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.input_2_1
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (8 3)  (554 227)  (554 227)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_v_t_36
 (10 3)  (556 227)  (556 227)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_v_t_36
 (15 3)  (561 227)  (561 227)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (14 4)  (560 228)  (560 228)  routing T_11_14.bnr_op_0 <X> T_11_14.lc_trk_g1_0
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 228)  (576 228)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_2
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (47 4)  (593 228)  (593 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (560 229)  (560 229)  routing T_11_14.bnr_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (564 229)  (564 229)  routing T_11_14.sp4_r_v_b_25 <X> T_11_14.lc_trk_g1_1
 (22 5)  (568 229)  (568 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 229)  (569 229)  routing T_11_14.sp4_v_b_18 <X> T_11_14.lc_trk_g1_2
 (24 5)  (570 229)  (570 229)  routing T_11_14.sp4_v_b_18 <X> T_11_14.lc_trk_g1_2
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 229)  (581 229)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_2
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (51 5)  (597 229)  (597 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (552 230)  (552 230)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_v_t_38
 (14 6)  (560 230)  (560 230)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (15 6)  (561 230)  (561 230)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 230)  (569 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (25 6)  (571 230)  (571 230)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g1_6
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (50 6)  (596 230)  (596 230)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (551 231)  (551 231)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_v_t_38
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (564 231)  (564 231)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 231)  (569 231)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g1_6
 (25 7)  (571 231)  (571 231)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g1_6
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (9 8)  (555 232)  (555 232)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_r_7
 (12 8)  (558 232)  (558 232)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_r_8
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.tnl_op_3 <X> T_11_14.lc_trk_g2_3
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (11 9)  (557 233)  (557 233)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_r_8
 (13 9)  (559 233)  (559 233)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_r_8
 (21 9)  (567 233)  (567 233)  routing T_11_14.tnl_op_3 <X> T_11_14.lc_trk_g2_3
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (10 10)  (556 234)  (556 234)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_l_42
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.bnl_op_5 <X> T_11_14.lc_trk_g2_5
 (27 10)  (573 234)  (573 234)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (15 11)  (561 235)  (561 235)  routing T_11_14.tnr_op_4 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (564 235)  (564 235)  routing T_11_14.bnl_op_5 <X> T_11_14.lc_trk_g2_5
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 235)  (580 235)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.input_2_5
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (40 12)  (586 236)  (586 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 237)  (586 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (4 14)  (550 238)  (550 238)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_v_t_44
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (42 14)  (588 238)  (588 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (40 15)  (586 239)  (586 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (12 0)  (612 224)  (612 224)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_h_r_2
 (15 0)  (615 224)  (615 224)  routing T_12_14.bot_op_1 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (625 224)  (625 224)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g0_2
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g0_2
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (51 1)  (651 225)  (651 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (6 4)  (606 228)  (606 228)  routing T_12_14.sp4_h_r_10 <X> T_12_14.sp4_v_b_3
 (14 4)  (614 228)  (614 228)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g1_0
 (15 4)  (615 228)  (615 228)  routing T_12_14.lft_op_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.lft_op_1 <X> T_12_14.lc_trk_g1_1
 (21 4)  (621 228)  (621 228)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g1_3
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (612 229)  (612 229)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_5
 (15 5)  (615 229)  (615 229)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 229)  (623 229)  routing T_12_14.sp4_v_b_18 <X> T_12_14.lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.sp4_v_b_18 <X> T_12_14.lc_trk_g1_2
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (51 5)  (651 229)  (651 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (615 230)  (615 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (40 6)  (640 230)  (640 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 231)  (611 231)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_h_l_40
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 232)  (623 232)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 232)  (640 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (15 9)  (615 233)  (615 233)  routing T_12_14.tnr_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (621 233)  (621 233)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (15 10)  (615 234)  (615 234)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.tnl_op_7 <X> T_12_14.lc_trk_g2_7
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (18 11)  (618 235)  (618 235)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (21 11)  (621 235)  (621 235)  routing T_12_14.tnl_op_7 <X> T_12_14.lc_trk_g2_7
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g3_2
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_6
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 237)  (634 237)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g3_6
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_7
 (35 15)  (635 239)  (635 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (50 2)  (704 226)  (704 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (4 4)  (658 228)  (658 228)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (6 4)  (660 228)  (660 228)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 5)  (659 229)  (659 229)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (14 5)  (668 229)  (668 229)  routing T_13_14.sp12_h_r_16 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp12_h_r_16 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g1_4
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g1_6
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 231)  (687 231)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_3
 (35 7)  (689 231)  (689 231)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g2_0
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 233)  (658 233)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_r_6
 (14 9)  (668 233)  (668 233)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (51 9)  (705 233)  (705 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (668 234)  (668 234)  routing T_13_14.bnl_op_4 <X> T_13_14.lc_trk_g2_4
 (15 10)  (669 234)  (669 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (14 11)  (668 235)  (668 235)  routing T_13_14.bnl_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (4 12)  (658 236)  (658 236)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_9
 (12 12)  (666 236)  (666 236)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (40 12)  (694 236)  (694 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (5 13)  (659 237)  (659 237)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_9
 (11 13)  (665 237)  (665 237)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (13 13)  (667 237)  (667 237)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 237)  (688 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_6
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (14 15)  (668 239)  (668 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (675 239)  (675 239)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g3_6
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g0_2
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (25 2)  (733 226)  (733 226)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (53 2)  (761 226)  (761 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (16 3)  (724 227)  (724 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (53 3)  (761 227)  (761 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (723 228)  (723 228)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g1_1
 (16 4)  (724 228)  (724 228)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (40 4)  (748 228)  (748 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (8 7)  (716 231)  (716 231)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_t_41
 (9 7)  (717 231)  (717 231)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_t_41
 (10 7)  (718 231)  (718 231)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_t_41
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (51 7)  (759 231)  (759 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (733 232)  (733 232)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g2_2
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (47 8)  (755 232)  (755 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_v_t_28 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_v_t_28 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (51 12)  (759 236)  (759 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_r_v_b_40 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 237)  (731 237)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g3_2
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (10 15)  (718 239)  (718 239)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_t_47
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_r_v_b_44 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_15_14

 (9 1)  (771 225)  (771 225)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_v_b_1
 (10 1)  (772 225)  (772 225)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_v_b_1


LogicTile_16_14

 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (824 227)  (824 227)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_36
 (9 3)  (825 227)  (825 227)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_36
 (10 3)  (826 227)  (826 227)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_36
 (12 6)  (828 230)  (828 230)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_l_40
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (11 7)  (827 231)  (827 231)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_l_40
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (48 7)  (864 231)  (864 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (47 10)  (863 234)  (863 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (824 235)  (824 235)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_42
 (9 11)  (825 235)  (825 235)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_t_42
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (37 11)  (853 235)  (853 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (8 14)  (824 238)  (824 238)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_l_47
 (9 14)  (825 238)  (825 238)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_l_47
 (10 14)  (826 238)  (826 238)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_l_47
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_17_14

 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.bot_op_7 <X> T_17_14.lc_trk_g0_7
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (52 2)  (926 226)  (926 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (25 4)  (899 228)  (899 228)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g1_2
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g1_2
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 229)  (906 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 229)  (907 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (34 5)  (908 229)  (908 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (35 5)  (909 229)  (909 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (0 6)  (874 230)  (874 230)  routing T_17_14.glb_netwk_2 <X> T_17_14.glb2local_0
 (1 6)  (875 230)  (875 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 7)  (888 231)  (888 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (8 8)  (882 232)  (882 232)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_h_r_7
 (10 8)  (884 232)  (884 232)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_h_r_7
 (4 12)  (878 236)  (878 236)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_9
 (6 12)  (880 236)  (880 236)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_9
 (8 12)  (882 236)  (882 236)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_h_r_10
 (9 12)  (883 236)  (883 236)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_h_r_10
 (10 12)  (884 236)  (884 236)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_h_r_10
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 236)  (899 236)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g3_2
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g3_2
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (11 14)  (885 238)  (885 238)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (21 14)  (895 238)  (895 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (4 15)  (878 239)  (878 239)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_h_l_44
 (12 15)  (886 239)  (886 239)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (25 0)  (953 224)  (953 224)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (15 1)  (943 225)  (943 225)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (942 228)  (942 228)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (14 5)  (942 229)  (942 229)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (16 5)  (944 229)  (944 229)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (46 8)  (974 232)  (974 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (976 232)  (976 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (980 232)  (980 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp12_v_t_9 <X> T_18_14.lc_trk_g2_2
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 233)  (959 233)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 233)  (960 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (21 10)  (949 234)  (949 234)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g2_7
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g2_7
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g2_7
 (14 12)  (942 236)  (942 236)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g3_0
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (14 13)  (942 237)  (942 237)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g3_0
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 238)  (936 238)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_h_l_47
 (9 14)  (937 238)  (937 238)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_h_l_47
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (52 14)  (980 238)  (980 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 239)  (962 239)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 4)  (991 228)  (991 228)  routing T_19_14.sp4_v_t_41 <X> T_19_14.sp4_h_r_4
 (25 6)  (1007 230)  (1007 230)  routing T_19_14.wire_logic_cluster/lc_6/out <X> T_19_14.lc_trk_g1_6
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 10)  (997 234)  (997 234)  routing T_19_14.tnr_op_5 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp12_v_t_21 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp12_v_t_21 <X> T_19_14.lc_trk_g2_6
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 236)  (1017 236)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (46 12)  (1028 236)  (1028 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (1034 236)  (1034 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (34 13)  (1016 237)  (1016 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_6
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (982 239)  (982 239)  routing T_19_14.glb_netwk_2 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 239)  (1000 239)  routing T_19_14.sp4_r_v_b_45 <X> T_19_14.lc_trk_g3_5


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 3)  (1041 227)  (1041 227)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_t_37
 (22 5)  (1058 229)  (1058 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1059 229)  (1059 229)  routing T_20_14.sp12_h_r_10 <X> T_20_14.lc_trk_g1_2
 (16 7)  (1052 231)  (1052 231)  routing T_20_14.sp12_h_r_12 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (9 8)  (1045 232)  (1045 232)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_r_7
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (40 8)  (1076 232)  (1076 232)  LC_4 Logic Functioning bit
 (42 8)  (1078 232)  (1078 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (51 8)  (1087 232)  (1087 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 233)  (1063 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (41 9)  (1077 233)  (1077 233)  LC_4 Logic Functioning bit
 (43 9)  (1079 233)  (1079 233)  LC_4 Logic Functioning bit
 (8 10)  (1044 234)  (1044 234)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_l_42
 (9 10)  (1045 234)  (1045 234)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_l_42
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (31 13)  (1067 237)  (1067 237)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (51 13)  (1087 237)  (1087 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1089 237)  (1089 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1041 238)  (1041 238)  routing T_20_14.sp4_v_t_44 <X> T_20_14.sp4_h_l_44
 (21 14)  (1057 238)  (1057 238)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g3_7
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g3_7
 (6 15)  (1042 239)  (1042 239)  routing T_20_14.sp4_v_t_44 <X> T_20_14.sp4_h_l_44
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_h_l_34 <X> T_20_14.lc_trk_g3_7


LogicTile_21_14

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 6)  (1102 230)  (1102 230)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (21 6)  (1111 230)  (1111 230)  routing T_21_14.wire_logic_cluster/lc_7/out <X> T_21_14.lc_trk_g1_7
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (8 8)  (1098 232)  (1098 232)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_h_r_7
 (22 8)  (1112 232)  (1112 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 232)  (1113 232)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g2_3
 (24 8)  (1114 232)  (1114 232)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g2_3
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (6 14)  (1096 238)  (1096 238)  routing T_21_14.sp4_h_l_41 <X> T_21_14.sp4_v_t_44
 (15 14)  (1105 238)  (1105 238)  routing T_21_14.tnl_op_5 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1115 238)  (1115 238)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (26 14)  (1116 238)  (1116 238)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 238)  (1117 238)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 238)  (1118 238)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 238)  (1120 238)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 238)  (1124 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 238)  (1127 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (39 14)  (1129 238)  (1129 238)  LC_7 Logic Functioning bit
 (41 14)  (1131 238)  (1131 238)  LC_7 Logic Functioning bit
 (45 14)  (1135 238)  (1135 238)  LC_7 Logic Functioning bit
 (51 14)  (1141 238)  (1141 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1142 238)  (1142 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 239)  (1090 239)  routing T_21_14.glb_netwk_2 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (1108 239)  (1108 239)  routing T_21_14.tnl_op_5 <X> T_21_14.lc_trk_g3_5
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 239)  (1113 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (26 15)  (1116 239)  (1116 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 239)  (1117 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 239)  (1122 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 239)  (1123 239)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_7
 (35 15)  (1125 239)  (1125 239)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_7
 (37 15)  (1127 239)  (1127 239)  LC_7 Logic Functioning bit
 (39 15)  (1129 239)  (1129 239)  LC_7 Logic Functioning bit
 (40 15)  (1130 239)  (1130 239)  LC_7 Logic Functioning bit
 (48 15)  (1138 239)  (1138 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1141 239)  (1141 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1143 239)  (1143 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_14

 (16 2)  (1160 226)  (1160 226)  routing T_22_14.sp4_v_b_13 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1162 226)  (1162 226)  routing T_22_14.sp4_v_b_13 <X> T_22_14.lc_trk_g0_5
 (18 3)  (1162 227)  (1162 227)  routing T_22_14.sp4_v_b_13 <X> T_22_14.lc_trk_g0_5
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 230)  (1174 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 230)  (1179 230)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.input_2_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (41 6)  (1185 230)  (1185 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (28 7)  (1172 231)  (1172 231)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 231)  (1175 231)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 231)  (1176 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (48 7)  (1192 231)  (1192 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1159 232)  (1159 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 232)  (1162 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (18 9)  (1162 233)  (1162 233)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (14 10)  (1158 234)  (1158 234)  routing T_22_14.sp4_v_t_17 <X> T_22_14.lc_trk_g2_4
 (16 11)  (1160 235)  (1160 235)  routing T_22_14.sp4_v_t_17 <X> T_22_14.lc_trk_g2_4
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 238)  (1167 238)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g3_7
 (24 14)  (1168 238)  (1168 238)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g3_7
 (21 15)  (1165 239)  (1165 239)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g3_7


LogicTile_24_14

 (19 8)  (1271 232)  (1271 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_25_14

 (8 1)  (1314 225)  (1314 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (9 1)  (1315 225)  (1315 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (10 1)  (1316 225)  (1316 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (6 2)  (1312 226)  (1312 226)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_t_37
 (8 7)  (1314 231)  (1314 231)  routing T_25_14.sp4_v_b_1 <X> T_25_14.sp4_v_t_41
 (10 7)  (1316 231)  (1316 231)  routing T_25_14.sp4_v_b_1 <X> T_25_14.sp4_v_t_41


LogicTile_7_13

 (22 7)  (364 215)  (364 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (367 215)  (367 215)  routing T_7_13.sp4_r_v_b_30 <X> T_7_13.lc_trk_g1_6
 (15 8)  (357 216)  (357 216)  routing T_7_13.sp4_h_r_25 <X> T_7_13.lc_trk_g2_1
 (16 8)  (358 216)  (358 216)  routing T_7_13.sp4_h_r_25 <X> T_7_13.lc_trk_g2_1
 (17 8)  (359 216)  (359 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (367 216)  (367 216)  routing T_7_13.sp4_v_t_23 <X> T_7_13.lc_trk_g2_2
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 216)  (373 216)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 216)  (376 216)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (51 8)  (393 216)  (393 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (360 217)  (360 217)  routing T_7_13.sp4_h_r_25 <X> T_7_13.lc_trk_g2_1
 (22 9)  (364 217)  (364 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 217)  (365 217)  routing T_7_13.sp4_v_t_23 <X> T_7_13.lc_trk_g2_2
 (25 9)  (367 217)  (367 217)  routing T_7_13.sp4_v_t_23 <X> T_7_13.lc_trk_g2_2
 (27 9)  (369 217)  (369 217)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 217)  (370 217)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 217)  (373 217)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 217)  (374 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (375 217)  (375 217)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.input_2_4
 (35 9)  (377 217)  (377 217)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.input_2_4
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (360 221)  (360 221)  routing T_7_13.sp4_r_v_b_41 <X> T_7_13.lc_trk_g3_1
 (8 15)  (350 223)  (350 223)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_t_47
 (9 15)  (351 223)  (351 223)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_t_47
 (10 15)  (352 223)  (352 223)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_t_47


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 3)  (404 211)  (404 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (9 3)  (405 211)  (405 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (10 3)  (406 211)  (406 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (12 4)  (408 212)  (408 212)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (25 4)  (421 212)  (421 212)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (11 5)  (407 213)  (407 213)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (22 5)  (418 213)  (418 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 213)  (419 213)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (24 5)  (420 213)  (420 213)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (8 7)  (404 215)  (404 215)  routing T_8_13.sp4_h_r_10 <X> T_8_13.sp4_v_t_41
 (9 7)  (405 215)  (405 215)  routing T_8_13.sp4_h_r_10 <X> T_8_13.sp4_v_t_41
 (10 7)  (406 215)  (406 215)  routing T_8_13.sp4_h_r_10 <X> T_8_13.sp4_v_t_41
 (12 8)  (408 216)  (408 216)  routing T_8_13.sp4_v_b_8 <X> T_8_13.sp4_h_r_8
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (11 9)  (407 217)  (407 217)  routing T_8_13.sp4_v_b_8 <X> T_8_13.sp4_h_r_8
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_bram/ram/WDATA_11
 (38 9)  (434 217)  (434 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 11)  (410 219)  (410 219)  routing T_8_13.sp4_r_v_b_36 <X> T_8_13.lc_trk_g2_4
 (17 11)  (413 219)  (413 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (400 222)  (400 222)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_v_t_44
 (6 14)  (402 222)  (402 222)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_v_t_44
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (8 15)  (404 223)  (404 223)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_47
 (9 15)  (405 223)  (405 223)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_47
 (10 15)  (406 223)  (406 223)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_47


LogicTile_9_13

 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.bot_op_2 <X> T_9_13.lc_trk_g0_2
 (0 2)  (438 210)  (438 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (439 210)  (439 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (446 210)  (446 210)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_h_l_36
 (17 2)  (455 210)  (455 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 210)  (471 210)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (46 2)  (484 210)  (484 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (485 210)  (485 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (490 210)  (490 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (456 211)  (456 211)  routing T_9_13.sp4_r_v_b_29 <X> T_9_13.lc_trk_g0_5
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (53 3)  (491 211)  (491 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.bnr_op_1 <X> T_9_13.lc_trk_g1_1
 (0 5)  (438 213)  (438 213)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (18 5)  (456 213)  (456 213)  routing T_9_13.bnr_op_1 <X> T_9_13.lc_trk_g1_1
 (19 5)  (457 213)  (457 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (460 213)  (460 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 213)  (463 213)  routing T_9_13.sp4_r_v_b_26 <X> T_9_13.lc_trk_g1_2
 (12 6)  (450 214)  (450 214)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_l_40
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (40 6)  (478 214)  (478 214)  LC_3 Logic Functioning bit
 (42 6)  (480 214)  (480 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (8 7)  (446 215)  (446 215)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_t_41
 (9 7)  (447 215)  (447 215)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_t_41
 (11 7)  (449 215)  (449 215)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_l_40
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 215)  (470 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (472 215)  (472 215)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.input_2_3
 (35 7)  (473 215)  (473 215)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.input_2_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (40 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (43 7)  (481 215)  (481 215)  LC_3 Logic Functioning bit
 (12 8)  (450 216)  (450 216)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_h_r_8
 (14 8)  (452 216)  (452 216)  routing T_9_13.sp4_h_l_21 <X> T_9_13.lc_trk_g2_0
 (17 8)  (455 216)  (455 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 216)  (456 216)  routing T_9_13.wire_logic_cluster/lc_1/out <X> T_9_13.lc_trk_g2_1
 (27 8)  (465 216)  (465 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 216)  (466 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (40 8)  (478 216)  (478 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (42 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (50 8)  (488 216)  (488 216)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (451 217)  (451 217)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_h_r_8
 (15 9)  (453 217)  (453 217)  routing T_9_13.sp4_h_l_21 <X> T_9_13.lc_trk_g2_0
 (16 9)  (454 217)  (454 217)  routing T_9_13.sp4_h_l_21 <X> T_9_13.lc_trk_g2_0
 (17 9)  (455 217)  (455 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (464 217)  (464 217)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 217)  (468 217)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 217)  (469 217)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (39 9)  (477 217)  (477 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (8 11)  (446 219)  (446 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (9 11)  (447 219)  (447 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (10 11)  (448 219)  (448 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (28 12)  (466 220)  (466 220)  routing T_9_13.lc_trk_g2_1 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 220)  (475 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (41 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (22 13)  (460 221)  (460 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 221)  (462 221)  routing T_9_13.tnr_op_2 <X> T_9_13.lc_trk_g3_2
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (39 13)  (477 221)  (477 221)  LC_6 Logic Functioning bit
 (41 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (43 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 222)  (441 222)  routing T_9_13.sp12_h_r_1 <X> T_9_13.sp12_v_t_22
 (15 14)  (453 222)  (453 222)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g3_5
 (16 14)  (454 222)  (454 222)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g3_5
 (17 14)  (455 222)  (455 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (463 222)  (463 222)  routing T_9_13.wire_logic_cluster/lc_6/out <X> T_9_13.lc_trk_g3_6
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 222)  (471 222)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (38 14)  (476 222)  (476 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (45 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (47 14)  (485 222)  (485 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (489 222)  (489 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (441 223)  (441 223)  routing T_9_13.sp12_h_r_1 <X> T_9_13.sp12_v_t_22
 (14 15)  (452 223)  (452 223)  routing T_9_13.sp4_h_l_17 <X> T_9_13.lc_trk_g3_4
 (15 15)  (453 223)  (453 223)  routing T_9_13.sp4_h_l_17 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp4_h_l_17 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (37 15)  (475 223)  (475 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit
 (39 15)  (477 223)  (477 223)  LC_7 Logic Functioning bit
 (51 15)  (489 223)  (489 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (490 223)  (490 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (491 223)  (491 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_13

 (9 0)  (501 208)  (501 208)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_h_r_1
 (15 0)  (507 208)  (507 208)  routing T_10_13.bot_op_1 <X> T_10_13.lc_trk_g0_1
 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 208)  (527 208)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.input_2_0
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (40 0)  (532 208)  (532 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (42 0)  (534 208)  (534 208)  LC_0 Logic Functioning bit
 (13 1)  (505 209)  (505 209)  routing T_10_13.sp4_v_t_44 <X> T_10_13.sp4_h_r_2
 (15 1)  (507 209)  (507 209)  routing T_10_13.bot_op_0 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 209)  (523 209)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 209)  (526 209)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.input_2_0
 (35 1)  (527 209)  (527 209)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.input_2_0
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (41 3)  (533 211)  (533 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (41 4)  (533 212)  (533 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (0 5)  (492 213)  (492 213)  routing T_10_13.glb_netwk_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (15 5)  (507 213)  (507 213)  routing T_10_13.sp4_v_t_5 <X> T_10_13.lc_trk_g1_0
 (16 5)  (508 213)  (508 213)  routing T_10_13.sp4_v_t_5 <X> T_10_13.lc_trk_g1_0
 (17 5)  (509 213)  (509 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (11 6)  (503 214)  (503 214)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (13 6)  (505 214)  (505 214)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (21 6)  (513 214)  (513 214)  routing T_10_13.bnr_op_7 <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (12 7)  (504 215)  (504 215)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_t_40
 (21 7)  (513 215)  (513 215)  routing T_10_13.bnr_op_7 <X> T_10_13.lc_trk_g1_7
 (4 9)  (496 217)  (496 217)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_h_r_6
 (15 9)  (507 217)  (507 217)  routing T_10_13.tnr_op_0 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (25 10)  (517 218)  (517 218)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g2_6
 (28 10)  (520 218)  (520 218)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (40 10)  (532 218)  (532 218)  LC_5 Logic Functioning bit
 (41 10)  (533 218)  (533 218)  LC_5 Logic Functioning bit
 (42 10)  (534 218)  (534 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (51 10)  (543 218)  (543 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 219)  (522 219)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (41 11)  (533 219)  (533 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (43 11)  (535 219)  (535 219)  LC_5 Logic Functioning bit
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g3_1
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (46 12)  (538 220)  (538 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (544 220)  (544 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (545 220)  (545 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (46 13)  (538 221)  (538 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (540 221)  (540 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (543 221)  (543 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 222)  (517 222)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (41 14)  (533 222)  (533 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 223)  (516 223)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6
 (27 15)  (519 223)  (519 223)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (40 15)  (532 223)  (532 223)  LC_7 Logic Functioning bit
 (42 15)  (534 223)  (534 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (14 0)  (560 208)  (560 208)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (15 0)  (561 208)  (561 208)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g0_1
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g0_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (14 1)  (560 209)  (560 209)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (16 1)  (562 209)  (562 209)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 210)  (569 210)  routing T_11_13.sp4_v_b_23 <X> T_11_13.lc_trk_g0_7
 (24 2)  (570 210)  (570 210)  routing T_11_13.sp4_v_b_23 <X> T_11_13.lc_trk_g0_7
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 210)  (576 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 210)  (586 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (40 3)  (586 211)  (586 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 212)  (561 212)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g1_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 212)  (564 212)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g1_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (40 4)  (586 212)  (586 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 213)  (546 213)  routing T_11_13.glb_netwk_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (8 6)  (554 214)  (554 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (9 6)  (555 214)  (555 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (10 6)  (556 214)  (556 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (21 6)  (567 214)  (567 214)  routing T_11_13.lft_op_7 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.lft_op_7 <X> T_11_13.lc_trk_g1_7
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 214)  (576 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (46 6)  (592 214)  (592 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 215)  (561 215)  routing T_11_13.bot_op_4 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 215)  (570 215)  routing T_11_13.bot_op_6 <X> T_11_13.lc_trk_g1_6
 (27 7)  (573 215)  (573 215)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (40 7)  (586 215)  (586 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (51 7)  (597 215)  (597 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (550 216)  (550 216)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_v_b_6
 (6 8)  (552 216)  (552 216)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_v_b_6
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g2_1
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 217)  (564 217)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g2_1
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 217)  (580 217)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.input_2_4
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (50 10)  (596 218)  (596 218)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (559 219)  (559 219)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_h_l_45
 (31 11)  (577 219)  (577 219)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (40 11)  (586 219)  (586 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g3_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (18 13)  (564 221)  (564 221)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g3_1
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 222)  (567 222)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 222)  (571 222)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g3_6
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 222)  (581 222)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_7
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (40 14)  (586 222)  (586 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 223)  (579 223)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_7
 (34 15)  (580 223)  (580 223)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_7
 (35 15)  (581 223)  (581 223)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_7
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (40 15)  (586 223)  (586 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (2 0)  (602 208)  (602 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (608 208)  (608 208)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_h_r_1
 (10 0)  (610 208)  (610 208)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_h_r_1
 (16 0)  (616 208)  (616 208)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (25 0)  (625 208)  (625 208)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g0_2
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (8 1)  (608 209)  (608 209)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_1
 (9 1)  (609 209)  (609 209)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_1
 (10 1)  (610 209)  (610 209)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_1
 (14 1)  (614 209)  (614 209)  routing T_12_13.sp4_r_v_b_35 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (618 209)  (618 209)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g0_1
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_0
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (8 4)  (608 212)  (608 212)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_h_r_4
 (10 4)  (610 212)  (610 212)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_h_r_4
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g1_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 212)  (640 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g1_1
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (51 5)  (651 213)  (651 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (603 215)  (603 215)  routing T_12_13.sp12_h_l_23 <X> T_12_13.sp12_v_t_23
 (9 7)  (609 215)  (609 215)  routing T_12_13.sp4_v_b_4 <X> T_12_13.sp4_v_t_41
 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (51 7)  (651 215)  (651 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (10 9)  (610 217)  (610 217)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_v_b_7
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (14 10)  (614 218)  (614 218)  routing T_12_13.sp4_h_r_36 <X> T_12_13.lc_trk_g2_4
 (15 10)  (615 218)  (615 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (21 10)  (621 218)  (621 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (25 10)  (625 218)  (625 218)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g2_6
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (15 11)  (615 219)  (615 219)  routing T_12_13.sp4_h_r_36 <X> T_12_13.lc_trk_g2_4
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_h_r_36 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 219)  (623 219)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g2_6
 (25 11)  (625 219)  (625 219)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (9 12)  (609 220)  (609 220)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_r_10
 (15 12)  (615 220)  (615 220)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (16 12)  (616 220)  (616 220)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (14 13)  (614 221)  (614 221)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g3_0
 (15 13)  (615 221)  (615 221)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 221)  (618 221)  routing T_12_13.sp4_h_r_25 <X> T_12_13.lc_trk_g3_1
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g3_2
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (608 222)  (608 222)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_h_l_47
 (10 14)  (610 222)  (610 222)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_h_l_47
 (11 14)  (611 222)  (611 222)  routing T_12_13.sp4_v_b_8 <X> T_12_13.sp4_v_t_46
 (15 14)  (615 222)  (615 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 222)  (624 222)  routing T_12_13.tnl_op_7 <X> T_12_13.lc_trk_g3_7
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (51 14)  (651 222)  (651 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (612 223)  (612 223)  routing T_12_13.sp4_v_b_8 <X> T_12_13.sp4_v_t_46
 (14 15)  (614 223)  (614 223)  routing T_12_13.tnl_op_4 <X> T_12_13.lc_trk_g3_4
 (15 15)  (615 223)  (615 223)  routing T_12_13.tnl_op_4 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (621 223)  (621 223)  routing T_12_13.tnl_op_7 <X> T_12_13.lc_trk_g3_7
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (40 0)  (694 208)  (694 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (52 0)  (706 208)  (706 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (662 209)  (662 209)  routing T_13_13.sp4_h_l_36 <X> T_13_13.sp4_v_b_1
 (9 1)  (663 209)  (663 209)  routing T_13_13.sp4_h_l_36 <X> T_13_13.sp4_v_b_1
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp12_h_l_17 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.sp12_h_l_17 <X> T_13_13.lc_trk_g0_2
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 209)  (689 209)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (15 2)  (669 210)  (669 210)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 210)  (672 210)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g0_5
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (8 3)  (662 211)  (662 211)  routing T_13_13.sp4_h_l_36 <X> T_13_13.sp4_v_t_36
 (15 3)  (669 211)  (669 211)  routing T_13_13.bot_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 211)  (687 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.input_2_1
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (53 3)  (707 211)  (707 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (669 212)  (669 212)  routing T_13_13.bot_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (679 212)  (679 212)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (50 4)  (704 212)  (704 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (51 5)  (705 213)  (705 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (664 214)  (664 214)  routing T_13_13.sp4_v_b_11 <X> T_13_13.sp4_h_l_41
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp12_h_r_14 <X> T_13_13.lc_trk_g1_6
 (13 8)  (667 216)  (667 216)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_8
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (21 8)  (675 216)  (675 216)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (25 8)  (679 216)  (679 216)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (12 9)  (666 217)  (666 217)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_8
 (18 9)  (672 217)  (672 217)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_h_l_36 <X> T_13_13.sp4_v_t_43
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_h_r_39 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_h_r_39 <X> T_13_13.lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.sp4_h_r_39 <X> T_13_13.lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (50 10)  (704 218)  (704 218)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 219)  (677 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (14 12)  (668 220)  (668 220)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g3_0
 (15 12)  (669 220)  (669 220)  routing T_13_13.sp4_v_t_28 <X> T_13_13.lc_trk_g3_1
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_v_t_28 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_h_r_43 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_43 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_43 <X> T_13_13.lc_trk_g3_3
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (40 12)  (694 220)  (694 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (14 13)  (668 221)  (668 221)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g3_0
 (16 13)  (670 221)  (670 221)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_h_r_43 <X> T_13_13.lc_trk_g3_3
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (3 14)  (657 222)  (657 222)  routing T_13_13.sp12_h_r_1 <X> T_13_13.sp12_v_t_22
 (4 14)  (658 222)  (658 222)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_44
 (6 14)  (660 222)  (660 222)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_44
 (12 14)  (666 222)  (666 222)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46
 (14 14)  (668 222)  (668 222)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g3_4
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (50 14)  (704 222)  (704 222)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (657 223)  (657 223)  routing T_13_13.sp12_h_r_1 <X> T_13_13.sp12_v_t_22
 (11 15)  (665 223)  (665 223)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46
 (13 15)  (667 223)  (667 223)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 210)  (731 210)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g0_7
 (21 3)  (729 211)  (729 211)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g0_7
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g1_7
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_h_r_7 <X> T_14_13.lc_trk_g1_7
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (11 8)  (719 216)  (719 216)  routing T_14_13.sp4_h_l_39 <X> T_14_13.sp4_v_b_8
 (13 8)  (721 216)  (721 216)  routing T_14_13.sp4_h_l_39 <X> T_14_13.sp4_v_b_8
 (12 9)  (720 217)  (720 217)  routing T_14_13.sp4_h_l_39 <X> T_14_13.sp4_v_b_8
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (733 220)  (733 220)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (12 15)  (720 223)  (720 223)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_v_t_46
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (15 15)  (723 223)  (723 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (16 15)  (724 223)  (724 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_15_13

 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_t_40
 (19 13)  (781 221)  (781 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_13

 (12 2)  (828 210)  (828 210)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_39
 (11 3)  (827 211)  (827 211)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_39


LogicTile_17_13

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 210)  (899 210)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g0_6
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 211)  (897 211)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g0_6
 (3 4)  (877 212)  (877 212)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_h_r_0
 (3 5)  (877 213)  (877 213)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_h_r_0
 (15 6)  (889 214)  (889 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (15 7)  (889 215)  (889 215)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g1_4
 (16 7)  (890 215)  (890 215)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (14 13)  (888 221)  (888 221)  routing T_17_13.sp12_v_b_16 <X> T_17_13.lc_trk_g3_0
 (16 13)  (890 221)  (890 221)  routing T_17_13.sp12_v_b_16 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 223)  (874 223)  routing T_17_13.glb_netwk_2 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (907 223)  (907 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.input_2_7
 (34 15)  (908 223)  (908 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.input_2_7
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit
 (46 15)  (920 223)  (920 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (927 223)  (927 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_13

 (6 10)  (934 218)  (934 218)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_t_43
 (8 10)  (936 218)  (936 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42
 (9 10)  (937 218)  (937 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42


LogicTile_20_13

 (5 7)  (1041 215)  (1041 215)  routing T_20_13.sp4_h_l_38 <X> T_20_13.sp4_v_t_38
 (12 10)  (1048 218)  (1048 218)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_l_45
 (11 11)  (1047 219)  (1047 219)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_l_45
 (13 11)  (1049 219)  (1049 219)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_l_45
 (10 12)  (1046 220)  (1046 220)  routing T_20_13.sp4_v_t_40 <X> T_20_13.sp4_h_r_10


LogicTile_21_13

 (3 10)  (1093 218)  (1093 218)  routing T_21_13.sp12_h_r_1 <X> T_21_13.sp12_h_l_22
 (3 11)  (1093 219)  (1093 219)  routing T_21_13.sp12_h_r_1 <X> T_21_13.sp12_h_l_22


LogicTile_22_13

 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1167 212)  (1167 212)  routing T_22_13.sp12_h_r_11 <X> T_22_13.lc_trk_g1_3
 (21 6)  (1165 214)  (1165 214)  routing T_22_13.wire_logic_cluster/lc_7/out <X> T_22_13.lc_trk_g1_7
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (1169 216)  (1169 216)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g2_2
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 217)  (1167 217)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g2_2
 (24 9)  (1168 217)  (1168 217)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g2_2
 (27 10)  (1171 218)  (1171 218)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 218)  (1175 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (37 10)  (1181 218)  (1181 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (39 10)  (1183 218)  (1183 218)  LC_5 Logic Functioning bit
 (40 10)  (1184 218)  (1184 218)  LC_5 Logic Functioning bit
 (42 10)  (1186 218)  (1186 218)  LC_5 Logic Functioning bit
 (45 10)  (1189 218)  (1189 218)  LC_5 Logic Functioning bit
 (47 10)  (1191 218)  (1191 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1192 218)  (1192 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1195 218)  (1195 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1196 218)  (1196 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (30 11)  (1174 219)  (1174 219)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (38 11)  (1182 219)  (1182 219)  LC_5 Logic Functioning bit
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (40 11)  (1184 219)  (1184 219)  LC_5 Logic Functioning bit
 (42 11)  (1186 219)  (1186 219)  LC_5 Logic Functioning bit
 (46 11)  (1190 219)  (1190 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 14)  (1171 222)  (1171 222)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (37 14)  (1181 222)  (1181 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (39 14)  (1183 222)  (1183 222)  LC_7 Logic Functioning bit
 (40 14)  (1184 222)  (1184 222)  LC_7 Logic Functioning bit
 (42 14)  (1186 222)  (1186 222)  LC_7 Logic Functioning bit
 (45 14)  (1189 222)  (1189 222)  LC_7 Logic Functioning bit
 (30 15)  (1174 223)  (1174 223)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (37 15)  (1181 223)  (1181 223)  LC_7 Logic Functioning bit
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (39 15)  (1183 223)  (1183 223)  LC_7 Logic Functioning bit
 (40 15)  (1184 223)  (1184 223)  LC_7 Logic Functioning bit
 (42 15)  (1186 223)  (1186 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (10 4)  (1208 212)  (1208 212)  routing T_23_13.sp4_v_t_46 <X> T_23_13.sp4_h_r_4


RAM_Tile_25_13

 (11 2)  (1317 210)  (1317 210)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (13 2)  (1319 210)  (1319 210)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (12 3)  (1318 211)  (1318 211)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (13 10)  (1319 218)  (1319 218)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_45
 (12 11)  (1318 219)  (1318 219)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_45


LogicTile_26_13

 (9 0)  (1357 208)  (1357 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1
 (10 0)  (1358 208)  (1358 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1


LogicTile_27_13

 (3 2)  (1405 210)  (1405 210)  routing T_27_13.sp12_v_t_23 <X> T_27_13.sp12_h_l_23
 (8 4)  (1410 212)  (1410 212)  routing T_27_13.sp4_h_l_41 <X> T_27_13.sp4_h_r_4


LogicTile_29_13

 (11 11)  (1521 219)  (1521 219)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_45
 (13 11)  (1523 219)  (1523 219)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_45


LogicTile_30_13

 (8 0)  (1572 208)  (1572 208)  routing T_30_13.sp4_h_l_36 <X> T_30_13.sp4_h_r_1


LogicTile_31_13

 (8 13)  (1626 221)  (1626 221)  routing T_31_13.sp4_h_l_41 <X> T_31_13.sp4_v_b_10
 (9 13)  (1627 221)  (1627 221)  routing T_31_13.sp4_h_l_41 <X> T_31_13.sp4_v_b_10
 (10 13)  (1628 221)  (1628 221)  routing T_31_13.sp4_h_l_41 <X> T_31_13.sp4_v_b_10


IO_Tile_33_13

 (12 0)  (1738 208)  (1738 208)  routing T_33_13.span4_horz_25 <X> T_33_13.span4_vert_t_12
 (14 3)  (1740 211)  (1740 211)  routing T_33_13.span4_vert_t_13 <X> T_33_13.span4_vert_b_1
 (12 7)  (1738 215)  (1738 215)  routing T_33_13.span4_vert_b_2 <X> T_33_13.span4_horz_37


LogicTile_5_12

 (3 14)  (237 206)  (237 206)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (3 15)  (237 207)  (237 207)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (421 192)  (421 192)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 193)  (418 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (419 193)  (419 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (24 1)  (420 193)  (420 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (25 1)  (421 193)  (421 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 194)  (413 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 195)  (412 195)  routing T_8_12.sp12_h_r_12 <X> T_8_12.lc_trk_g0_4
 (17 3)  (413 195)  (413 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (414 195)  (414 195)  routing T_8_12.sp4_r_v_b_29 <X> T_8_12.lc_trk_g0_5
 (1 4)  (397 196)  (397 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 197)  (397 197)  routing T_8_12.lc_trk_g0_2 <X> T_8_12.wire_bram/ram/WCLKE
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (8 7)  (404 199)  (404 199)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_t_41
 (9 7)  (405 199)  (405 199)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_t_41
 (10 7)  (406 199)  (406 199)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_t_41
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g0_5 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (8 1)  (446 193)  (446 193)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_b_1
 (8 3)  (446 195)  (446 195)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_t_36
 (9 3)  (447 195)  (447 195)  routing T_9_12.sp4_h_r_1 <X> T_9_12.sp4_v_t_36
 (14 3)  (452 195)  (452 195)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g0_4
 (15 3)  (453 195)  (453 195)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g0_4
 (16 3)  (454 195)  (454 195)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g0_4
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 4)  (464 196)  (464 196)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (40 4)  (478 196)  (478 196)  LC_2 Logic Functioning bit
 (42 4)  (480 196)  (480 196)  LC_2 Logic Functioning bit
 (8 5)  (446 197)  (446 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (10 5)  (448 197)  (448 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (22 5)  (460 197)  (460 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 197)  (461 197)  routing T_9_12.sp4_h_r_2 <X> T_9_12.lc_trk_g1_2
 (24 5)  (462 197)  (462 197)  routing T_9_12.sp4_h_r_2 <X> T_9_12.lc_trk_g1_2
 (25 5)  (463 197)  (463 197)  routing T_9_12.sp4_h_r_2 <X> T_9_12.lc_trk_g1_2
 (26 5)  (464 197)  (464 197)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 197)  (465 197)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 197)  (469 197)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (42 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (22 6)  (460 198)  (460 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 198)  (462 198)  routing T_9_12.top_op_7 <X> T_9_12.lc_trk_g1_7
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 198)  (472 198)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (41 6)  (479 198)  (479 198)  LC_3 Logic Functioning bit
 (43 6)  (481 198)  (481 198)  LC_3 Logic Functioning bit
 (8 7)  (446 199)  (446 199)  routing T_9_12.sp4_v_b_1 <X> T_9_12.sp4_v_t_41
 (10 7)  (448 199)  (448 199)  routing T_9_12.sp4_v_b_1 <X> T_9_12.sp4_v_t_41
 (21 7)  (459 199)  (459 199)  routing T_9_12.top_op_7 <X> T_9_12.lc_trk_g1_7
 (27 7)  (465 199)  (465 199)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 199)  (466 199)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 199)  (467 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 199)  (469 199)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (40 7)  (478 199)  (478 199)  LC_3 Logic Functioning bit
 (42 7)  (480 199)  (480 199)  LC_3 Logic Functioning bit
 (28 8)  (466 200)  (466 200)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 200)  (467 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 200)  (468 200)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 200)  (469 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 200)  (471 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 200)  (472 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 200)  (474 200)  LC_4 Logic Functioning bit
 (39 8)  (477 200)  (477 200)  LC_4 Logic Functioning bit
 (41 8)  (479 200)  (479 200)  LC_4 Logic Functioning bit
 (43 8)  (481 200)  (481 200)  LC_4 Logic Functioning bit
 (50 8)  (488 200)  (488 200)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (464 201)  (464 201)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 201)  (465 201)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 201)  (466 201)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 201)  (475 201)  LC_4 Logic Functioning bit
 (39 9)  (477 201)  (477 201)  LC_4 Logic Functioning bit
 (41 9)  (479 201)  (479 201)  LC_4 Logic Functioning bit
 (42 9)  (480 201)  (480 201)  LC_4 Logic Functioning bit
 (46 9)  (484 201)  (484 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (449 202)  (449 202)  routing T_9_12.sp4_h_r_2 <X> T_9_12.sp4_v_t_45
 (13 10)  (451 202)  (451 202)  routing T_9_12.sp4_h_r_2 <X> T_9_12.sp4_v_t_45
 (15 10)  (453 202)  (453 202)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g2_5
 (16 10)  (454 202)  (454 202)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g2_5
 (17 10)  (455 202)  (455 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 202)  (456 202)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g2_5
 (12 11)  (450 203)  (450 203)  routing T_9_12.sp4_h_r_2 <X> T_9_12.sp4_v_t_45
 (12 12)  (450 204)  (450 204)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_h_r_11
 (21 12)  (459 204)  (459 204)  routing T_9_12.sp4_h_r_35 <X> T_9_12.lc_trk_g3_3
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_h_r_35 <X> T_9_12.lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.sp4_h_r_35 <X> T_9_12.lc_trk_g3_3
 (14 13)  (452 205)  (452 205)  routing T_9_12.sp4_r_v_b_40 <X> T_9_12.lc_trk_g3_0
 (17 13)  (455 205)  (455 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 206)  (462 206)  routing T_9_12.tnr_op_7 <X> T_9_12.lc_trk_g3_7
 (25 14)  (463 206)  (463 206)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g3_6
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 206)  (468 206)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 206)  (471 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 206)  (472 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (38 14)  (476 206)  (476 206)  LC_7 Logic Functioning bit
 (14 15)  (452 207)  (452 207)  routing T_9_12.sp4_r_v_b_44 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 207)  (461 207)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g3_6
 (24 15)  (462 207)  (462 207)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g3_6
 (31 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 207)  (474 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit
 (53 15)  (491 207)  (491 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_12

 (8 0)  (500 192)  (500 192)  routing T_10_12.sp4_v_b_7 <X> T_10_12.sp4_h_r_1
 (9 0)  (501 192)  (501 192)  routing T_10_12.sp4_v_b_7 <X> T_10_12.sp4_h_r_1
 (10 0)  (502 192)  (502 192)  routing T_10_12.sp4_v_b_7 <X> T_10_12.sp4_h_r_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 192)  (522 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (44 0)  (536 192)  (536 192)  LC_0 Logic Functioning bit
 (30 1)  (522 193)  (522 193)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (49 1)  (541 193)  (541 193)  Carry_In_Mux bit 

 (53 1)  (545 193)  (545 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (497 194)  (497 194)  routing T_10_12.sp4_h_r_9 <X> T_10_12.sp4_h_l_37
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (41 2)  (533 194)  (533 194)  LC_1 Logic Functioning bit
 (43 2)  (535 194)  (535 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (47 2)  (539 194)  (539 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (496 195)  (496 195)  routing T_10_12.sp4_h_r_9 <X> T_10_12.sp4_h_l_37
 (8 3)  (500 195)  (500 195)  routing T_10_12.sp4_h_r_1 <X> T_10_12.sp4_v_t_36
 (9 3)  (501 195)  (501 195)  routing T_10_12.sp4_h_r_1 <X> T_10_12.sp4_v_t_36
 (37 3)  (529 195)  (529 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (47 3)  (539 195)  (539 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (543 195)  (543 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (504 196)  (504 196)  routing T_10_12.sp4_v_b_5 <X> T_10_12.sp4_h_r_5
 (0 5)  (492 197)  (492 197)  routing T_10_12.glb_netwk_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (11 5)  (503 197)  (503 197)  routing T_10_12.sp4_v_b_5 <X> T_10_12.sp4_h_r_5
 (11 6)  (503 198)  (503 198)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40
 (13 6)  (505 198)  (505 198)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40
 (12 7)  (504 199)  (504 199)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_t_40
 (21 10)  (513 202)  (513 202)  routing T_10_12.sp4_v_t_26 <X> T_10_12.lc_trk_g2_7
 (22 10)  (514 202)  (514 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 202)  (515 202)  routing T_10_12.sp4_v_t_26 <X> T_10_12.lc_trk_g2_7
 (21 11)  (513 203)  (513 203)  routing T_10_12.sp4_v_t_26 <X> T_10_12.lc_trk_g2_7
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g3_1
 (19 13)  (511 205)  (511 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 206)  (496 206)  routing T_10_12.sp4_h_r_9 <X> T_10_12.sp4_v_t_44
 (5 15)  (497 207)  (497 207)  routing T_10_12.sp4_h_r_9 <X> T_10_12.sp4_v_t_44
 (11 15)  (503 207)  (503 207)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_h_l_46


LogicTile_11_12

 (9 0)  (555 192)  (555 192)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_r_1
 (21 0)  (567 192)  (567 192)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g0_3
 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (40 4)  (586 196)  (586 196)  LC_2 Logic Functioning bit
 (42 4)  (588 196)  (588 196)  LC_2 Logic Functioning bit
 (46 4)  (592 196)  (592 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (546 197)  (546 197)  routing T_11_12.glb_netwk_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (15 5)  (561 197)  (561 197)  routing T_11_12.bot_op_0 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 197)  (576 197)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (51 5)  (597 197)  (597 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (559 198)  (559 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_40
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g1_5
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (46 6)  (592 198)  (592 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (558 199)  (558 199)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_40
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (25 7)  (571 199)  (571 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (51 7)  (597 199)  (597 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (567 200)  (567 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 200)  (569 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 200)  (581 200)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_4
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (40 8)  (586 200)  (586 200)  LC_4 Logic Functioning bit
 (26 9)  (572 201)  (572 201)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 201)  (574 201)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 201)  (576 201)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 201)  (578 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 201)  (580 201)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_4
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (41 9)  (587 201)  (587 201)  LC_4 Logic Functioning bit
 (8 10)  (554 202)  (554 202)  routing T_11_12.sp4_h_r_7 <X> T_11_12.sp4_h_l_42
 (14 10)  (560 202)  (560 202)  routing T_11_12.bnl_op_4 <X> T_11_12.lc_trk_g2_4
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.bnl_op_5 <X> T_11_12.lc_trk_g2_5
 (25 10)  (571 202)  (571 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (26 10)  (572 202)  (572 202)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (41 10)  (587 202)  (587 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (46 10)  (592 202)  (592 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (597 202)  (597 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (560 203)  (560 203)  routing T_11_12.bnl_op_4 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (564 203)  (564 203)  routing T_11_12.bnl_op_5 <X> T_11_12.lc_trk_g2_5
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 203)  (573 203)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 203)  (574 203)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (40 11)  (586 203)  (586 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (46 12)  (592 204)  (592 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (25 13)  (571 205)  (571 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (558 206)  (558 206)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_l_46
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 206)  (570 206)  routing T_11_12.tnl_op_7 <X> T_11_12.lc_trk_g3_7
 (25 14)  (571 206)  (571 206)  routing T_11_12.bnl_op_6 <X> T_11_12.lc_trk_g3_6
 (28 14)  (574 206)  (574 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 206)  (576 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 206)  (579 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 206)  (580 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (11 15)  (557 207)  (557 207)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_l_46
 (21 15)  (567 207)  (567 207)  routing T_11_12.tnl_op_7 <X> T_11_12.lc_trk_g3_7
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 207)  (571 207)  routing T_11_12.bnl_op_6 <X> T_11_12.lc_trk_g3_6
 (27 15)  (573 207)  (573 207)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 207)  (578 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (579 207)  (579 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7
 (34 15)  (580 207)  (580 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7
 (35 15)  (581 207)  (581 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7


LogicTile_12_12

 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (46 0)  (646 192)  (646 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (14 2)  (614 194)  (614 194)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (16 3)  (616 195)  (616 195)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 6)  (614 198)  (614 198)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (14 7)  (614 199)  (614 199)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.tnl_op_3 <X> T_12_12.lc_trk_g2_3
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (12 9)  (612 201)  (612 201)  routing T_12_12.sp4_h_r_8 <X> T_12_12.sp4_v_b_8
 (18 9)  (618 201)  (618 201)  routing T_12_12.sp4_r_v_b_33 <X> T_12_12.lc_trk_g2_1
 (21 9)  (621 201)  (621 201)  routing T_12_12.tnl_op_3 <X> T_12_12.lc_trk_g2_3
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_4
 (34 9)  (634 201)  (634 201)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (50 10)  (650 202)  (650 202)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 202)  (651 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (15 12)  (615 204)  (615 204)  routing T_12_12.sp4_h_r_33 <X> T_12_12.lc_trk_g3_1
 (16 12)  (616 204)  (616 204)  routing T_12_12.sp4_h_r_33 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.sp4_h_r_33 <X> T_12_12.lc_trk_g3_1
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (40 12)  (640 204)  (640 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (47 12)  (647 204)  (647 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (648 204)  (648 204)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (652 204)  (652 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (653 204)  (653 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (608 205)  (608 205)  routing T_12_12.sp4_h_r_10 <X> T_12_12.sp4_v_b_10
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (38 13)  (638 205)  (638 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (40 13)  (640 205)  (640 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 206)  (625 206)  routing T_12_12.sp4_h_r_46 <X> T_12_12.lc_trk_g3_6
 (8 15)  (608 207)  (608 207)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_t_47
 (18 15)  (618 207)  (618 207)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_r_v_b_47 <X> T_12_12.lc_trk_g3_7
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_h_r_46 <X> T_12_12.lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.sp4_h_r_46 <X> T_12_12.lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_h_r_46 <X> T_12_12.lc_trk_g3_6


LogicTile_13_12

 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (40 0)  (694 192)  (694 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_v_b_21 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_v_b_21 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 195)  (668 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (15 10)  (669 202)  (669 202)  routing T_13_12.sp4_v_t_32 <X> T_13_12.lc_trk_g2_5
 (16 10)  (670 202)  (670 202)  routing T_13_12.sp4_v_t_32 <X> T_13_12.lc_trk_g2_5
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 12)  (668 204)  (668 204)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (675 204)  (675 204)  routing T_13_12.sp4_v_t_14 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_14 <X> T_13_12.lc_trk_g3_3
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g3_0
 (15 13)  (669 205)  (669 205)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g3_0
 (16 13)  (670 205)  (670 205)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.sp4_r_v_b_41 <X> T_13_12.lc_trk_g3_1
 (14 14)  (668 206)  (668 206)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (15 15)  (669 207)  (669 207)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_14_12

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 194)  (723 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (16 2)  (724 194)  (724 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (18 3)  (726 195)  (726 195)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (53 3)  (761 195)  (761 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.bnr_op_5 <X> T_14_12.lc_trk_g1_5
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (40 6)  (748 198)  (748 198)  LC_3 Logic Functioning bit
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (18 7)  (726 199)  (726 199)  routing T_14_12.bnr_op_5 <X> T_14_12.lc_trk_g1_5
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (6 10)  (714 202)  (714 202)  routing T_14_12.sp4_h_l_36 <X> T_14_12.sp4_v_t_43
 (10 15)  (718 207)  (718 207)  routing T_14_12.sp4_h_l_40 <X> T_14_12.sp4_v_t_47


LogicTile_15_12

 (8 10)  (770 202)  (770 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (9 10)  (771 202)  (771 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (10 10)  (772 202)  (772 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (4 14)  (766 206)  (766 206)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_t_44
 (5 15)  (767 207)  (767 207)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_t_44


LogicTile_16_12

 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 10)  (828 202)  (828 202)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_l_45
 (11 11)  (827 203)  (827 203)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_l_45
 (8 14)  (824 206)  (824 206)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_l_47
 (9 14)  (825 206)  (825 206)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_l_47


LogicTile_17_12

 (10 8)  (884 200)  (884 200)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_h_r_7
 (12 10)  (886 202)  (886 202)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_h_l_45


LogicTile_18_12

 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (51 1)  (979 193)  (979 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (25 4)  (953 196)  (953 196)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (26 4)  (954 196)  (954 196)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 197)  (951 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (24 5)  (952 197)  (952 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (25 5)  (953 197)  (953 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 197)  (955 197)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 197)  (965 197)  LC_2 Logic Functioning bit
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (51 5)  (979 197)  (979 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp12_v_b_18 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp12_v_b_18 <X> T_18_12.lc_trk_g2_2
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.tnl_op_7 <X> T_18_12.lc_trk_g2_7
 (21 11)  (949 203)  (949 203)  routing T_18_12.tnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp12_v_t_12 <X> T_18_12.lc_trk_g3_7


LogicTile_20_12

 (2 12)  (1038 204)  (1038 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_22_12

 (3 7)  (1147 199)  (1147 199)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_v_t_23


LogicTile_23_12

 (10 7)  (1208 199)  (1208 199)  routing T_23_12.sp4_h_l_46 <X> T_23_12.sp4_v_t_41


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_horz_39 <X> T_0_11.lc_trk_g0_7
 (6 6)  (11 182)  (11 182)  routing T_0_11.span4_horz_39 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (9 182)  (9 182)  routing T_0_11.span4_horz_39 <X> T_0_11.lc_trk_g0_7
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_1_11

 (12 2)  (30 178)  (30 178)  routing T_1_11.sp4_v_t_45 <X> T_1_11.sp4_h_l_39
 (11 3)  (29 179)  (29 179)  routing T_1_11.sp4_v_t_45 <X> T_1_11.sp4_h_l_39
 (13 3)  (31 179)  (31 179)  routing T_1_11.sp4_v_t_45 <X> T_1_11.sp4_h_l_39


LogicTile_5_11

 (3 12)  (237 188)  (237 188)  routing T_5_11.sp12_v_t_22 <X> T_5_11.sp12_h_r_1


RAM_Tile_8_11

 (4 1)  (400 177)  (400 177)  routing T_8_11.sp4_v_t_42 <X> T_8_11.sp4_h_r_0
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (405 179)  (405 179)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_v_t_36
 (10 3)  (406 179)  (406 179)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_v_t_36
 (22 7)  (418 183)  (418 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 183)  (419 183)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g1_6
 (24 7)  (420 183)  (420 183)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g1_6
 (25 7)  (421 183)  (421 183)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g1_6
 (9 8)  (405 184)  (405 184)  routing T_8_11.sp4_v_t_42 <X> T_8_11.sp4_h_r_7
 (27 8)  (423 184)  (423 184)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 184)  (426 184)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (11 6)  (449 182)  (449 182)  routing T_9_11.sp4_h_r_11 <X> T_9_11.sp4_v_t_40
 (13 6)  (451 182)  (451 182)  routing T_9_11.sp4_h_r_11 <X> T_9_11.sp4_v_t_40
 (12 7)  (450 183)  (450 183)  routing T_9_11.sp4_h_r_11 <X> T_9_11.sp4_v_t_40
 (10 8)  (448 184)  (448 184)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_h_r_7
 (8 11)  (446 187)  (446 187)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_v_t_42
 (9 11)  (447 187)  (447 187)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_v_t_42
 (10 11)  (448 187)  (448 187)  routing T_9_11.sp4_h_r_1 <X> T_9_11.sp4_v_t_42


LogicTile_10_11

 (15 0)  (507 176)  (507 176)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g0_1
 (16 0)  (508 176)  (508 176)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g0_1
 (17 0)  (509 176)  (509 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 176)  (510 176)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g0_1
 (27 0)  (519 176)  (519 176)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 176)  (520 176)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 176)  (525 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 176)  (533 176)  LC_0 Logic Functioning bit
 (43 0)  (535 176)  (535 176)  LC_0 Logic Functioning bit
 (44 0)  (536 176)  (536 176)  LC_0 Logic Functioning bit
 (45 0)  (537 176)  (537 176)  LC_0 Logic Functioning bit
 (18 1)  (510 177)  (510 177)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g0_1
 (22 1)  (514 177)  (514 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 177)  (515 177)  routing T_10_11.sp12_h_r_10 <X> T_10_11.lc_trk_g0_2
 (26 1)  (518 177)  (518 177)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 177)  (523 177)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 177)  (525 177)  routing T_10_11.lc_trk_g2_0 <X> T_10_11.input_2_0
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (37 1)  (529 177)  (529 177)  LC_0 Logic Functioning bit
 (38 1)  (530 177)  (530 177)  LC_0 Logic Functioning bit
 (39 1)  (531 177)  (531 177)  LC_0 Logic Functioning bit
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (43 1)  (535 177)  (535 177)  LC_0 Logic Functioning bit
 (48 1)  (540 177)  (540 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 178)  (492 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (1 2)  (493 178)  (493 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 178)  (519 178)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 178)  (520 178)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 178)  (521 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (533 178)  (533 178)  LC_1 Logic Functioning bit
 (43 2)  (535 178)  (535 178)  LC_1 Logic Functioning bit
 (44 2)  (536 178)  (536 178)  LC_1 Logic Functioning bit
 (45 2)  (537 178)  (537 178)  LC_1 Logic Functioning bit
 (52 2)  (544 178)  (544 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (1 3)  (493 179)  (493 179)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (506 179)  (506 179)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g0_4
 (15 3)  (507 179)  (507 179)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g0_4
 (16 3)  (508 179)  (508 179)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g0_4
 (17 3)  (509 179)  (509 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (514 179)  (514 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (517 179)  (517 179)  routing T_10_11.sp4_r_v_b_30 <X> T_10_11.lc_trk_g0_6
 (29 3)  (521 179)  (521 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (39 3)  (531 179)  (531 179)  LC_1 Logic Functioning bit
 (41 3)  (533 179)  (533 179)  LC_1 Logic Functioning bit
 (43 3)  (535 179)  (535 179)  LC_1 Logic Functioning bit
 (48 3)  (540 179)  (540 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (10 4)  (502 180)  (502 180)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_r_4
 (21 4)  (513 180)  (513 180)  routing T_10_11.wire_logic_cluster/lc_3/out <X> T_10_11.lc_trk_g1_3
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 180)  (517 180)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g1_2
 (27 4)  (519 180)  (519 180)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 180)  (521 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 180)  (522 180)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 180)  (524 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (533 180)  (533 180)  LC_2 Logic Functioning bit
 (43 4)  (535 180)  (535 180)  LC_2 Logic Functioning bit
 (44 4)  (536 180)  (536 180)  LC_2 Logic Functioning bit
 (45 4)  (537 180)  (537 180)  LC_2 Logic Functioning bit
 (46 4)  (538 180)  (538 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (514 181)  (514 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 181)  (515 181)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g1_2
 (24 5)  (516 181)  (516 181)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g1_2
 (25 5)  (517 181)  (517 181)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g1_2
 (26 5)  (518 181)  (518 181)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 181)  (521 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 181)  (528 181)  LC_2 Logic Functioning bit
 (37 5)  (529 181)  (529 181)  LC_2 Logic Functioning bit
 (38 5)  (530 181)  (530 181)  LC_2 Logic Functioning bit
 (39 5)  (531 181)  (531 181)  LC_2 Logic Functioning bit
 (41 5)  (533 181)  (533 181)  LC_2 Logic Functioning bit
 (43 5)  (535 181)  (535 181)  LC_2 Logic Functioning bit
 (53 5)  (545 181)  (545 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 182)  (506 182)  routing T_10_11.sp4_h_l_9 <X> T_10_11.lc_trk_g1_4
 (27 6)  (519 182)  (519 182)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 182)  (521 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (533 182)  (533 182)  LC_3 Logic Functioning bit
 (43 6)  (535 182)  (535 182)  LC_3 Logic Functioning bit
 (44 6)  (536 182)  (536 182)  LC_3 Logic Functioning bit
 (45 6)  (537 182)  (537 182)  LC_3 Logic Functioning bit
 (46 6)  (538 182)  (538 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (544 182)  (544 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (506 183)  (506 183)  routing T_10_11.sp4_h_l_9 <X> T_10_11.lc_trk_g1_4
 (15 7)  (507 183)  (507 183)  routing T_10_11.sp4_h_l_9 <X> T_10_11.lc_trk_g1_4
 (16 7)  (508 183)  (508 183)  routing T_10_11.sp4_h_l_9 <X> T_10_11.lc_trk_g1_4
 (17 7)  (509 183)  (509 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 7)  (521 183)  (521 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 183)  (522 183)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 183)  (528 183)  LC_3 Logic Functioning bit
 (37 7)  (529 183)  (529 183)  LC_3 Logic Functioning bit
 (38 7)  (530 183)  (530 183)  LC_3 Logic Functioning bit
 (39 7)  (531 183)  (531 183)  LC_3 Logic Functioning bit
 (41 7)  (533 183)  (533 183)  LC_3 Logic Functioning bit
 (43 7)  (535 183)  (535 183)  LC_3 Logic Functioning bit
 (51 7)  (543 183)  (543 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (545 183)  (545 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (519 184)  (519 184)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 184)  (520 184)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 184)  (522 184)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (44 8)  (536 184)  (536 184)  LC_4 Logic Functioning bit
 (51 8)  (543 184)  (543 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (506 185)  (506 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (15 9)  (507 185)  (507 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (16 9)  (508 185)  (508 185)  routing T_10_11.sp4_h_r_24 <X> T_10_11.lc_trk_g2_0
 (17 9)  (509 185)  (509 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (40 9)  (532 185)  (532 185)  LC_4 Logic Functioning bit
 (41 9)  (533 185)  (533 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (43 9)  (535 185)  (535 185)  LC_4 Logic Functioning bit
 (22 10)  (514 186)  (514 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (515 186)  (515 186)  routing T_10_11.sp4_h_r_31 <X> T_10_11.lc_trk_g2_7
 (24 10)  (516 186)  (516 186)  routing T_10_11.sp4_h_r_31 <X> T_10_11.lc_trk_g2_7
 (29 10)  (521 186)  (521 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 186)  (522 186)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (39 10)  (531 186)  (531 186)  LC_5 Logic Functioning bit
 (44 10)  (536 186)  (536 186)  LC_5 Logic Functioning bit
 (53 10)  (545 186)  (545 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (513 187)  (513 187)  routing T_10_11.sp4_h_r_31 <X> T_10_11.lc_trk_g2_7
 (40 11)  (532 187)  (532 187)  LC_5 Logic Functioning bit
 (41 11)  (533 187)  (533 187)  LC_5 Logic Functioning bit
 (42 11)  (534 187)  (534 187)  LC_5 Logic Functioning bit
 (43 11)  (535 187)  (535 187)  LC_5 Logic Functioning bit
 (10 12)  (502 188)  (502 188)  routing T_10_11.sp4_v_t_40 <X> T_10_11.sp4_h_r_10
 (14 12)  (506 188)  (506 188)  routing T_10_11.wire_logic_cluster/lc_0/out <X> T_10_11.lc_trk_g3_0
 (17 12)  (509 188)  (509 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 188)  (510 188)  routing T_10_11.wire_logic_cluster/lc_1/out <X> T_10_11.lc_trk_g3_1
 (27 12)  (519 188)  (519 188)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (37 12)  (529 188)  (529 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (39 12)  (531 188)  (531 188)  LC_6 Logic Functioning bit
 (44 12)  (536 188)  (536 188)  LC_6 Logic Functioning bit
 (17 13)  (509 189)  (509 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 189)  (522 189)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 189)  (532 189)  LC_6 Logic Functioning bit
 (41 13)  (533 189)  (533 189)  LC_6 Logic Functioning bit
 (42 13)  (534 189)  (534 189)  LC_6 Logic Functioning bit
 (43 13)  (535 189)  (535 189)  LC_6 Logic Functioning bit
 (46 13)  (538 189)  (538 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 190)  (506 190)  routing T_10_11.sp4_v_b_36 <X> T_10_11.lc_trk_g3_4
 (29 14)  (521 190)  (521 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 190)  (522 190)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 190)  (528 190)  LC_7 Logic Functioning bit
 (37 14)  (529 190)  (529 190)  LC_7 Logic Functioning bit
 (38 14)  (530 190)  (530 190)  LC_7 Logic Functioning bit
 (39 14)  (531 190)  (531 190)  LC_7 Logic Functioning bit
 (44 14)  (536 190)  (536 190)  LC_7 Logic Functioning bit
 (14 15)  (506 191)  (506 191)  routing T_10_11.sp4_v_b_36 <X> T_10_11.lc_trk_g3_4
 (16 15)  (508 191)  (508 191)  routing T_10_11.sp4_v_b_36 <X> T_10_11.lc_trk_g3_4
 (17 15)  (509 191)  (509 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (30 15)  (522 191)  (522 191)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 191)  (532 191)  LC_7 Logic Functioning bit
 (41 15)  (533 191)  (533 191)  LC_7 Logic Functioning bit
 (42 15)  (534 191)  (534 191)  LC_7 Logic Functioning bit
 (43 15)  (535 191)  (535 191)  LC_7 Logic Functioning bit
 (53 15)  (545 191)  (545 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_11

 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 176)  (582 176)  LC_0 Logic Functioning bit
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (39 0)  (585 176)  (585 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (31 1)  (577 177)  (577 177)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (37 1)  (583 177)  (583 177)  LC_0 Logic Functioning bit
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (39 1)  (585 177)  (585 177)  LC_0 Logic Functioning bit
 (51 1)  (597 177)  (597 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 181)  (546 181)  routing T_11_11.glb_netwk_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (25 6)  (571 182)  (571 182)  routing T_11_11.lft_op_6 <X> T_11_11.lc_trk_g1_6
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 183)  (570 183)  routing T_11_11.lft_op_6 <X> T_11_11.lc_trk_g1_6
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_12_11

 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (40 2)  (640 178)  (640 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 179)  (631 179)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (53 3)  (653 179)  (653 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 8)  (625 184)  (625 184)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (24 9)  (624 185)  (624 185)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (5 10)  (605 186)  (605 186)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_43
 (6 11)  (606 187)  (606 187)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_43
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (15 11)  (615 187)  (615 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 12)  (625 188)  (625 188)  routing T_12_11.sp4_h_r_42 <X> T_12_11.lc_trk_g3_2
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 189)  (623 189)  routing T_12_11.sp4_h_r_42 <X> T_12_11.lc_trk_g3_2
 (24 13)  (624 189)  (624 189)  routing T_12_11.sp4_h_r_42 <X> T_12_11.lc_trk_g3_2
 (25 13)  (625 189)  (625 189)  routing T_12_11.sp4_h_r_42 <X> T_12_11.lc_trk_g3_2


LogicTile_13_11

 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39
 (11 6)  (665 182)  (665 182)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_v_t_40
 (13 6)  (667 182)  (667 182)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_v_t_40
 (12 7)  (666 183)  (666 183)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_v_t_40
 (11 13)  (665 189)  (665 189)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_h_r_11
 (5 15)  (659 191)  (659 191)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_44
 (12 15)  (666 191)  (666 191)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_46


LogicTile_14_11

 (6 6)  (714 182)  (714 182)  routing T_14_11.sp4_h_l_47 <X> T_14_11.sp4_v_t_38
 (8 7)  (716 183)  (716 183)  routing T_14_11.sp4_h_l_41 <X> T_14_11.sp4_v_t_41


LogicTile_15_11

 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 176)  (796 176)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 176)  (802 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (43 0)  (805 176)  (805 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (43 1)  (805 177)  (805 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (40 2)  (802 178)  (802 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (27 3)  (789 179)  (789 179)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (38 3)  (800 179)  (800 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (14 8)  (776 184)  (776 184)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (40 10)  (802 186)  (802 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (37 11)  (799 187)  (799 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (39 11)  (801 187)  (801 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1


LogicTile_16_11

 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23


LogicTile_17_11

 (4 6)  (878 182)  (878 182)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_38
 (5 7)  (879 183)  (879 183)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_38


LogicTile_18_11

 (19 15)  (947 191)  (947 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_11

 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 3)  (1459 179)  (1459 179)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23


IO_Tile_33_11

 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 163)  (410 163)  routing T_8_10.sp4_r_v_b_28 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 163)  (414 163)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (418 164)  (418 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 164)  (419 164)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (24 4)  (420 164)  (420 164)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (0 5)  (396 165)  (396 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_bram/ram/WCLKE
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_bram/ram/WCLKE
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (417 165)  (417 165)  routing T_8_10.sp4_h_r_3 <X> T_8_10.lc_trk_g1_3
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (8 11)  (446 171)  (446 171)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_v_t_42
 (10 11)  (448 171)  (448 171)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_v_t_42
 (8 15)  (446 175)  (446 175)  routing T_9_10.sp4_v_b_7 <X> T_9_10.sp4_v_t_47
 (10 15)  (448 175)  (448 175)  routing T_9_10.sp4_v_b_7 <X> T_9_10.sp4_v_t_47


LogicTile_12_10

 (13 4)  (613 164)  (613 164)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_v_b_5
 (5 6)  (605 166)  (605 166)  routing T_12_10.sp4_v_t_38 <X> T_12_10.sp4_h_l_38
 (12 6)  (612 166)  (612 166)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_l_40
 (6 7)  (606 167)  (606 167)  routing T_12_10.sp4_v_t_38 <X> T_12_10.sp4_h_l_38
 (11 7)  (611 167)  (611 167)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_l_40


LogicTile_17_10

 (8 7)  (882 167)  (882 167)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_v_t_41
 (10 7)  (884 167)  (884 167)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_v_t_41


LogicTile_26_10

 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (2 11)  (1728 171)  (1728 171)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (19 10)  (145 154)  (145 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_9

 (7 11)  (187 155)  (187 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (187 159)  (187 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_9

 (7 11)  (241 155)  (241 155)  Column buffer control bit: LH_colbuf_cntl_2

 (3 12)  (237 156)  (237 156)  routing T_5_9.sp12_v_t_22 <X> T_5_9.sp12_h_r_1
 (7 15)  (241 159)  (241 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 146)  (418 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 146)  (419 146)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g0_7
 (24 2)  (420 146)  (420 146)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g0_7
 (9 3)  (405 147)  (405 147)  routing T_8_9.sp4_v_b_5 <X> T_8_9.sp4_v_t_36
 (10 3)  (406 147)  (406 147)  routing T_8_9.sp4_v_b_5 <X> T_8_9.sp4_v_t_36
 (21 3)  (417 147)  (417 147)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g0_7
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_bram/ram/WDATA_11
 (30 9)  (426 153)  (426 153)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_bram/ram/WDATA_11
 (36 9)  (432 153)  (432 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (13 10)  (409 154)  (409 154)  routing T_8_9.sp4_v_b_8 <X> T_8_9.sp4_v_t_45
 (14 11)  (410 155)  (410 155)  routing T_8_9.sp4_r_v_b_36 <X> T_8_9.lc_trk_g2_4
 (17 11)  (413 155)  (413 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9

 (7 9)  (445 153)  (445 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3

 (19 11)  (457 155)  (457 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 9)  (499 153)  (499 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 9)  (553 153)  (553 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (4 4)  (604 148)  (604 148)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_v_b_3
 (6 4)  (606 148)  (606 148)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_v_b_3
 (9 7)  (609 151)  (609 151)  routing T_12_9.sp4_v_b_8 <X> T_12_9.sp4_v_t_41
 (10 7)  (610 151)  (610 151)  routing T_12_9.sp4_v_b_8 <X> T_12_9.sp4_v_t_41
 (8 10)  (608 154)  (608 154)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_h_l_42
 (9 10)  (609 154)  (609 154)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_h_l_42
 (12 11)  (612 155)  (612 155)  routing T_12_9.sp4_h_l_45 <X> T_12_9.sp4_v_t_45
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 9)  (877 153)  (877 153)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_v_b_1
 (7 11)  (881 155)  (881 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 11)  (989 155)  (989 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 11)  (1043 155)  (1043 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 11)  (1097 155)  (1097 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (7 11)  (1259 155)  (1259 155)  Column buffer control bit: LH_colbuf_cntl_2



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (8 1)  (1626 145)  (1626 145)  routing T_31_9.sp4_v_t_47 <X> T_31_9.sp4_v_b_1
 (10 1)  (1628 145)  (1628 145)  routing T_31_9.sp4_v_t_47 <X> T_31_9.sp4_v_b_1


LogicTile_32_9



IO_Tile_33_9

 (14 3)  (1740 147)  (1740 147)  routing T_33_9.span4_vert_t_13 <X> T_33_9.span4_vert_b_1


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 128)  (412 128)  routing T_8_8.sp12_h_l_6 <X> T_8_8.lc_trk_g0_1
 (17 0)  (413 128)  (413 128)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (25 0)  (421 128)  (421 128)  routing T_8_8.sp4_h_r_10 <X> T_8_8.lc_trk_g0_2
 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 129)  (418 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 129)  (419 129)  routing T_8_8.sp4_h_r_10 <X> T_8_8.lc_trk_g0_2
 (24 1)  (420 129)  (420 129)  routing T_8_8.sp4_h_r_10 <X> T_8_8.lc_trk_g0_2
 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (402 132)  (402 132)  routing T_8_8.sp4_h_r_10 <X> T_8_8.sp4_v_b_3
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g0_2 <X> T_8_8.wire_bram/ram/WCLKE
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (38 9)  (434 137)  (434 137)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 138)  (410 138)  routing T_8_8.sp4_h_r_36 <X> T_8_8.lc_trk_g2_4
 (15 11)  (411 139)  (411 139)  routing T_8_8.sp4_h_r_36 <X> T_8_8.lc_trk_g2_4
 (16 11)  (412 139)  (412 139)  routing T_8_8.sp4_h_r_36 <X> T_8_8.lc_trk_g2_4
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_8

 (9 1)  (447 129)  (447 129)  routing T_9_8.sp4_v_t_36 <X> T_9_8.sp4_v_b_1
 (8 2)  (446 130)  (446 130)  routing T_9_8.sp4_v_t_36 <X> T_9_8.sp4_h_l_36
 (9 2)  (447 130)  (447 130)  routing T_9_8.sp4_v_t_36 <X> T_9_8.sp4_h_l_36
 (9 5)  (447 133)  (447 133)  routing T_9_8.sp4_v_t_41 <X> T_9_8.sp4_v_b_4


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (3 7)  (603 135)  (603 135)  routing T_12_8.sp12_h_l_23 <X> T_12_8.sp12_v_t_23
 (11 12)  (611 140)  (611 140)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_v_b_11
 (12 13)  (612 141)  (612 141)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_v_b_11
 (8 14)  (608 142)  (608 142)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_l_47
 (9 14)  (609 142)  (609 142)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_l_47


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 10)  (819 138)  (819 138)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_l_22


LogicTile_17_8

 (13 10)  (887 138)  (887 138)  routing T_17_8.sp4_v_b_8 <X> T_17_8.sp4_v_t_45


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 6)  (409 118)  (409 118)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_v_t_40
 (27 8)  (423 120)  (423 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (426 120)  (426 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (41 8)  (437 120)  (437 120)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (22 15)  (418 127)  (418 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 127)  (421 127)  routing T_8_7.sp4_r_v_b_46 <X> T_8_7.lc_trk_g3_6


LogicTile_16_7

 (4 2)  (820 114)  (820 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37
 (6 2)  (822 114)  (822 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37


LogicTile_26_7

 (19 10)  (1367 122)  (1367 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (5 14)  (12 110)  (12 110)  routing T_0_6.span4_horz_23 <X> T_0_6.lc_trk_g1_7
 (6 14)  (11 110)  (11 110)  routing T_0_6.span4_horz_23 <X> T_0_6.lc_trk_g1_7
 (7 14)  (10 110)  (10 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7


LogicTile_3_6

 (8 14)  (134 110)  (134 110)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_47
 (9 14)  (135 110)  (135 110)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_47


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 98)  (411 98)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (16 2)  (412 98)  (412 98)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (17 2)  (413 98)  (413 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 99)  (410 99)  routing T_8_6.sp4_r_v_b_28 <X> T_8_6.lc_trk_g0_4
 (17 3)  (413 99)  (413 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 99)  (414 99)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (0 4)  (396 100)  (396 100)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (396 101)  (396 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_bram/ram/WCLKE
 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 104)  (426 104)  routing T_8_6.lc_trk_g0_5 <X> T_8_6.wire_bram/ram/WDATA_3
 (39 8)  (435 104)  (435 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 12)  (417 108)  (417 108)  routing T_8_6.sp4_v_t_14 <X> T_8_6.lc_trk_g3_3
 (22 12)  (418 108)  (418 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 108)  (419 108)  routing T_8_6.sp4_v_t_14 <X> T_8_6.lc_trk_g3_3
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g0_4 <X> T_8_6.wire_bram/ram/WE


LogicTile_9_6

 (11 0)  (449 96)  (449 96)  routing T_9_6.sp4_v_t_46 <X> T_9_6.sp4_v_b_2
 (12 1)  (450 97)  (450 97)  routing T_9_6.sp4_v_t_46 <X> T_9_6.sp4_v_b_2
 (8 11)  (446 107)  (446 107)  routing T_9_6.sp4_v_b_4 <X> T_9_6.sp4_v_t_42
 (10 11)  (448 107)  (448 107)  routing T_9_6.sp4_v_b_4 <X> T_9_6.sp4_v_t_42


LogicTile_12_6

 (3 4)  (603 100)  (603 100)  routing T_12_6.sp12_v_t_23 <X> T_12_6.sp12_h_r_0
 (13 4)  (613 100)  (613 100)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_v_b_5
 (12 6)  (612 102)  (612 102)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_h_l_40
 (11 7)  (611 103)  (611 103)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_h_l_40


LogicTile_17_6

 (9 3)  (883 99)  (883 99)  routing T_17_6.sp4_v_b_1 <X> T_17_6.sp4_v_t_36


LogicTile_23_6

 (3 12)  (1201 108)  (1201 108)  routing T_23_6.sp12_v_t_22 <X> T_23_6.sp12_h_r_1


LogicTile_24_6

 (3 5)  (1255 101)  (1255 101)  routing T_24_6.sp12_h_l_23 <X> T_24_6.sp12_h_r_0


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 97)  (1730 97)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g0_0
 (6 1)  (1732 97)  (1732 97)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (4 11)  (1730 107)  (1730 107)  routing T_33_6.span12_horz_18 <X> T_33_6.lc_trk_g1_2
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span12_horz_18 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (13 3)  (4 83)  (4 83)  routing T_0_5.span4_horz_7 <X> T_0_5.span4_vert_b_1
 (14 3)  (3 83)  (3 83)  routing T_0_5.span4_horz_7 <X> T_0_5.span4_vert_b_1


LogicTile_4_5

 (9 10)  (189 90)  (189 90)  routing T_4_5.sp4_h_r_4 <X> T_4_5.sp4_h_l_42
 (10 10)  (190 90)  (190 90)  routing T_4_5.sp4_h_r_4 <X> T_4_5.sp4_h_l_42


LogicTile_5_5

 (1 3)  (235 83)  (235 83)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_8_5

 (22 0)  (418 80)  (418 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 80)  (419 80)  routing T_8_5.sp4_h_r_3 <X> T_8_5.lc_trk_g0_3
 (24 0)  (420 80)  (420 80)  routing T_8_5.sp4_h_r_3 <X> T_8_5.lc_trk_g0_3
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 81)  (417 81)  routing T_8_5.sp4_h_r_3 <X> T_8_5.lc_trk_g0_3
 (0 2)  (396 82)  (396 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (36 9)  (432 89)  (432 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (11 10)  (407 90)  (407 90)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_v_t_45
 (12 11)  (408 91)  (408 91)  routing T_8_5.sp4_v_b_5 <X> T_8_5.sp4_v_t_45
 (14 11)  (410 91)  (410 91)  routing T_8_5.sp4_r_v_b_36 <X> T_8_5.lc_trk_g2_4
 (17 11)  (413 91)  (413 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 94)  (396 94)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_bram/ram/RE
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_bram/ram/RE


LogicTile_12_5

 (5 6)  (605 86)  (605 86)  routing T_12_5.sp4_v_t_38 <X> T_12_5.sp4_h_l_38
 (6 7)  (606 87)  (606 87)  routing T_12_5.sp4_v_t_38 <X> T_12_5.sp4_h_l_38
 (3 10)  (603 90)  (603 90)  routing T_12_5.sp12_v_t_22 <X> T_12_5.sp12_h_l_22
 (12 11)  (612 91)  (612 91)  routing T_12_5.sp4_h_l_45 <X> T_12_5.sp4_v_t_45
 (11 12)  (611 92)  (611 92)  routing T_12_5.sp4_v_t_38 <X> T_12_5.sp4_v_b_11
 (13 12)  (613 92)  (613 92)  routing T_12_5.sp4_v_t_38 <X> T_12_5.sp4_v_b_11


LogicTile_23_5

 (3 4)  (1201 84)  (1201 84)  routing T_23_5.sp12_v_t_23 <X> T_23_5.sp12_h_r_0


LogicTile_30_5

 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23


LogicTile_31_5

 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_v_t_36 <X> T_31_5.sp4_h_r_6


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_horz_19 <X> T_33_5.lc_trk_g0_3
 (6 2)  (1732 82)  (1732 82)  routing T_33_5.span4_horz_19 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g1_3
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 68)  (12 68)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g0_5
 (7 4)  (10 68)  (10 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 69)  (9 69)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g0_5
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_5 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 64)  (412 64)  routing T_8_4.sp12_h_l_6 <X> T_8_4.lc_trk_g0_1
 (17 0)  (413 64)  (413 64)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (1 2)  (397 66)  (397 66)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 68)  (397 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (417 68)  (417 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (22 4)  (418 68)  (418 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 68)  (419 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (24 4)  (420 68)  (420 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (0 5)  (396 69)  (396 69)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 5)  (397 69)  (397 69)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_bram/ram/WCLKE
 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (435 72)  (435 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 10)  (410 74)  (410 74)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g2_4
 (15 11)  (411 75)  (411 75)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g2_4
 (16 11)  (412 75)  (412 75)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g2_4
 (17 11)  (413 75)  (413 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (12 13)  (408 77)  (408 77)  routing T_8_4.sp4_h_r_11 <X> T_8_4.sp4_v_b_11
 (0 14)  (396 78)  (396 78)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE


LogicTile_9_4

 (9 1)  (447 65)  (447 65)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_v_b_1
 (8 2)  (446 66)  (446 66)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_h_l_36
 (9 2)  (447 66)  (447 66)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_h_l_36
 (8 5)  (446 69)  (446 69)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_v_b_4
 (10 5)  (448 69)  (448 69)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_v_b_4


LogicTile_12_4

 (12 14)  (612 78)  (612 78)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_46
 (11 15)  (611 79)  (611 79)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_46


LogicTile_16_4

 (3 10)  (819 74)  (819 74)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_l_22


LogicTile_17_4

 (11 10)  (885 74)  (885 74)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45
 (12 11)  (886 75)  (886 75)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45


LogicTile_26_4

 (4 5)  (1352 69)  (1352 69)  routing T_26_4.sp4_v_t_47 <X> T_26_4.sp4_h_r_3


LogicTile_30_4

 (6 5)  (1570 69)  (1570 69)  routing T_30_4.sp4_h_l_38 <X> T_30_4.sp4_h_r_3


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_horz_27 <X> T_33_4.lc_trk_g0_3
 (6 2)  (1732 66)  (1732 66)  routing T_33_4.span4_horz_27 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 67)  (1734 67)  routing T_33_4.span4_horz_27 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


RAM_Tile_8_3

 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 50)  (396 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (1 2)  (397 50)  (397 50)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 8)  (424 56)  (424 56)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_bram/ram/WDATA_11
 (41 8)  (437 56)  (437 56)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 57)  (426 57)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_bram/ram/WDATA_11
 (22 10)  (418 58)  (418 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (413 59)  (413 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (417 59)  (417 59)  routing T_8_3.sp4_r_v_b_39 <X> T_8_3.lc_trk_g2_7
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/RE


LogicTile_16_3

 (8 7)  (824 55)  (824 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (1 2)  (397 34)  (397 34)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 34)  (411 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 35)  (410 35)  routing T_8_2.sp4_r_v_b_28 <X> T_8_2.lc_trk_g0_4
 (17 3)  (413 35)  (413 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (0 4)  (396 36)  (396 36)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 4)  (397 36)  (397 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (396 37)  (396 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 5)  (397 37)  (397 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (39 8)  (435 40)  (435 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 12)  (417 44)  (417 44)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (22 12)  (418 44)  (418 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 44)  (419 44)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (21 13)  (417 45)  (417 45)  routing T_8_2.sp4_v_t_22 <X> T_8_2.lc_trk_g3_3
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g0_4 <X> T_8_2.wire_bram/ram/WE


LogicTile_12_2

 (12 6)  (612 38)  (612 38)  routing T_12_2.sp4_v_t_40 <X> T_12_2.sp4_h_l_40
 (11 7)  (611 39)  (611 39)  routing T_12_2.sp4_v_t_40 <X> T_12_2.sp4_h_l_40


LogicTile_17_2

 (9 3)  (883 35)  (883 35)  routing T_17_2.sp4_v_b_5 <X> T_17_2.sp4_v_t_36
 (10 3)  (884 35)  (884 35)  routing T_17_2.sp4_v_b_5 <X> T_17_2.sp4_v_t_36


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 18)  (396 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (1 2)  (397 18)  (397 18)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 18)  (411 18)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g0_5
 (16 2)  (412 18)  (412 18)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g0_5
 (17 2)  (413 18)  (413 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (414 19)  (414 19)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g0_5
 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_h_r_0 <X> T_8_1.sp12_v_t_23
 (3 7)  (399 23)  (399 23)  routing T_8_1.sp12_h_r_0 <X> T_8_1.sp12_v_t_23
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_5 <X> T_8_1.wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 11)  (410 27)  (410 27)  routing T_8_1.sp4_r_v_b_36 <X> T_8_1.lc_trk_g2_4
 (17 11)  (413 27)  (413 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_bram/ram/RE


LogicTile_12_1

 (12 6)  (612 22)  (612 22)  routing T_12_1.sp4_v_t_46 <X> T_12_1.sp4_h_l_40
 (11 7)  (611 23)  (611 23)  routing T_12_1.sp4_v_t_46 <X> T_12_1.sp4_h_l_40
 (13 7)  (613 23)  (613 23)  routing T_12_1.sp4_v_t_46 <X> T_12_1.sp4_h_l_40


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_v_t_23


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (12 1)  (850 14)  (850 14)  routing T_16_0.span4_horz_r_0 <X> T_16_0.span4_vert_25
 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 0)  (897 15)  (897 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (6 0)  (892 15)  (892 15)  routing T_17_0.span12_vert_17 <X> T_17_0.lc_trk_g0_1
 (7 0)  (893 15)  (893 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (8 1)  (894 14)  (894 14)  routing T_17_0.span12_vert_17 <X> T_17_0.lc_trk_g0_1
 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


