

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Wed Aug 26 20:02:18 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _T2CONbits	set	4042
    48  0000                     _CCP1CON	set	4029
    49  0000                     _CCPR1L	set	4030
    50  0000                     _PR2	set	4043
    51  0000                     _TRISCbits	set	3988
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FE4                     __pcinit:
    57                           	callstack 0
    58  007FE4                     start_initialization:
    59                           	callstack 0
    60  007FE4                     __initialization:
    61                           	callstack 0
    62  007FE4                     end_of_initialization:
    63                           	callstack 0
    64  007FE4                     __end_of__initialization:
    65                           	callstack 0
    66  007FE4  0100               	movlb	0
    67  007FE6  EFF5  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 13 in file "newmain.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    93 ;;      Params:         0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FEA                     __ptext0:
   107                           	callstack 0
   108  007FEA                     _main:
   109                           	callstack 31
   110  007FEA                     
   111                           ;newmain.c: 14:     TRISCbits.RC2 = 0;
   112  007FEA  9494               	bcf	148,2,c	;volatile
   113                           
   114                           ;newmain.c: 15:     PR2 = 0xFF;
   115  007FEC  68CB               	setf	203,c	;volatile
   116  007FEE                     
   117                           ;newmain.c: 16:     CCPR1L = 0x80;
   118  007FEE  0E80               	movlw	128
   119  007FF0  6EBE               	movwf	190,c	;volatile
   120                           
   121                           ;newmain.c: 19:     CCP1CON = (0x00) & (0xFF);
   122  007FF2  0E00               	movlw	0
   123  007FF4  6EBD               	movwf	189,c	;volatile
   124  007FF6                     
   125                           ;newmain.c: 20:     T2CONbits.TMR2ON = 1;
   126  007FF6  84CA               	bsf	202,2,c	;volatile
   127  007FF8                     l15:
   128  007FF8  EFFC  F03F         	goto	l15
   129  007FFC  EF00  F000         	goto	start
   130  008000                     __end_of_main:
   131                           	callstack 0
   132  0000                     
   133                           	psect	rparam
   134  0000                     
   135                           	psect	idloc
   136                           
   137                           ;Config register IDLOC0 @ 0x200000
   138                           ;	unspecified, using default values
   139  200000                     	org	2097152
   140  200000  FF                 	db	255
   141                           
   142                           ;Config register IDLOC1 @ 0x200001
   143                           ;	unspecified, using default values
   144  200001                     	org	2097153
   145  200001  FF                 	db	255
   146                           
   147                           ;Config register IDLOC2 @ 0x200002
   148                           ;	unspecified, using default values
   149  200002                     	org	2097154
   150  200002  FF                 	db	255
   151                           
   152                           ;Config register IDLOC3 @ 0x200003
   153                           ;	unspecified, using default values
   154  200003                     	org	2097155
   155  200003  FF                 	db	255
   156                           
   157                           ;Config register IDLOC4 @ 0x200004
   158                           ;	unspecified, using default values
   159  200004                     	org	2097156
   160  200004  FF                 	db	255
   161                           
   162                           ;Config register IDLOC5 @ 0x200005
   163                           ;	unspecified, using default values
   164  200005                     	org	2097157
   165  200005  FF                 	db	255
   166                           
   167                           ;Config register IDLOC6 @ 0x200006
   168                           ;	unspecified, using default values
   169  200006                     	org	2097158
   170  200006  FF                 	db	255
   171                           
   172                           ;Config register IDLOC7 @ 0x200007
   173                           ;	unspecified, using default values
   174  200007                     	org	2097159
   175  200007  FF                 	db	255
   176                           
   177                           	psect	config
   178                           
   179                           ; Padding undefined space
   180  300000                     	org	3145728
   181  300000  FF                 	db	255
   182                           
   183                           ;Config register CONFIG1H @ 0x300001
   184                           ;	unspecified, using default values
   185                           ;	Oscillator Selection bits
   186                           ;	OSC = 0x7, unprogrammed default
   187                           ;	Fail-Safe Clock Monitor Enable bit
   188                           ;	FCMEN = 0x0, unprogrammed default
   189                           ;	Internal/External Oscillator Switchover bit
   190                           ;	IESO = 0x0, unprogrammed default
   191  300001                     	org	3145729
   192  300001  07                 	db	7
   193                           
   194                           ;Config register CONFIG2L @ 0x300002
   195                           ;	unspecified, using default values
   196                           ;	Power-up Timer Enable bit
   197                           ;	PWRT = 0x1, unprogrammed default
   198                           ;	Brown-out Reset Enable bits
   199                           ;	BOREN = 0x3, unprogrammed default
   200                           ;	Brown Out Reset Voltage bits
   201                           ;	BORV = 0x3, unprogrammed default
   202  300002                     	org	3145730
   203  300002  1F                 	db	31
   204                           
   205                           ;Config register CONFIG2H @ 0x300003
   206                           ;	unspecified, using default values
   207                           ;	Watchdog Timer Enable bit
   208                           ;	WDT = 0x1, unprogrammed default
   209                           ;	Watchdog Timer Postscale Select bits
   210                           ;	WDTPS = 0xF, unprogrammed default
   211  300003                     	org	3145731
   212  300003  1F                 	db	31
   213                           
   214                           ; Padding undefined space
   215  300004                     	org	3145732
   216  300004  FF                 	db	255
   217                           
   218                           ;Config register CONFIG3H @ 0x300005
   219                           ;	unspecified, using default values
   220                           ;	CCP2 MUX bit
   221                           ;	CCP2MX = 0x1, unprogrammed default
   222                           ;	PORTB A/D Enable bit
   223                           ;	PBADEN = 0x1, unprogrammed default
   224                           ;	Low-Power Timer1 Oscillator Enable bit
   225                           ;	LPT1OSC = 0x0, unprogrammed default
   226                           ;	MCLR Pin Enable bit
   227                           ;	MCLRE = 0x1, unprogrammed default
   228  300005                     	org	3145733
   229  300005  83                 	db	131
   230                           
   231                           ;Config register CONFIG4L @ 0x300006
   232                           ;	unspecified, using default values
   233                           ;	Stack Full/Underflow Reset Enable bit
   234                           ;	STVREN = 0x1, unprogrammed default
   235                           ;	Single-Supply ICSP Enable bit
   236                           ;	LVP = 0x1, unprogrammed default
   237                           ;	Extended Instruction Set Enable bit
   238                           ;	XINST = 0x0, unprogrammed default
   239                           ;	Background Debugger Enable bit
   240                           ;	DEBUG = 0x1, unprogrammed default
   241  300006                     	org	3145734
   242  300006  85                 	db	133
   243                           
   244                           ; Padding undefined space
   245  300007                     	org	3145735
   246  300007  FF                 	db	255
   247                           
   248                           ;Config register CONFIG5L @ 0x300008
   249                           ;	unspecified, using default values
   250                           ;	Code Protection bit
   251                           ;	CP0 = 0x1, unprogrammed default
   252                           ;	Code Protection bit
   253                           ;	CP1 = 0x1, unprogrammed default
   254                           ;	Code Protection bit
   255                           ;	CP2 = 0x1, unprogrammed default
   256                           ;	Code Protection bit
   257                           ;	CP3 = 0x1, unprogrammed default
   258  300008                     	org	3145736
   259  300008  0F                 	db	15
   260                           
   261                           ;Config register CONFIG5H @ 0x300009
   262                           ;	unspecified, using default values
   263                           ;	Boot Block Code Protection bit
   264                           ;	CPB = 0x1, unprogrammed default
   265                           ;	Data EEPROM Code Protection bit
   266                           ;	CPD = 0x1, unprogrammed default
   267  300009                     	org	3145737
   268  300009  C0                 	db	192
   269                           
   270                           ;Config register CONFIG6L @ 0x30000A
   271                           ;	unspecified, using default values
   272                           ;	Write Protection bit
   273                           ;	WRT0 = 0x1, unprogrammed default
   274                           ;	Write Protection bit
   275                           ;	WRT1 = 0x1, unprogrammed default
   276                           ;	Write Protection bit
   277                           ;	WRT2 = 0x1, unprogrammed default
   278                           ;	Write Protection bit
   279                           ;	WRT3 = 0x1, unprogrammed default
   280  30000A                     	org	3145738
   281  30000A  0F                 	db	15
   282                           
   283                           ;Config register CONFIG6H @ 0x30000B
   284                           ;	unspecified, using default values
   285                           ;	Configuration Register Write Protection bit
   286                           ;	WRTC = 0x1, unprogrammed default
   287                           ;	Boot Block Write Protection bit
   288                           ;	WRTB = 0x1, unprogrammed default
   289                           ;	Data EEPROM Write Protection bit
   290                           ;	WRTD = 0x1, unprogrammed default
   291  30000B                     	org	3145739
   292  30000B  E0                 	db	224
   293                           
   294                           ;Config register CONFIG7L @ 0x30000C
   295                           ;	unspecified, using default values
   296                           ;	Table Read Protection bit
   297                           ;	EBTR0 = 0x1, unprogrammed default
   298                           ;	Table Read Protection bit
   299                           ;	EBTR1 = 0x1, unprogrammed default
   300                           ;	Table Read Protection bit
   301                           ;	EBTR2 = 0x1, unprogrammed default
   302                           ;	Table Read Protection bit
   303                           ;	EBTR3 = 0x1, unprogrammed default
   304  30000C                     	org	3145740
   305  30000C  0F                 	db	15
   306                           
   307                           ;Config register CONFIG7H @ 0x30000D
   308                           ;	unspecified, using default values
   309                           ;	Boot Block Table Read Protection bit
   310                           ;	EBTRB = 0x1, unprogrammed default
   311  30000D                     	org	3145741
   312  30000D  40                 	db	64
   313                           tosu	equ	0xFFF
   314                           tosh	equ	0xFFE
   315                           tosl	equ	0xFFD
   316                           stkptr	equ	0xFFC
   317                           pclatu	equ	0xFFB
   318                           pclath	equ	0xFFA
   319                           pcl	equ	0xFF9
   320                           tblptru	equ	0xFF8
   321                           tblptrh	equ	0xFF7
   322                           tblptrl	equ	0xFF6
   323                           tablat	equ	0xFF5
   324                           prodh	equ	0xFF4
   325                           prodl	equ	0xFF3
   326                           indf0	equ	0xFEF
   327                           postinc0	equ	0xFEE
   328                           postdec0	equ	0xFED
   329                           preinc0	equ	0xFEC
   330                           plusw0	equ	0xFEB
   331                           fsr0h	equ	0xFEA
   332                           fsr0l	equ	0xFE9
   333                           wreg	equ	0xFE8
   334                           indf1	equ	0xFE7
   335                           postinc1	equ	0xFE6
   336                           postdec1	equ	0xFE5
   337                           preinc1	equ	0xFE4
   338                           plusw1	equ	0xFE3
   339                           fsr1h	equ	0xFE2
   340                           fsr1l	equ	0xFE1
   341                           bsr	equ	0xFE0
   342                           indf2	equ	0xFDF
   343                           postinc2	equ	0xFDE
   344                           postdec2	equ	0xFDD
   345                           preinc2	equ	0xFDC
   346                           plusw2	equ	0xFDB
   347                           fsr2h	equ	0xFDA
   348                           fsr2l	equ	0xFD9
   349                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Wed Aug 26 20:02:18 2020

                     l15 7FF8                       l16 7FF8                      l694 7FEA  
                    l696 7FEE                      l698 7FF6                      _PR2 000FCB  
                   _main 7FEA                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 7FE4             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   _CCPR1L 000FBE  
             __accesstop 0080  __end_of__initialization 7FE4            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  _CCP1CON 000FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FE4                  __ramtop 0600  
                __ptext0 7FEA                _T2CONbits 000FCA     end_of_initialization 7FE4  
              _TRISCbits 000F94      start_initialization 7FE4                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0016  
