# UART Protocol â€“ 8-Bit RTL Design (Verilog | Vivado | FPGA)

This repository contains a complete, synthesizable **8-bit UART** implementation using Verilog RTL.  
The design includes a **baud-rate generator**, **transmitter**, **receiver**, and a **loopback testbench**.  
It is fully verified through simulation, synthesized in Vivado, implemented on FPGA, and **meets all timing constraints at 100 MHz**.

---

## ğŸ“ Repository Structure
/src â†’ RTL source files (baud_rate, uart_tx, uart_rx, uart_top)


/tb â†’ Loopback testbench


/docs â†’ Waveforms, timing reports, power analysis, schematics


/constraints â†’ XDC constraint file (clock rule)


---

## ğŸ§© UART Design Overview

### ğŸ”¹ Baud-Rate Generator  
- Parameterized system clock & baud rate  
- Generates a single-cycle `tick` for TX/RX timing  

### ğŸ”¹ UART Transmitter (TX)
- Converts 8-bit parallel data into a UART frame  
- Sends: **Start bit â†’ 8 Data bits â†’ Stop bit**  
- Shift-register based  
- `tx_busy` flag indicates active transmission  

### ğŸ”¹ UART Receiver (RX)
- Detects start bit  
- Uses **half-bit alignment** for mid-bit sampling  
- Reconstructs 8-bit data  
- Outputs `rx_valid` pulse when a byte is received  

### ğŸ”¹ Top Module
- Integrates baud generator, TX, and RX  
- Used for simulation and FPGA deployment  

---

# 1ï¸âƒ£ Simulation (Loopback Verification)

### âœ” Testbench Behavior
- TX sends `0xA5`
- RX receives **the same byte**
- `rx_valid` pulses high after frame completion

### âœ” Simulation Confirms
- Correct start/data/stop bit timing  
- Accurate mid-bit sampling  
- Full end-to-end UART functionality  

ğŸ“Œ Waveform images:  
`docs/waveforms/`

---

# 2ï¸âƒ£ Synthesis (Vivado)

### âœ” Clock Constraint  


create_clock -name sys_clk -period 10.000 [get_ports clk] # 100 MHz


### âœ” Synthesis Result Summary
- **LUTs:** 25  
- **Flip-Flops:** 46  
- **DSP/BRAM:** 0  
- Clean RTL schematic generated  
- No critical warnings  

ğŸ“Œ Synthesis report available in:  
`docs/synthesis/`

---

# 3ï¸âƒ£ Implementation (Place & Route)

### âœ” Post-Implementation Timing Summary
| Metric | Value |
|--------|--------|
| Worst Setup Slack (WNS) | **+8.769 ns** |
| Worst Hold Slack (WHS) | **+0.053 ns** |
| Pulse Width Slack | **+4.725 ns** |
| Violations | **0** |

â¡ï¸ **ALL timing constraints met at 100 MHz**

### âœ” Power Summary

Total Power : 0.225 W
Static Power: 0.221 W
Dynamic Power: 0.004 W


ğŸ“Œ Implementation reports:  
`docs/implementation/`

---

# 4ï¸âƒ£ Bitstream Generation

After implementation, Vivado generates:

uart_top.bit


This bitstream is ready to be flashed on FPGA hardware.

---

# 5ï¸âƒ£ Hardware Testing Guide

### âœ” Connections
- **FPGA TX â†’ USB-TTL RX**  
- **FPGA RX â† USB-TTL TX**

### âœ” Serial Settings
- Baud: depends on your baud generator parameter  
- Data bits: 8  
- Parity: None  
- Stop bits: 1  

### âœ” Result
FPGA sends/receives UART frames correctly.

---

# ğŸ”® Future Enhancements
- Parity bit support  
- Multiple stop bits  
- TX/RX FIFO buffers  
- AXI/Wishbone interface wrapper  
- Framing & parity error detection  

---




**RK**  
Electronics & Communication Engineering  
RTL | Verilog | FPGA | Digital Design  


