Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Aug 15 23:10:51 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file test_pattern1_timing_summary_routed.rpt -rpx test_pattern1_timing_summary_routed.rpx -warn_on_violation
| Design       : test_pattern1
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.722        0.000                      0                  316        0.109        0.000                      0                  316        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.722        0.000                      0                  316        0.109        0.000                      0                  316        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.029ns (24.048%)  route 3.250ns (75.952%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.775     2.822    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I3_O)        0.105     2.927 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_2/O
                         net (fo=31, routed)          1.088     4.015    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225_0
    SLICE_X23Y45         LUT4 (Prop_lut4_I2_O)        0.119     4.134 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_11/O
                         net (fo=1, routed)           0.665     4.799    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_11_n_0
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.267     5.066 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_3/O
                         net (fo=1, routed)           0.000     5.066    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_3_n_0
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)        0.076    10.788    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.038ns (24.421%)  route 3.212ns (75.579%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.775     2.822    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I3_O)        0.105     2.927 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_2/O
                         net (fo=31, routed)          1.025     3.952    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225_0
    SLICE_X24Y44         LUT5 (Prop_lut5_I1_O)        0.127     4.079 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[5]_i_2/O
                         net (fo=1, routed)           0.691     4.769    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[5]_i_2_n_0
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.268     5.037 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[5]_i_1/O
                         net (fo=1, routed)           0.000     5.037    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[5]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.072    10.784    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.853ns (23.345%)  route 2.801ns (76.655%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.892     2.939    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I1_O)        0.105     3.044 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_13/O
                         net (fo=1, routed)           0.423     3.468    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_13_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.105     3.573 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_5/O
                         net (fo=5, routed)           0.352     3.925    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_5_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.105     4.030 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_1/O
                         net (fo=4, routed)           0.411     4.441    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225[6]
    SLICE_X24Y45         FDSE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y45         FDSE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y45         FDSE (Setup_fdse_C_S)       -0.423    10.289    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.853ns (23.345%)  route 2.801ns (76.655%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.892     2.939    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I1_O)        0.105     3.044 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_13/O
                         net (fo=1, routed)           0.423     3.468    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_13_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.105     3.573 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_5/O
                         net (fo=5, routed)           0.352     3.925    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_5_n_0
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.105     4.030 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_1/O
                         net (fo=4, routed)           0.411     4.441    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225[6]
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y45         FDRE (Setup_fdre_C_R)       -0.423    10.289    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.853ns (20.640%)  route 3.280ns (79.360%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.775     2.822    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I3_O)        0.105     2.927 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_2/O
                         net (fo=31, routed)          1.088     4.015    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225_0
    SLICE_X23Y45         LUT5 (Prop_lut5_I3_O)        0.105     4.120 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[7]_i_3/O
                         net (fo=2, routed)           0.695     4.815    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[7]_i_3_n_0
    SLICE_X24Y44         LUT6 (Prop_lut6_I3_O)        0.105     4.920 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[7]_i_1/O
                         net (fo=1, routed)           0.000     4.920    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[7]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.074    10.786    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.799ns (19.339%)  route 3.333ns (80.661%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X23Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[9]/Q
                         net (fo=14, routed)          0.726     1.892    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[9]
    SLICE_X24Y46         LUT5 (Prop_lut5_I1_O)        0.105     1.997 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225[5]_i_4/O
                         net (fo=6, routed)           0.839     2.836    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225[5]_i_4_n_0
    SLICE_X24Y46         LUT5 (Prop_lut5_I0_O)        0.105     2.941 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_6/O
                         net (fo=2, routed)           0.899     3.840    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_6_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.105     3.945 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_2/O
                         net (fo=1, routed)           0.868     4.814    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_2_n_0
    SLICE_X24Y44         LUT6 (Prop_lut6_I1_O)        0.105     4.919 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_1/O
                         net (fo=1, routed)           0.000     4.919    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y44         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.076    10.788    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.975ns (27.089%)  route 2.624ns (72.911%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y46         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/Q
                         net (fo=3, routed)           0.689     1.855    Loop_loop_height1_pr_U0/t_V_reg_103[9]
    SLICE_X27Y48         LUT4 (Prop_lut4_I1_O)        0.105     1.960 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.546     2.506    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I3_O)        0.119     2.625 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2/O
                         net (fo=2, routed)           0.505     3.130    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2_n_0
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.267     3.397 f  Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=5, routed)           0.272     3.669    Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X27Y46         LUT2 (Prop_lut2_I0_O)        0.105     3.774 r  Loop_loop_height1_pr_U0/t_V_1_reg_114[10]_i_1/O
                         net (fo=11, routed)          0.612     4.386    Loop_loop_height1_pr_U0/t_V_1_reg_114
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[0]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.423    10.289    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.975ns (27.089%)  route 2.624ns (72.911%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y46         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/Q
                         net (fo=3, routed)           0.689     1.855    Loop_loop_height1_pr_U0/t_V_reg_103[9]
    SLICE_X27Y48         LUT4 (Prop_lut4_I1_O)        0.105     1.960 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.546     2.506    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I3_O)        0.119     2.625 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2/O
                         net (fo=2, routed)           0.505     3.130    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2_n_0
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.267     3.397 f  Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=5, routed)           0.272     3.669    Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X27Y46         LUT2 (Prop_lut2_I0_O)        0.105     3.774 r  Loop_loop_height1_pr_U0/t_V_1_reg_114[10]_i_1/O
                         net (fo=11, routed)          0.612     4.386    Loop_loop_height1_pr_U0/t_V_1_reg_114
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[1]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.423    10.289    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.975ns (27.089%)  route 2.624ns (72.911%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y46         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/Q
                         net (fo=3, routed)           0.689     1.855    Loop_loop_height1_pr_U0/t_V_reg_103[9]
    SLICE_X27Y48         LUT4 (Prop_lut4_I1_O)        0.105     1.960 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.546     2.506    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I3_O)        0.119     2.625 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2/O
                         net (fo=2, routed)           0.505     3.130    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2_n_0
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.267     3.397 f  Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=5, routed)           0.272     3.669    Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X27Y46         LUT2 (Prop_lut2_I0_O)        0.105     3.774 r  Loop_loop_height1_pr_U0/t_V_1_reg_114[10]_i_1/O
                         net (fo=11, routed)          0.612     4.386    Loop_loop_height1_pr_U0/t_V_1_reg_114
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.423    10.289    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.975ns (27.089%)  route 2.624ns (72.911%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y46         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  Loop_loop_height1_pr_U0/t_V_reg_103_reg[9]/Q
                         net (fo=3, routed)           0.689     1.855    Loop_loop_height1_pr_U0/t_V_reg_103[9]
    SLICE_X27Y48         LUT4 (Prop_lut4_I1_O)        0.105     1.960 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.546     2.506    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_3_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I3_O)        0.119     2.625 f  Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2/O
                         net (fo=2, routed)           0.505     3.130    Loop_loop_height1_pr_U0/ap_CS_fsm[0]_i_2_n_0
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.267     3.397 f  Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=5, routed)           0.272     3.669    Loop_loop_height1_pr_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X27Y46         LUT2 (Prop_lut2_I0_O)        0.105     3.774 r  Loop_loop_height1_pr_U0/t_V_1_reg_114[10]_i_1/O
                         net (fo=11, routed)          0.612     4.386    Loop_loop_height1_pr_U0/t_V_1_reg_114
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[8]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.423    10.289    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[8]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  5.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/t_V_reg_141_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/i_V_reg_229_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X31Y44         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Mat2AXIvideo_U0/t_V_reg_141_reg[7]/Q
                         net (fo=4, routed)           0.065     0.596    Mat2AXIvideo_U0/t_V_reg_141[7]
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.641 r  Mat2AXIvideo_U0/i_V_reg_229[9]_i_1/O
                         net (fo=1, routed)           0.000     0.641    Mat2AXIvideo_U0/i_V_fu_174_p2[9]
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[9]/C
                         clock pessimism              0.000     0.411    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.532    Mat2AXIvideo_U0/i_V_reg_229_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/t_V_reg_141_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/i_V_reg_229_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X31Y44         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Mat2AXIvideo_U0/t_V_reg_141_reg[6]/Q
                         net (fo=5, routed)           0.085     0.616    Mat2AXIvideo_U0/t_V_reg_141[6]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.661 r  Mat2AXIvideo_U0/i_V_reg_229[6]_i_1/O
                         net (fo=1, routed)           0.000     0.661    Mat2AXIvideo_U0/i_V_fu_174_p2[6]
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.532    Mat2AXIvideo_U0/i_V_reg_229_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.508%)  route 0.064ns (25.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X26Y43         FDRE                                         r  Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     0.531 f  Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[0]/Q
                         net (fo=2, routed)           0.064     0.595    Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]
    SLICE_X27Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.640 r  Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.640    Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state[1]
    SLICE_X27Y43         FDRE                                         r  Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X27Y43         FDRE                                         r  Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[1]/C
                         clock pessimism              0.000     0.411    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091     0.502    Mat2AXIvideo_U0/AXI_video_strm_V_strb_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 imag0_0_data_stream_2_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag0_0_data_stream_2_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.408%)  route 0.082ns (30.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    imag0_0_data_stream_2_U/ap_clk
    SLICE_X27Y41         FDSE                                         r  imag0_0_data_stream_2_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDSE (Prop_fdse_C_Q)         0.141     0.531 r  imag0_0_data_stream_2_U/mOutPtr_reg[0]/Q
                         net (fo=7, routed)           0.082     0.613    imag0_0_data_stream_2_U/mOutPtr_reg_n_0_[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.658 r  imag0_0_data_stream_2_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000     0.658    imag0_0_data_stream_2_U/internal_full_n_i_1__1_n_0
    SLICE_X26Y41         FDRE                                         r  imag0_0_data_stream_2_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    imag0_0_data_stream_2_U/ap_clk
    SLICE_X26Y41         FDRE                                         r  imag0_0_data_stream_2_U/internal_full_n_reg/C
                         clock pessimism              0.000     0.411    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     0.503    imag0_0_data_stream_2_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/t_V_reg_141_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/i_V_reg_229_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.332%)  route 0.112ns (37.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X29Y45         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Mat2AXIvideo_U0/t_V_reg_141_reg[4]/Q
                         net (fo=4, routed)           0.112     0.644    Mat2AXIvideo_U0/t_V_reg_141[4]
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.689 r  Mat2AXIvideo_U0/i_V_reg_229[5]_i_1/O
                         net (fo=1, routed)           0.000     0.689    Mat2AXIvideo_U0/i_V_fu_174_p2[5]
    SLICE_X30Y45         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X30Y45         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     0.532    Mat2AXIvideo_U0/i_V_reg_229_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/i_V_reg_390_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.206%)  route 0.096ns (33.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X26Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/Q
                         net (fo=8, routed)           0.096     0.628    Loop_loop_height1_pr_U0/t_V_reg_103[0]
    SLICE_X27Y47         LUT5 (Prop_lut5_I2_O)        0.048     0.676 r  Loop_loop_height1_pr_U0/i_V_reg_390[4]_i_1/O
                         net (fo=1, routed)           0.000     0.676    Loop_loop_height1_pr_U0/i_V_fu_318_p2[4]
    SLICE_X27Y47         FDRE                                         r  Loop_loop_height1_pr_U0/i_V_reg_390_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y47         FDRE                                         r  Loop_loop_height1_pr_U0/i_V_reg_390_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.107     0.518    Loop_loop_height1_pr_U0/i_V_reg_390_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.963%)  route 0.120ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][5]/Q
                         net (fo=2, routed)           0.120     0.652    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg_n_0_[0][5]
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.075     0.486    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/i_V_reg_229_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/t_V_reg_141_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X30Y45         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  Mat2AXIvideo_U0/i_V_reg_229_reg[4]/Q
                         net (fo=1, routed)           0.098     0.652    Mat2AXIvideo_U0/i_V_reg_229[4]
    SLICE_X29Y45         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X29Y45         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[4]/C
                         clock pessimism              0.000     0.411    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.072     0.483    Mat2AXIvideo_U0/t_V_reg_141_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/i_V_reg_390_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.847%)  route 0.096ns (34.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X26Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Loop_loop_height1_pr_U0/t_V_reg_103_reg[0]/Q
                         net (fo=8, routed)           0.096     0.628    Loop_loop_height1_pr_U0/t_V_reg_103[0]
    SLICE_X27Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.673 r  Loop_loop_height1_pr_U0/i_V_reg_390[3]_i_1/O
                         net (fo=1, routed)           0.000     0.673    Loop_loop_height1_pr_U0/i_V_fu_318_p2[3]
    SLICE_X27Y47         FDRE                                         r  Loop_loop_height1_pr_U0/i_V_reg_390_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X27Y47         FDRE                                         r  Loop_loop_height1_pr_U0/i_V_reg_390_reg[3]/C
                         clock pessimism              0.000     0.411    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.091     0.502    Loop_loop_height1_pr_U0/i_V_reg_390_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/Q
                         net (fo=2, routed)           0.126     0.657    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg_n_0_[0][6]
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X25Y43         FDRE                                         r  imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.071     0.482    imag0_0_data_stream_2_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46  Loop_loop_height1_pr_U0/ap_enable_reg_pp0_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X24Y45  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46  Loop_loop_height1_pr_U0/ap_enable_reg_pp0_iter0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y44  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X24Y45  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46  Loop_loop_height1_pr_U0/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46  Loop_loop_height1_pr_U0/ap_enable_reg_pp0_iter0_reg/C



