[12/03 21:19:33      0s] 
[12/03 21:19:33      0s] Cadence Innovus(TM) Implementation System.
[12/03 21:19:33      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/03 21:19:33      0s] 
[12/03 21:19:33      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/03 21:19:33      0s] Options:	
[12/03 21:19:33      0s] Date:		Sat Dec  3 21:19:33 2022
[12/03 21:19:33      0s] Host:		lab1-23.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/03 21:19:33      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/03 21:19:33      0s] 
[12/03 21:19:33      0s] License:
[12/03 21:19:33      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/03 21:19:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/03 21:19:44      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 21:19:44      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/03 21:19:44      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 21:19:44      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/03 21:19:44      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/03 21:19:44      8s] @(#)CDS: CPE v20.15-s071
[12/03 21:19:44      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 21:19:44      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/03 21:19:44      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/03 21:19:44      8s] @(#)CDS: RCDB 11.15.0
[12/03 21:19:44      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/03 21:19:44      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t.

[12/03 21:19:44      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/03 21:19:45      9s] 
[12/03 21:19:45      9s] **INFO:  MMMC transition support version v31-84 
[12/03 21:19:45      9s] 
[12/03 21:19:45      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/03 21:19:45      9s] <CMD> suppressMessage ENCEXT-2799
[12/03 21:19:45      9s] <CMD> win
[12/03 21:19:55     10s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/03 21:19:55     10s] <CMD> set init_mmmc_file /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/03 21:20:23     13s] <CMD> set init_gnd_net VSS
[12/03 21:20:23     13s] <CMD> set init_verilog ../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
[12/03 21:20:23     13s] <CMD> set init_pwr_net VDD
[12/03 21:20:23     13s] <CMD> init_design
[12/03 21:20:23     13s] #% Begin Load MMMC data ... (date=12/03 21:20:23, mem=826.8M)
[12/03 21:20:23     13s] #% End Load MMMC data ... (date=12/03 21:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.2M, current mem=827.2M)
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/03 21:20:23     13s] Set DBUPerIGU to M2 pitch 1120.
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/03 21:20:23     13s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/03 21:20:23     13s] The LEF parser will ignore this statement.
[12/03 21:20:23     13s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/03 21:20:23     13s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/03 21:20:23     13s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/03 21:20:23     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/03 21:20:23     13s] Type 'man IMPLF-58' for more detail.
[12/03 21:20:23     13s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/03 21:20:23     13s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/03 21:20:23     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/03 21:20:23     13s] Type 'man IMPLF-61' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-201' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/03 21:20:23     13s] To increase the message display limit, refer to the product command reference manual.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 21:20:23     13s] Type 'man IMPLF-200' for more detail.
[12/03 21:20:23     13s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/03 21:20:23     13s] To increase the message display limit, refer to the product command reference manual.
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] viaInitial starts at Sat Dec  3 21:20:23 2022
viaInitial ends at Sat Dec  3 21:20:23 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/03 21:20:23     13s] Loading view definition file from /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/03 21:20:23     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/03 21:20:23     13s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/03 21:20:23     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 21:20:23     13s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/03 21:20:23     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/03 21:20:23     13s] Read 1 cells in library 'USERLIB' 
[12/03 21:20:23     13s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/03 21:20:23     13s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/03 21:20:23     13s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 21:20:23     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 21:20:23     13s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/03 21:20:23     13s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/03 21:20:23     13s] Read 1 cells in library 'USERLIB' 
[12/03 21:20:23     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=873.3M, current mem=841.7M)
[12/03 21:20:23     13s] *** End library_loading (cpu=0.00min, real=0.00min, mem=19.9M, fe_cpu=0.23min, fe_real=0.83min, fe_mem=800.0M) ***
[12/03 21:20:23     13s] #% Begin Load netlist data ... (date=12/03 21:20:23, mem=841.7M)
[12/03 21:20:23     13s] *** Begin netlist parsing (mem=800.0M) ***
[12/03 21:20:23     13s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/03 21:20:23     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/03 21:20:23     13s] Type 'man IMPVL-159' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/03 21:20:23     13s] Type 'man IMPVL-159' for more detail.
[12/03 21:20:23     13s] Created 28 new cells from 6 timing libraries.
[12/03 21:20:23     13s] Reading netlist ...
[12/03 21:20:23     13s] Backslashed names will retain backslash and a trailing blank character.
[12/03 21:20:23     13s] Keeping previous port order for module pad_in.
[12/03 21:20:23     13s] Keeping previous port order for module pad_out.
[12/03 21:20:23     13s] Keeping previous port order for module pad_bidirhe.
[12/03 21:20:23     13s] Keeping previous port order for module pad_vdd.
[12/03 21:20:23     13s] Keeping previous port order for module pad_gnd.
[12/03 21:20:23     13s] Keeping previous port order for module pad_ana.
[12/03 21:20:23     13s] Reading verilog netlist '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 22 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 23 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 24 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-352):	Bus port (memdata) is connected by a signal (mem_in_pad).  The extra upper bus bits will be floating.
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-352):	Bus port (adr) is connected by a signal (addr_pad).  The extra upper bus bits will be floating.
[12/03 21:20:23     13s] **WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[12/03 21:20:23     13s] Type 'man IMPVL-209' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPVL-352):	Bus port (memOut) is connected by a signal (mem_out_pad).  The extra upper bus bits will be floating.
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] *** Memory Usage v#1 (Current mem = 799.977M, initial mem = 290.191M) ***
[12/03 21:20:23     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=800.0M) ***
[12/03 21:20:23     13s] #% End Load netlist data ... (date=12/03 21:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=848.2M, current mem=848.2M)
[12/03 21:20:23     13s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/03 21:20:23     13s] Warning: The top level cell is ambiguous.
[12/03 21:20:23     13s] Setting top level cell to be sixteenbitcpu_top_pads.
[12/03 21:20:23     13s] Hooked 56 DB cells to tlib cells.
[12/03 21:20:23     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=851.9M, current mem=851.9M)
[12/03 21:20:23     13s] Starting recursive module instantiation check.
[12/03 21:20:23     13s] No recursion found.
[12/03 21:20:23     13s] Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
[12/03 21:20:23     13s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:20:23     13s] Type 'man IMPECO-560' for more detail.
[12/03 21:20:23     13s] *** Netlist is NOT unique.
[12/03 21:20:23     13s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/03 21:20:23     13s] ** info: there are 100 modules.
[12/03 21:20:23     13s] ** info: there are 4346 stdCell insts.
[12/03 21:20:23     13s] ** info: there are 13 Pad insts.
[12/03 21:20:23     13s] 
[12/03 21:20:23     13s] *** Memory Usage v#1 (Current mem = 844.891M, initial mem = 290.191M) ***
[12/03 21:20:23     13s] Initializing I/O assignment ...
[12/03 21:20:23     13s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/03 21:20:23     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 21:20:23     13s] Type 'man IMPFP-3961' for more detail.
[12/03 21:20:23     13s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 21:20:23     13s] Type 'man IMPFP-3961' for more detail.
[12/03 21:20:23     13s] Start create_tracks
[12/03 21:20:23     13s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/03 21:20:23     13s] Set Default Net Delay as 1000 ps.
[12/03 21:20:23     13s] Set Default Net Load as 0.5 pF. 
[12/03 21:20:23     13s] Set Default Input Pin Transition as 0.1 ps.
[12/03 21:20:23     13s] Pre-connect netlist-defined P/G connections...
[12/03 21:20:23     13s]   Updated 0 instances.
[12/03 21:20:24     13s] Extraction setup Started 
[12/03 21:20:24     13s] 
[12/03 21:20:24     13s] Trim Metal Layers:
[12/03 21:20:24     13s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/03 21:20:24     13s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/03 21:20:24     13s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/03 21:20:24     13s] Importing multi-corner RC tables ... 
[12/03 21:20:24     13s] Summary of Active RC-Corners : 
[12/03 21:20:24     13s]  
[12/03 21:20:24     13s]  Analysis View: wc
[12/03 21:20:24     13s]     RC-Corner Name        : wc
[12/03 21:20:24     13s]     RC-Corner Index       : 0
[12/03 21:20:24     13s]     RC-Corner Temperature : 25 Celsius
[12/03 21:20:24     13s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/03 21:20:24     13s]     RC-Corner PreRoute Res Factor         : 1
[12/03 21:20:24     13s]     RC-Corner PreRoute Cap Factor         : 1
[12/03 21:20:24     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/03 21:20:24     13s]  
[12/03 21:20:24     13s]  Analysis View: bc
[12/03 21:20:24     13s]     RC-Corner Name        : bc
[12/03 21:20:24     13s]     RC-Corner Index       : 1
[12/03 21:20:24     13s]     RC-Corner Temperature : 25 Celsius
[12/03 21:20:24     13s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/03 21:20:24     13s]     RC-Corner PreRoute Res Factor         : 1
[12/03 21:20:24     13s]     RC-Corner PreRoute Cap Factor         : 1
[12/03 21:20:24     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/03 21:20:24     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/03 21:20:24     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/03 21:20:24     13s] 
[12/03 21:20:24     13s] Trim Metal Layers:
[12/03 21:20:24     13s] LayerId::1 widthSet size::4
[12/03 21:20:24     13s] LayerId::2 widthSet size::4
[12/03 21:20:24     13s] LayerId::3 widthSet size::4
[12/03 21:20:24     13s] LayerId::4 widthSet size::4
[12/03 21:20:24     13s] LayerId::5 widthSet size::4
[12/03 21:20:24     13s] LayerId::6 widthSet size::3
[12/03 21:20:24     13s] Updating RC grid for preRoute extraction ...
[12/03 21:20:24     13s] eee: pegSigSF::1.070000
[12/03 21:20:24     13s] Initializing multi-corner capacitance tables ... 
[12/03 21:20:24     13s] Initializing multi-corner resistance tables ...
[12/03 21:20:24     13s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 21:20:24     13s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:20:24     13s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/03 21:20:24     13s] *Info: initialize multi-corner CTS.
[12/03 21:20:24     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.9M, current mem=884.8M)
[12/03 21:20:24     14s] Reading timing constraints file '../design_compiler/SDC/16bitcpu_mapped.sdc' ...
[12/03 21:20:24     14s] Current (total cpu=0:00:14.0, real=0:00:51.0, peak res=1106.8M, current mem=1106.8M)
[12/03 21:20:24     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/16bitcpu_mapped.sdc completed, with 1 WARNING
[12/03 21:20:24     14s] WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.6M, current mem=1113.6M)
[12/03 21:20:24     14s] Current (total cpu=0:00:14.1, real=0:00:51.0, peak res=1113.6M, current mem=1113.6M)
[12/03 21:20:24     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/03 21:20:24     14s] Summary for sequential cells identification: 
[12/03 21:20:24     14s]   Identified SBFF number: 4
[12/03 21:20:24     14s]   Identified MBFF number: 0
[12/03 21:20:24     14s]   Identified SB Latch number: 0
[12/03 21:20:24     14s]   Identified MB Latch number: 0
[12/03 21:20:24     14s]   Not identified SBFF number: 0
[12/03 21:20:24     14s]   Not identified MBFF number: 0
[12/03 21:20:24     14s]   Not identified SB Latch number: 0
[12/03 21:20:24     14s]   Not identified MB Latch number: 0
[12/03 21:20:24     14s]   Number of sequential cells which are not FFs: 0
[12/03 21:20:24     14s] Total number of combinational cells: 17
[12/03 21:20:24     14s] Total number of sequential cells: 4
[12/03 21:20:24     14s] Total number of tristate cells: 0
[12/03 21:20:24     14s] Total number of level shifter cells: 0
[12/03 21:20:24     14s] Total number of power gating cells: 0
[12/03 21:20:24     14s] Total number of isolation cells: 0
[12/03 21:20:24     14s] Total number of power switch cells: 0
[12/03 21:20:24     14s] Total number of pulse generator cells: 0
[12/03 21:20:24     14s] Total number of always on buffers: 0
[12/03 21:20:24     14s] Total number of retention cells: 0
[12/03 21:20:24     14s] List of usable buffers: BUFX1
[12/03 21:20:24     14s] Total number of usable buffers: 1
[12/03 21:20:24     14s] List of unusable buffers:
[12/03 21:20:24     14s] Total number of unusable buffers: 0
[12/03 21:20:24     14s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/03 21:20:24     14s] Total number of usable inverters: 6
[12/03 21:20:24     14s] List of unusable inverters:
[12/03 21:20:24     14s] Total number of unusable inverters: 0
[12/03 21:20:24     14s] List of identified usable delay cells:
[12/03 21:20:24     14s] Total number of identified usable delay cells: 0
[12/03 21:20:24     14s] List of identified unusable delay cells:
[12/03 21:20:24     14s] Total number of identified unusable delay cells: 0
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/03 21:20:24     14s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Deleting Cell Server End ...
[12/03 21:20:24     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.2M, current mem=1143.2M)
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:20:24     14s] Summary for sequential cells identification: 
[12/03 21:20:24     14s]   Identified SBFF number: 4
[12/03 21:20:24     14s]   Identified MBFF number: 0
[12/03 21:20:24     14s]   Identified SB Latch number: 0
[12/03 21:20:24     14s]   Identified MB Latch number: 0
[12/03 21:20:24     14s]   Not identified SBFF number: 0
[12/03 21:20:24     14s]   Not identified MBFF number: 0
[12/03 21:20:24     14s]   Not identified SB Latch number: 0
[12/03 21:20:24     14s]   Not identified MB Latch number: 0
[12/03 21:20:24     14s]   Number of sequential cells which are not FFs: 0
[12/03 21:20:24     14s]  Visiting view : wc
[12/03 21:20:24     14s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:20:24     14s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:20:24     14s]  Visiting view : bc
[12/03 21:20:24     14s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:20:24     14s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:20:24     14s] TLC MultiMap info (StdDelay):
[12/03 21:20:24     14s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:20:24     14s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:20:24     14s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:20:24     14s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:20:24     14s]  Setting StdDelay to: 40.9ps
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:20:24     14s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/03 21:20:24     14s] Type 'man IMPSYC-2' for more detail.
[12/03 21:20:24     14s] 
[12/03 21:20:24     14s] *** Summary of all messages that are not suppressed in this session:
[12/03 21:20:24     14s] Severity  ID               Count  Summary                                  
[12/03 21:20:24     14s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/03 21:20:24     14s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/03 21:20:24     14s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/03 21:20:24     14s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/03 21:20:24     14s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/03 21:20:24     14s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/03 21:20:24     14s] WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
[12/03 21:20:24     14s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/03 21:20:24     14s] WARNING   IMPVL-352            3  Bus port (%s) is connected by a signal (...
[12/03 21:20:24     14s] WARNING   IMPVL-357            3  Signal port (%s) is connected by a bus. ...
[12/03 21:20:24     14s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/03 21:20:24     14s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/03 21:20:24     14s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/03 21:20:24     14s] *** Message Summary: 103 warning(s), 0 error(s)
[12/03 21:20:24     14s] 
[12/03 21:20:27     14s] <CMD> zoomBox -365.26200 -413.44500 1443.86200 1206.10700
[12/03 21:20:28     14s] <CMD> setDrawView fplan
[12/03 21:20:32     15s] <CMD> setDrawView ameba
[12/03 21:20:34     15s] <CMD> setDrawView place
[12/03 21:20:35     15s] <CMD> setDrawView fplan
[12/03 21:20:35     15s] <CMD> setDrawView ameba
[12/03 21:20:37     15s] <CMD> setDrawView fplan
[12/03 21:20:41     15s] <CMD> setDrawView ameba
[12/03 21:20:42     16s] <CMD> setDrawView fplan
[12/03 21:20:44     16s] <CMD> setDrawView ameba
[12/03 21:20:45     16s] <CMD> setDrawView fplan
[12/03 21:20:47     16s] <CMD> zoomBox -365.26200 -225.27750 3526.81200 1656.39850
[12/03 21:20:47     16s] <CMD> zoomBox -365.26200 -37.11000 3526.81200 1844.56600
[12/03 21:20:48     16s] <CMD> zoomBox -365.26200 -789.78000 3526.81200 1091.89600
[12/03 21:20:48     16s] <CMD> zoomBox -523.03200 -919.05250 4055.87850 1294.68400
[12/03 21:20:49     16s] <CMD> zoomBox -456.55800 -575.98600 2851.70500 1023.43900
[12/03 21:20:50     16s] <CMD> zoomBox -441.34050 -432.75400 2370.68400 926.75750
[12/03 21:22:42     27s] <CMD> saveDesign 16bitcpu_importdesign.enc
[12/03 21:22:42     27s] #% Begin save design ... (date=12/03 21:22:42, mem=1283.6M)
[12/03 21:22:42     27s] % Begin Save ccopt configuration ... (date=12/03 21:22:42, mem=1286.7M)
[12/03 21:22:42     27s] % End Save ccopt configuration ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1287.7M, current mem=1287.7M)
[12/03 21:22:42     27s] % Begin Save netlist data ... (date=12/03 21:22:42, mem=1287.7M)
[12/03 21:22:42     27s] Writing Binary DB to 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:22:42     27s] % End Save netlist data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.6M, current mem=1288.6M)
[12/03 21:22:42     27s] Saving symbol-table file ...
[12/03 21:22:42     27s] Saving congestion map file 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:22:42     27s] % Begin Save AAE data ... (date=12/03 21:22:42, mem=1289.3M)
[12/03 21:22:42     27s] Saving AAE Data ...
[12/03 21:22:42     27s] % End Save AAE data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.3M, current mem=1289.3M)
[12/03 21:22:42     27s] Saving preference file 16bitcpu_importdesign.enc.dat/gui.pref.tcl ...
[12/03 21:22:42     27s] Saving mode setting ...
[12/03 21:22:42     27s] Saving global file ...
[12/03 21:22:42     27s] % Begin Save floorplan data ... (date=12/03 21:22:42, mem=1292.8M)
[12/03 21:22:42     27s] Saving floorplan file ...
[12/03 21:22:42     27s] % End Save floorplan data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.5M, current mem=1294.5M)
[12/03 21:22:42     27s] Saving Drc markers ...
[12/03 21:22:42     27s] ... No Drc file written since there is no markers found.
[12/03 21:22:42     27s] % Begin Save placement data ... (date=12/03 21:22:42, mem=1294.5M)
[12/03 21:22:43     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:22:43     27s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:22:43     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1340.1M) ***
[12/03 21:22:43     27s] % End Save placement data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1295.2M, current mem=1295.2M)
[12/03 21:22:43     27s] % Begin Save routing data ... (date=12/03 21:22:43, mem=1295.2M)
[12/03 21:22:43     27s] Saving route file ...
[12/03 21:22:43     27s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1337.1M) ***
[12/03 21:22:43     27s] % End Save routing data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.5M, current mem=1295.5M)
[12/03 21:22:43     27s] Saving property file 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.prop
[12/03 21:22:43     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1340.1M) ***
[12/03 21:22:43     27s] % Begin Save power constraints data ... (date=12/03 21:22:43, mem=1297.0M)
[12/03 21:22:43     27s] % End Save power constraints data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1297.0M, current mem=1297.0M)
[12/03 21:22:43     27s] Generated self-contained design 16bitcpu_importdesign.enc.dat
[12/03 21:22:43     27s] #% End save design ... (date=12/03 21:22:43, total cpu=0:00:00.3, real=0:00:01.0, peak res=1322.4M, current mem=1299.0M)
[12/03 21:22:43     27s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:22:43     27s] 
[12/03 21:25:26     41s] <CMD> setDrawView ameba
[12/03 21:25:27     41s] <CMD> setDrawView ameba
[12/03 21:25:28     41s] <CMD> setDrawView fplan
[12/03 21:25:29     41s] <CMD> setDrawView ameba
[12/03 21:25:32     41s] <CMD> setDrawView fplan
[12/03 21:26:07     45s] <CMD> getIoFlowFlag
[12/03 21:26:35     47s] <CMD> setIoFlowFlag 0
[12/03 21:26:35     47s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/03 21:26:35     47s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/03 21:26:35     47s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 21:26:35     47s] Type 'man IMPFP-3961' for more detail.
[12/03 21:26:35     47s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 21:26:35     47s] Type 'man IMPFP-3961' for more detail.
[12/03 21:26:35     47s] Start create_tracks
[12/03 21:26:35     47s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/03 21:26:35     47s] <CMD> uiSetTool select
[12/03 21:26:35     47s] <CMD> getIoFlowFlag
[12/03 21:26:35     47s] <CMD> fit
[12/03 21:26:37     47s] <CMD> setDrawView ameba
[12/03 21:26:39     47s] <CMD> setDrawView fplan
[12/03 21:27:09     50s] <CMD> setPreference MinFPModuleSize 1
[12/03 21:28:10     56s] <CMD> clearGlobalNets
[12/03 21:28:10     56s] Pre-connect netlist-defined P/G connections...
[12/03 21:28:10     56s]   Updated 0 instances.
[12/03 21:28:10     56s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/03 21:28:10     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:28:29     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:29:00     60s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/03 21:29:00     60s] The ring targets are set to core/block ring wires.
[12/03 21:29:00     60s] addRing command will consider rows while creating rings.
[12/03 21:29:00     60s] addRing command will disallow rings to go over rows.
[12/03 21:29:00     60s] addRing command will ignore shorts while creating rings.
[12/03 21:29:00     60s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/03 21:29:00     60s] 
[12/03 21:29:00     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1388.4M)
[12/03 21:29:00     60s] Ring generation is complete.
[12/03 21:29:00     60s] vias are now being generated.
[12/03 21:29:00     60s] addRing created 8 wires.
[12/03 21:29:00     60s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/03 21:29:00     60s] +--------+----------------+----------------+
[12/03 21:29:00     60s] |  Layer |     Created    |     Deleted    |
[12/03 21:29:00     60s] +--------+----------------+----------------+
[12/03 21:29:00     60s] | METAL4 |        4       |       NA       |
[12/03 21:29:00     60s] |  VIA45 |        8       |        0       |
[12/03 21:29:00     60s] | METAL5 |        4       |       NA       |
[12/03 21:29:00     60s] +--------+----------------+----------------+
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeRingLayers {}
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 21:29:09     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 21:29:34     64s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/03 21:29:34     64s] addStripe will allow jog to connect padcore ring and block ring.
[12/03 21:29:34     64s] 
[12/03 21:29:34     64s] Stripes will stop at the boundary of the specified area.
[12/03 21:29:34     64s] When breaking rings, the power planner will consider the existence of blocks.
[12/03 21:29:34     64s] Stripes will not extend to closest target.
[12/03 21:29:34     64s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/03 21:29:34     64s] Stripes will not be created over regions without power planning wires.
[12/03 21:29:34     64s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/03 21:29:34     64s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/03 21:29:34     64s] Offset for stripe breaking is set to 0.
[12/03 21:29:34     64s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/03 21:29:34     64s] 
[12/03 21:29:34     64s] Initialize fgc environment(mem: 1393.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
[12/03 21:29:34     64s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
[12/03 21:29:34     64s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
[12/03 21:29:34     64s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
[12/03 21:29:34     64s] Starting stripe generation ...
[12/03 21:29:34     64s] Non-Default Mode Option Settings :
[12/03 21:29:34     64s]   NONE
[12/03 21:29:34     64s] Stripe generation is complete.
[12/03 21:29:34     64s] vias are now being generated.
[12/03 21:29:34     64s] addStripe created 4 wires.
[12/03 21:29:34     64s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/03 21:29:34     64s] +--------+----------------+----------------+
[12/03 21:29:34     64s] |  Layer |     Created    |     Deleted    |
[12/03 21:29:34     64s] +--------+----------------+----------------+
[12/03 21:29:34     64s] | METAL4 |        4       |       NA       |
[12/03 21:29:34     64s] |  VIA45 |        8       |        0       |
[12/03 21:29:34     64s] +--------+----------------+----------------+
[12/03 21:30:09     67s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/03 21:30:09     67s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/03 21:30:09     67s] *** Begin SPECIAL ROUTE on Sat Dec  3 21:30:09 2022 ***
[12/03 21:30:09     67s] SPECIAL ROUTE ran on directory: /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus
[12/03 21:30:09     67s] SPECIAL ROUTE ran on machine: lab1-23.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] Begin option processing ...
[12/03 21:30:09     67s] srouteConnectPowerBump set to false
[12/03 21:30:09     67s] routeSelectNet set to "VDD VSS"
[12/03 21:30:09     67s] routeSpecial set to true
[12/03 21:30:09     67s] srouteBlockPin set to "useLef"
[12/03 21:30:09     67s] srouteBottomLayerLimit set to 1
[12/03 21:30:09     67s] srouteBottomTargetLayerLimit set to 1
[12/03 21:30:09     67s] srouteConnectConverterPin set to false
[12/03 21:30:09     67s] srouteConnectPadPin set to false
[12/03 21:30:09     67s] srouteConnectStripe set to false
[12/03 21:30:09     67s] srouteCrossoverViaBottomLayer set to 1
[12/03 21:30:09     67s] srouteCrossoverViaTopLayer set to 6
[12/03 21:30:09     67s] srouteFollowCorePinEnd set to 3
[12/03 21:30:09     67s] srouteFollowPadPin set to false
[12/03 21:30:09     67s] srouteJogControl set to "preferWithChanges differentLayer"
[12/03 21:30:09     67s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/03 21:30:09     67s] sroutePadPinAllPorts set to true
[12/03 21:30:09     67s] sroutePreserveExistingRoutes set to true
[12/03 21:30:09     67s] srouteRoutePowerBarPortOnBothDir set to true
[12/03 21:30:09     67s] srouteStopBlockPin set to "nearestTarget"
[12/03 21:30:09     67s] srouteTopLayerLimit set to 6
[12/03 21:30:09     67s] srouteTopTargetLayerLimit set to 6
[12/03 21:30:09     67s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2586.00 megs.
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] Reading DB technology information...
[12/03 21:30:09     67s] Finished reading DB technology information.
[12/03 21:30:09     67s] Reading floorplan and netlist information...
[12/03 21:30:09     67s] Finished reading floorplan and netlist information.
[12/03 21:30:09     67s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/03 21:30:09     67s] Read in 32 macros, 22 used
[12/03 21:30:09     67s] Read in 30 components
[12/03 21:30:09     67s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/03 21:30:09     67s]   9 pad components: 0 unplaced, 9 placed, 0 fixed
[12/03 21:30:09     67s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/03 21:30:09     67s] Read in 52 logical pins
[12/03 21:30:09     67s] Read in 52 nets
[12/03 21:30:09     67s] Read in 2 special nets, 2 routed
[12/03 21:30:09     67s] Read in 60 terminals
[12/03 21:30:09     67s] 2 nets selected.
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] Begin power routing ...
[12/03 21:30:09     67s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 21:30:09     67s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 21:30:09     67s] CPU time for FollowPin 0 seconds
[12/03 21:30:09     67s] CPU time for FollowPin 0 seconds
[12/03 21:30:09     67s]   Number of Block ports routed: 0
[12/03 21:30:09     67s]   Number of Core ports routed: 156
[12/03 21:30:09     67s]   Number of Power Bump ports routed: 0
[12/03 21:30:09     67s]   Number of Followpin connections: 78
[12/03 21:30:09     67s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2597.00 megs.
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s]  Begin updating DB with routing results ...
[12/03 21:30:09     67s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/03 21:30:09     67s] Pin and blockage extraction finished
[12/03 21:30:09     67s] 
[12/03 21:30:09     67s] sroute created 234 wires.
[12/03 21:30:09     67s] ViaGen created 468 vias, deleted 0 via to avoid violation.
[12/03 21:30:09     67s] +--------+----------------+----------------+
[12/03 21:30:09     67s] |  Layer |     Created    |     Deleted    |
[12/03 21:30:09     67s] +--------+----------------+----------------+
[12/03 21:30:09     67s] | METAL1 |       234      |       NA       |
[12/03 21:30:09     67s] |  VIA12 |       156      |        0       |
[12/03 21:30:09     67s] |  VIA23 |       156      |        0       |
[12/03 21:30:09     67s] |  VIA34 |       156      |        0       |
[12/03 21:30:09     67s] +--------+----------------+----------------+
[12/03 21:30:50     70s] <CMD> saveDesign DBS/16bitcpu_fplan_power.en
[12/03 21:30:50     70s] #% Begin save design ... (date=12/03 21:30:50, mem=1345.0M)
[12/03 21:30:50     70s] % Begin Save ccopt configuration ... (date=12/03 21:30:50, mem=1345.0M)
[12/03 21:30:50     70s] % End Save ccopt configuration ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.2M, current mem=1345.2M)
[12/03 21:30:50     70s] % Begin Save netlist data ... (date=12/03 21:30:50, mem=1345.2M)
[12/03 21:30:50     70s] Writing Binary DB to DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:30:50     70s] % End Save netlist data ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.3M, current mem=1345.3M)
[12/03 21:30:50     70s] Saving symbol-table file ...
[12/03 21:30:50     70s] Saving congestion map file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:30:50     71s] % Begin Save AAE data ... (date=12/03 21:30:50, mem=1345.3M)
[12/03 21:30:50     71s] Saving AAE Data ...
[12/03 21:30:50     71s] % End Save AAE data ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.3M, current mem=1345.3M)
[12/03 21:30:50     71s] Saving preference file DBS/16bitcpu_fplan_power.en.dat/gui.pref.tcl ...
[12/03 21:30:50     71s] Saving mode setting ...
[12/03 21:30:50     71s] Saving global file ...
[12/03 21:30:51     71s] % Begin Save floorplan data ... (date=12/03 21:30:51, mem=1345.6M)
[12/03 21:30:51     71s] Saving floorplan file ...
[12/03 21:30:51     71s] % End Save floorplan data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.7M, current mem=1345.7M)
[12/03 21:30:51     71s] Saving PG file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:30:51 2022)
[12/03 21:30:51     71s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1393.5M) ***
[12/03 21:30:51     71s] Saving Drc markers ...
[12/03 21:30:51     71s] ... No Drc file written since there is no markers found.
[12/03 21:30:51     71s] % Begin Save placement data ... (date=12/03 21:30:51, mem=1345.9M)
[12/03 21:30:51     71s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:30:51     71s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:30:51     71s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1396.5M) ***
[12/03 21:30:51     71s] % End Save placement data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
[12/03 21:30:51     71s] % Begin Save routing data ... (date=12/03 21:30:51, mem=1345.9M)
[12/03 21:30:51     71s] Saving route file ...
[12/03 21:30:51     71s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1393.5M) ***
[12/03 21:30:51     71s] % End Save routing data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
[12/03 21:30:51     71s] Saving property file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.prop
[12/03 21:30:51     71s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1396.5M) ***
[12/03 21:30:51     71s] % Begin Save power constraints data ... (date=12/03 21:30:51, mem=1345.9M)
[12/03 21:30:51     71s] % End Save power constraints data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
[12/03 21:30:51     71s] Generated self-contained design 16bitcpu_fplan_power.en.dat
[12/03 21:30:52     71s] #% End save design ... (date=12/03 21:30:52, total cpu=0:00:00.3, real=0:00:02.0, peak res=1376.2M, current mem=1347.0M)
[12/03 21:30:52     71s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:30:52     71s] 
[12/03 21:31:13     73s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/03 21:31:13     73s] <CMD> setEndCapMode -reset
[12/03 21:31:13     73s] <CMD> setEndCapMode -boundary_tap false
[12/03 21:31:13     73s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/03 21:31:13     73s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/03 21:31:13     73s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/03 21:31:13     73s] <CMD> setPlaceMode -reset
[12/03 21:31:13     73s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/03 21:31:15     73s] <CMD> setPlaceMode -fp false
[12/03 21:31:15     73s] <CMD> place_design
[12/03 21:31:15     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 333, percentage of missing scan cell = 0.00% (0 / 333)
[12/03 21:31:15     73s] ### Time Record (colorize_geometry) is installed.
[12/03 21:31:15     73s] #Start colorize_geometry on Sat Dec  3 21:31:15 2022
[12/03 21:31:15     73s] #
[12/03 21:31:15     73s] ### Time Record (Pre Callback) is installed.
[12/03 21:31:15     73s] ### Time Record (Pre Callback) is uninstalled.
[12/03 21:31:15     73s] ### Time Record (DB Import) is installed.
[12/03 21:31:15     73s] #create default rule from bind_ndr_rule rule=0x7f0d70ff6480 0x7f0d48300018
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN mem_out[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN r in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN w_a in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] #WARNING (NRDB-733) PIN w_b in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:31:15     73s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1233765401 pin_access=1 inst_pattern=1 halo=0
[12/03 21:31:15     73s] ### Time Record (DB Import) is uninstalled.
[12/03 21:31:15     73s] ### Time Record (DB Export) is installed.
[12/03 21:31:15     73s] Extracting standard cell pins and blockage ...... 
[12/03 21:31:15     73s] Pin and blockage extraction finished
[12/03 21:31:15     73s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1233765401 pin_access=1 inst_pattern=1 halo=0
[12/03 21:31:15     73s] ### Time Record (DB Export) is uninstalled.
[12/03 21:31:15     73s] ### Time Record (Post Callback) is installed.
[12/03 21:31:15     73s] ### Time Record (Post Callback) is uninstalled.
[12/03 21:31:15     73s] #
[12/03 21:31:15     73s] #colorize_geometry statistics:
[12/03 21:31:15     73s] #Cpu time = 00:00:00
[12/03 21:31:15     73s] #Elapsed time = 00:00:00
[12/03 21:31:15     73s] #Increased memory = -4.13 (MB)
[12/03 21:31:15     73s] #Total memory = 1360.13 (MB)
[12/03 21:31:15     73s] #Peak memory = 1376.23 (MB)
[12/03 21:31:15     73s] #Number of warnings = 7
[12/03 21:31:15     73s] #Total number of warnings = 7
[12/03 21:31:15     73s] #Number of fails = 0
[12/03 21:31:15     73s] #Total number of fails = 0
[12/03 21:31:15     73s] #Complete colorize_geometry on Sat Dec  3 21:31:15 2022
[12/03 21:31:15     73s] #
[12/03 21:31:15     73s] ### Time Record (colorize_geometry) is uninstalled.
[12/03 21:31:15     73s] ### 
[12/03 21:31:15     73s] ###   Scalability Statistics
[12/03 21:31:15     73s] ### 
[12/03 21:31:15     73s] ### ------------------------+----------------+----------------+----------------+
[12/03 21:31:15     73s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/03 21:31:15     73s] ### ------------------------+----------------+----------------+----------------+
[12/03 21:31:15     73s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/03 21:31:15     73s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/03 21:31:15     73s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/03 21:31:15     73s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/03 21:31:15     73s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[12/03 21:31:15     73s] ### ------------------------+----------------+----------------+----------------+
[12/03 21:31:15     73s] ### 
[12/03 21:31:15     73s] *** Starting placeDesign default flow ***
[12/03 21:31:15     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1425.8M
[12/03 21:31:15     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1425.8M
[12/03 21:31:15     73s] *** Start deleteBufferTree ***
[12/03 21:31:15     73s] Info: Detect buffers to remove automatically.
[12/03 21:31:15     73s] Analyzing netlist ...
[12/03 21:31:15     73s] Updating netlist
[12/03 21:31:16     74s] AAE DB initialization (MEM=1448.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 21:31:16     74s] Start AAE Lib Loading. (MEM=1448.2)
[12/03 21:31:16     74s] End AAE Lib Loading. (MEM=1467.28 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 21:31:16     74s] 
[12/03 21:31:16     74s] *summary: 61 instances (buffers/inverters) removed
[12/03 21:31:16     74s] *** Finish deleteBufferTree (0:00:00.4) ***
[12/03 21:31:16     74s] 
[12/03 21:31:16     74s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:31:16     74s] 
[12/03 21:31:16     74s] TimeStamp Deleting Cell Server End ...
[12/03 21:31:16     74s] **INFO: Enable pre-place timing setting for timing analysis
[12/03 21:31:16     74s] Set Using Default Delay Limit as 101.
[12/03 21:31:16     74s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/03 21:31:16     74s] Set Default Net Delay as 0 ps.
[12/03 21:31:16     74s] Set Default Net Load as 0 pF. 
[12/03 21:31:16     74s] **INFO: Analyzing IO path groups for slack adjustment
[12/03 21:31:16     74s] Effort level <high> specified for reg2reg_tmp.4150751 path_group
[12/03 21:31:16     74s] #################################################################################
[12/03 21:31:16     74s] # Design Stage: PreRoute
[12/03 21:31:16     74s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:31:16     74s] # Design Mode: 90nm
[12/03 21:31:16     74s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:31:16     74s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:31:16     74s] # Signoff Settings: SI Off 
[12/03 21:31:16     74s] #################################################################################
[12/03 21:31:16     74s] Calculate delays in BcWc mode...
[12/03 21:31:16     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1467.3M, InitMEM = 1467.3M)
[12/03 21:31:16     74s] Start delay calculation (fullDC) (1 T). (MEM=1467.28)
[12/03 21:31:16     74s] End AAE Lib Interpolated Model. (MEM=1478.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:31:16     74s] First Iteration Infinite Tw... 
[12/03 21:31:16     74s] Total number of fetched objects 4316
[12/03 21:31:16     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:31:16     74s] End delay calculation. (MEM=1497.88 CPU=0:00:00.2 REAL=0:00:00.0)
[12/03 21:31:16     74s] End delay calculation (fullDC). (MEM=1497.88 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:31:16     74s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1497.9M) ***
[12/03 21:31:16     74s] **INFO: Disable pre-place timing setting for timing analysis
[12/03 21:31:16     74s] Set Using Default Delay Limit as 1000.
[12/03 21:31:16     74s] Set Default Net Delay as 1000 ps.
[12/03 21:31:16     74s] Set Default Net Load as 0.5 pF. 
[12/03 21:31:16     74s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/03 21:31:16     74s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1480.4M
[12/03 21:31:16     74s] Deleted 0 physical inst  (cell - / prefix -).
[12/03 21:31:16     74s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.004, MEM:1480.4M
[12/03 21:31:16     74s] INFO: #ExclusiveGroups=0
[12/03 21:31:16     74s] INFO: There are no Exclusive Groups.
[12/03 21:31:16     74s] *** Starting "NanoPlace(TM) placement v#7 (mem=1480.4M)" ...
[12/03 21:31:16     74s] Wait...
[12/03 21:31:16     74s] *** Build Buffered Sizing Timing Model
[12/03 21:31:16     74s] (cpu=0:00:00.0 mem=1488.4M) ***
[12/03 21:31:16     74s] *** Build Virtual Sizing Timing Model
[12/03 21:31:16     74s] (cpu=0:00:00.0 mem=1488.4M) ***
[12/03 21:31:16     74s] No user-set net weight.
[12/03 21:31:16     74s] Net fanout histogram:
[12/03 21:31:16     74s] 2		: 3243 (75.5%) nets
[12/03 21:31:16     74s] 3		: 391 (9.1%) nets
[12/03 21:31:16     74s] 4     -	14	: 541 (12.6%) nets
[12/03 21:31:16     74s] 15    -	39	: 115 (2.7%) nets
[12/03 21:31:16     74s] 40    -	79	: 5 (0.1%) nets
[12/03 21:31:16     74s] 80    -	159	: 0 (0.0%) nets
[12/03 21:31:16     74s] 160   -	319	: 0 (0.0%) nets
[12/03 21:31:16     74s] 320   -	639	: 1 (0.0%) nets
[12/03 21:31:16     74s] 640   -	1279	: 0 (0.0%) nets
[12/03 21:31:16     74s] 1280  -	2559	: 0 (0.0%) nets
[12/03 21:31:16     74s] 2560  -	5119	: 0 (0.0%) nets
[12/03 21:31:16     74s] 5120+		: 0 (0.0%) nets
[12/03 21:31:16     74s] no activity file in design. spp won't run.
[12/03 21:31:16     74s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/03 21:31:16     74s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/03 21:31:16     74s] Define the scan chains before using this option.
[12/03 21:31:16     74s] Type 'man IMPSP-9042' for more detail.
[12/03 21:31:16     74s] z: 2, totalTracks: 1
[12/03 21:31:16     74s] z: 4, totalTracks: 1
[12/03 21:31:16     74s] z: 6, totalTracks: 1
[12/03 21:31:16     74s] #spOpts: hrOri=1 hrSnap=1 
[12/03 21:31:16     74s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/03 21:31:16     74s] #std cell=4306 (0 fixed + 4306 movable) #buf cell=0 #inv cell=236 #block=0 (0 floating + 0 preplaced)
[12/03 21:31:16     74s] #ioInst=13 #net=4296 #term=13194 #term/net=3.07, #fixedIo=13, #floatIo=0, #fixedPin=7, #floatPin=0
[12/03 21:31:16     74s] stdCell: 4306 single + 0 double + 0 multi
[12/03 21:31:16     74s] Total standard cell length = 16.5682 (mm), area = 0.0649 (mm^2)
[12/03 21:31:16     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1488.4M
[12/03 21:31:16     74s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1488.4M
[12/03 21:31:16     74s] Core basic site is core7T
[12/03 21:31:16     74s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1488.4M
[12/03 21:31:16     74s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1488.4M
[12/03 21:31:16     74s] Use non-trimmed site array because memory saving is not enough.
[12/03 21:31:16     74s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:31:16     74s] SiteArray: use 237,568 bytes
[12/03 21:31:16     74s] SiteArray: current memory after site array memory allocation 1488.6M
[12/03 21:31:16     74s] SiteArray: FP blocked sites are writable
[12/03 21:31:16     74s] Estimated cell power/ground rail width = 0.551 um
[12/03 21:31:16     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:31:16     74s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.002, REAL:0.005, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.009, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF: Starting pre-place ADS at level 1, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.004, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.005, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.004, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.019, MEM:1488.6M
[12/03 21:31:16     74s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.030, MEM:1488.6M
[12/03 21:31:16     74s] ADSU 0.696 -> 0.696. site 42504.000 -> 42504.000. GS 31.360
[12/03 21:31:16     74s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.003, REAL:0.039, MEM:1488.6M
[12/03 21:31:16     74s] Average module density = 0.696.
[12/03 21:31:16     74s] Density for the design = 0.696.
[12/03 21:31:16     74s]        = stdcell_area 29586 sites (64947 um^2) / alloc_area 42504 sites (93305 um^2).
[12/03 21:31:16     74s] Pin Density = 0.3104.
[12/03 21:31:16     74s]             = total # of pins 13194 / total area 42504.
[12/03 21:31:16     74s] OPERPROF: Starting spMPad at level 1, MEM:1429.6M
[12/03 21:31:16     74s] OPERPROF:   Starting spContextMPad at level 2, MEM:1429.6M
[12/03 21:31:16     74s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.002, MEM:1429.6M
[12/03 21:31:16     74s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.009, MEM:1429.6M
[12/03 21:31:16     74s] Initial padding reaches pin density 0.500 for top
[12/03 21:31:16     74s] InitPadU 0.696 -> 0.823 for top
[12/03 21:31:16     74s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1429.6M
[12/03 21:31:16     74s] Identified 5 spare or floating instances, with no clusters.
[12/03 21:31:16     74s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.008, MEM:1429.6M
[12/03 21:31:16     74s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1429.6M
[12/03 21:31:16     74s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1429.6M
[12/03 21:31:16     74s] === lastAutoLevel = 8 
[12/03 21:31:16     74s] OPERPROF: Starting spInitNetWt at level 1, MEM:1429.6M
[12/03 21:31:16     74s] no activity file in design. spp won't run.
[12/03 21:31:16     74s] [spp] 0
[12/03 21:31:16     74s] [adp] 0:1:1:3
[12/03 21:31:17     74s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.218, REAL:0.219, MEM:1456.9M
[12/03 21:31:17     74s] Clock gating cells determined by native netlist tracing.
[12/03 21:31:17     74s] no activity file in design. spp won't run.
[12/03 21:31:17     74s] no activity file in design. spp won't run.
[12/03 21:31:17     74s] Effort level <high> specified for reg2reg path_group
[12/03 21:31:17     74s] OPERPROF: Starting npMain at level 1, MEM:1459.9M
[12/03 21:31:18     74s] OPERPROF:   Starting npPlace at level 2, MEM:1470.9M
[12/03 21:31:18     74s] Iteration  1: Total net bbox = 5.122e+03 (2.43e+03 2.69e+03)
[12/03 21:31:18     74s]               Est.  stn bbox = 6.635e+03 (3.08e+03 3.55e+03)
[12/03 21:31:18     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1477.9M
[12/03 21:31:18     74s] Iteration  2: Total net bbox = 5.122e+03 (2.43e+03 2.69e+03)
[12/03 21:31:18     74s]               Est.  stn bbox = 6.635e+03 (3.08e+03 3.55e+03)
[12/03 21:31:18     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1477.9M
[12/03 21:31:18     74s] exp_mt_sequential is set from setPlaceMode option to 1
[12/03 21:31:18     74s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/03 21:31:18     74s] place_exp_mt_interval set to default 32
[12/03 21:31:18     74s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/03 21:31:18     75s] Iteration  3: Total net bbox = 3.694e+03 (1.79e+03 1.91e+03)
[12/03 21:31:18     75s]               Est.  stn bbox = 5.451e+03 (2.57e+03 2.88e+03)
[12/03 21:31:18     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1487.6M
[12/03 21:31:18     75s] Total number of setup views is 1.
[12/03 21:31:18     75s] Total number of active setup views is 1.
[12/03 21:31:18     75s] Active setup views:
[12/03 21:31:18     75s]     wc
[12/03 21:31:18     75s] Iteration  4: Total net bbox = 7.288e+04 (2.29e+04 5.00e+04)
[12/03 21:31:18     75s]               Est.  stn bbox = 8.679e+04 (2.69e+04 5.98e+04)
[12/03 21:31:18     75s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1487.6M
[12/03 21:31:19     75s] Iteration  5: Total net bbox = 8.311e+04 (3.33e+04 4.99e+04)
[12/03 21:31:19     75s]               Est.  stn bbox = 1.031e+05 (4.15e+04 6.16e+04)
[12/03 21:31:19     75s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1487.6M
[12/03 21:31:19     75s] OPERPROF:   Finished npPlace at level 2, CPU:0.969, REAL:1.017, MEM:1487.6M
[12/03 21:31:19     75s] OPERPROF: Finished npMain at level 1, CPU:0.986, REAL:2.033, MEM:1487.6M
[12/03 21:31:19     75s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1487.6M
[12/03 21:31:19     75s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:31:19     75s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.006, MEM:1487.6M
[12/03 21:31:19     75s] OPERPROF: Starting npMain at level 1, MEM:1487.6M
[12/03 21:31:19     75s] OPERPROF:   Starting npPlace at level 2, MEM:1487.6M
[12/03 21:31:20     76s] Iteration  6: Total net bbox = 8.661e+04 (3.57e+04 5.10e+04)
[12/03 21:31:20     76s]               Est.  stn bbox = 1.095e+05 (4.53e+04 6.42e+04)
[12/03 21:31:20     76s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1487.9M
[12/03 21:31:20     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.917, REAL:0.921, MEM:1487.9M
[12/03 21:31:20     76s] OPERPROF: Finished npMain at level 1, CPU:0.931, REAL:0.938, MEM:1487.9M
[12/03 21:31:20     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1487.9M
[12/03 21:31:20     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:31:20     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:1487.9M
[12/03 21:31:20     76s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1487.9M
[12/03 21:31:20     76s] Starting Early Global Route rough congestion estimation: mem = 1487.9M
[12/03 21:31:20     76s] (I)       Started Import and model ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Create place DB ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Import place data ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read instances and placement ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read nets ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Create route DB ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       == Non-default Options ==
[12/03 21:31:20     76s] (I)       Print mode                                         : 2
[12/03 21:31:20     76s] (I)       Stop if highly congested                           : false
[12/03 21:31:20     76s] (I)       Maximum routing layer                              : 6
[12/03 21:31:20     76s] (I)       Assign partition pins                              : false
[12/03 21:31:20     76s] (I)       Support large GCell                                : true
[12/03 21:31:20     76s] (I)       Number of threads                                  : 1
[12/03 21:31:20     76s] (I)       Number of rows per GCell                           : 5
[12/03 21:31:20     76s] (I)       Max num rows per GCell                             : 32
[12/03 21:31:20     76s] (I)       Method to set GCell size                           : row
[12/03 21:31:20     76s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:31:20     76s] (I)       Started Import route data (1T) ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       ============== Pin Summary ==============
[12/03 21:31:20     76s] (I)       +-------+--------+---------+------------+
[12/03 21:31:20     76s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:31:20     76s] (I)       +-------+--------+---------+------------+
[12/03 21:31:20     76s] (I)       |     1 |  13173 |   99.84 |        Pin |
[12/03 21:31:20     76s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:31:20     76s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:31:20     76s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:31:20     76s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:31:20     76s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:31:20     76s] (I)       +-------+--------+---------+------------+
[12/03 21:31:20     76s] (I)       Use row-based GCell size
[12/03 21:31:20     76s] (I)       Use row-based GCell align
[12/03 21:31:20     76s] (I)       GCell unit size   : 7840
[12/03 21:31:20     76s] (I)       GCell multiplier  : 5
[12/03 21:31:20     76s] (I)       GCell row height  : 7840
[12/03 21:31:20     76s] (I)       Actual row height : 7840
[12/03 21:31:20     76s] (I)       GCell align ref   : 507360 507360
[12/03 21:31:20     76s] [NR-eGR] Track table information for default rule: 
[12/03 21:31:20     76s] [NR-eGR] METAL1 has no routable track
[12/03 21:31:20     76s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:31:20     76s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:31:20     76s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:31:20     76s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:31:20     76s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:31:20     76s] (I)       ============== Default via ===============
[12/03 21:31:20     76s] (I)       +---+------------------+-----------------+
[12/03 21:31:20     76s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:31:20     76s] (I)       +---+------------------+-----------------+
[12/03 21:31:20     76s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:31:20     76s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:31:20     76s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:31:20     76s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:31:20     76s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 21:31:20     76s] (I)       +---+------------------+-----------------+
[12/03 21:31:20     76s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read routing blockages ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read instance blockages ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read PG blockages ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] [NR-eGR] Read 824 PG shapes
[12/03 21:31:20     76s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read boundary cut boxes ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:31:20     76s] [NR-eGR] #Instance Blockages : 14393
[12/03 21:31:20     76s] [NR-eGR] #PG Blockages       : 824
[12/03 21:31:20     76s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:31:20     76s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:31:20     76s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read blackboxes ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:31:20     76s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read prerouted ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:31:20     76s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read unlegalized nets ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read nets ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] [NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[12/03 21:31:20     76s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Set up via pillars ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       early_global_route_priority property id does not exist.
[12/03 21:31:20     76s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Model blockages into capacity
[12/03 21:31:20     76s] (I)       Read Num Blocks=15217  Num Prerouted Wires=0  Num CS=0
[12/03 21:31:20     76s] (I)       Started Initialize 3D capacity ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Layer 1 (V) : #blockages 10854 : #preroutes 0
[12/03 21:31:20     76s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:31:20     76s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:31:20     76s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:31:20     76s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:31:20     76s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       -- layer congestion ratio --
[12/03 21:31:20     76s] (I)       Layer 1 : 0.100000
[12/03 21:31:20     76s] (I)       Layer 2 : 0.700000
[12/03 21:31:20     76s] (I)       Layer 3 : 0.700000
[12/03 21:31:20     76s] (I)       Layer 4 : 0.700000
[12/03 21:31:20     76s] (I)       Layer 5 : 0.700000
[12/03 21:31:20     76s] (I)       Layer 6 : 0.700000
[12/03 21:31:20     76s] (I)       ----------------------------
[12/03 21:31:20     76s] (I)       Number of ignored nets                =      0
[12/03 21:31:20     76s] (I)       Number of connected nets              =      0
[12/03 21:31:20     76s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:31:20     76s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:31:20     76s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:31:20     76s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.72 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.76 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Read aux data ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Others data preparation ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:31:20     76s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Started Create route kernel ( Curr Mem: 1487.95 MB )
[12/03 21:31:20     76s] (I)       Ndr track 0 does not exist
[12/03 21:31:20     76s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:31:20     76s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:31:20     76s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:31:20     76s] (I)       Site width          :  1120  (dbu)
[12/03 21:31:21     76s] (I)       Row height          :  7840  (dbu)
[12/03 21:31:21     76s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:31:21     76s] (I)       GCell width         : 39200  (dbu)
[12/03 21:31:21     76s] (I)       GCell height        : 39200  (dbu)
[12/03 21:31:21     76s] (I)       Grid                :    30    42     6
[12/03 21:31:21     76s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:31:21     76s] (I)       Vertical capacity   :     0 39200     0 39200     0 39200
[12/03 21:31:21     76s] (I)       Horizontal capacity :     0     0 39200     0 39200     0
[12/03 21:31:21     76s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:31:21     76s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:31:21     76s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:31:21     76s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:31:21     76s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:31:21     76s] (I)       Num tracks per GCell: 42.61 35.00 35.00 35.00 35.00 17.50
[12/03 21:31:21     76s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:31:21     76s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:31:21     76s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:31:21     76s] (I)       --------------------------------------------------------
[12/03 21:31:21     76s] 
[12/03 21:31:21     76s] [NR-eGR] ============ Routing rule table ============
[12/03 21:31:21     76s] [NR-eGR] Rule id: 0  Nets: 4289 
[12/03 21:31:21     76s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:31:21     76s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:31:21     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:21     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:21     76s] [NR-eGR] ========================================
[12/03 21:31:21     76s] [NR-eGR] 
[12/03 21:31:21     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:31:21     76s] (I)       blocked tracks on layer2 : = 27718 / 43722 (63.40%)
[12/03 21:31:21     76s] (I)       blocked tracks on layer3 : = 23137 / 43320 (53.41%)
[12/03 21:31:21     76s] (I)       blocked tracks on layer4 : = 25556 / 43722 (58.45%)
[12/03 21:31:21     76s] (I)       blocked tracks on layer5 : = 26433 / 43320 (61.02%)
[12/03 21:31:21     76s] (I)       blocked tracks on layer6 : = 12129 / 21840 (55.54%)
[12/03 21:31:21     76s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.36 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 1.16 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Reset routing kernel
[12/03 21:31:21     76s] (I)       Started Initialization ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       numLocalWires=10846  numGlobalNetBranches=2691  numLocalNetBranches=2746
[12/03 21:31:21     76s] (I)       totalPins=13180  totalGlobalPin=5466 (41.47%)
[12/03 21:31:21     76s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Started Generate topology ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       total 2D Cap : 90929 = (42070 H, 48859 V)
[12/03 21:31:21     76s] (I)       
[12/03 21:31:21     76s] (I)       ============  Phase 1a Route ============
[12/03 21:31:21     76s] (I)       Started Phase 1a ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Started Pattern routing (1T) ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 21:31:21     76s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Usage: 5190 = (2299 H, 2891 V) = (5.46% H, 5.92% V) = (4.506e+04um H, 5.666e+04um V)
[12/03 21:31:21     76s] (I)       Started Add via demand to 2D ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       
[12/03 21:31:21     76s] (I)       ============  Phase 1b Route ============
[12/03 21:31:21     76s] (I)       Started Phase 1b ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Usage: 5190 = (2299 H, 2891 V) = (5.46% H, 5.92% V) = (4.506e+04um H, 5.666e+04um V)
[12/03 21:31:21     76s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/03 21:31:21     76s] 
[12/03 21:31:21     76s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] (I)       Started Export 2D cong map ( Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 21:31:21     76s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.95 MB )
[12/03 21:31:21     76s] Finished Early Global Route rough congestion estimation: mem = 1487.9M
[12/03 21:31:21     76s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.035, REAL:1.188, MEM:1487.9M
[12/03 21:31:21     76s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/03 21:31:21     76s] OPERPROF: Starting CDPad at level 1, MEM:1487.9M
[12/03 21:31:21     76s] CDPadU 0.823 -> 0.823. R=0.696, N=4306, GS=19.600
[12/03 21:31:21     76s] OPERPROF: Finished CDPad at level 1, CPU:0.006, REAL:0.006, MEM:1487.9M
[12/03 21:31:21     76s] OPERPROF: Starting npMain at level 1, MEM:1487.9M
[12/03 21:31:21     76s] OPERPROF:   Starting npPlace at level 2, MEM:1487.9M
[12/03 21:31:21     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.008, REAL:0.008, MEM:1487.9M
[12/03 21:31:21     76s] OPERPROF: Finished npMain at level 1, CPU:0.021, REAL:0.023, MEM:1487.9M
[12/03 21:31:21     76s] Global placement CDP skipped at cutLevel 7.
[12/03 21:31:21     76s] Iteration  7: Total net bbox = 8.945e+04 (3.82e+04 5.12e+04)
[12/03 21:31:21     76s]               Est.  stn bbox = 1.124e+05 (4.79e+04 6.45e+04)
[12/03 21:31:21     76s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1487.9M
[12/03 21:31:21     77s] 
[12/03 21:31:21     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:31:21     77s] TLC MultiMap info (StdDelay):
[12/03 21:31:21     77s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:31:21     77s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:31:21     77s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:31:21     77s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:31:21     77s]  Setting StdDelay to: 40.9ps
[12/03 21:31:21     77s] 
[12/03 21:31:21     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:31:21     77s] nrCritNet: 0.00% ( 0 / 4296 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 21:31:21     77s] nrCritNet: 0.00% ( 0 / 4296 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 21:31:21     77s] Iteration  8: Total net bbox = 8.945e+04 (3.82e+04 5.12e+04)
[12/03 21:31:21     77s]               Est.  stn bbox = 1.124e+05 (4.79e+04 6.45e+04)
[12/03 21:31:21     77s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1487.9M
[12/03 21:31:21     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1487.9M
[12/03 21:31:21     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:31:21     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.002, MEM:1487.9M
[12/03 21:31:21     77s] OPERPROF: Starting npMain at level 1, MEM:1487.9M
[12/03 21:31:21     77s] OPERPROF:   Starting npPlace at level 2, MEM:1487.9M
[12/03 21:31:22     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.802, REAL:0.799, MEM:1484.9M
[12/03 21:31:22     78s] OPERPROF: Finished npMain at level 1, CPU:0.814, REAL:0.811, MEM:1484.9M
[12/03 21:31:22     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1484.9M
[12/03 21:31:22     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:31:22     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.005, MEM:1484.9M
[12/03 21:31:22     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1484.9M
[12/03 21:31:22     78s] Starting Early Global Route rough congestion estimation: mem = 1484.9M
[12/03 21:31:22     78s] (I)       Started Import and model ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Started Create place DB ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Started Import place data ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Started Read instances and placement ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Started Read nets ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       Started Create route DB ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       == Non-default Options ==
[12/03 21:31:22     78s] (I)       Print mode                                         : 2
[12/03 21:31:22     78s] (I)       Stop if highly congested                           : false
[12/03 21:31:22     78s] (I)       Maximum routing layer                              : 6
[12/03 21:31:22     78s] (I)       Assign partition pins                              : false
[12/03 21:31:22     78s] (I)       Support large GCell                                : true
[12/03 21:31:22     78s] (I)       Number of threads                                  : 1
[12/03 21:31:22     78s] (I)       Number of rows per GCell                           : 3
[12/03 21:31:22     78s] (I)       Max num rows per GCell                             : 32
[12/03 21:31:22     78s] (I)       Method to set GCell size                           : row
[12/03 21:31:22     78s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:31:22     78s] (I)       Started Import route data (1T) ( Curr Mem: 1484.95 MB )
[12/03 21:31:22     78s] (I)       ============== Pin Summary ==============
[12/03 21:31:22     78s] (I)       +-------+--------+---------+------------+
[12/03 21:31:22     78s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:31:22     78s] (I)       +-------+--------+---------+------------+
[12/03 21:31:22     78s] (I)       |     1 |  13173 |   99.84 |        Pin |
[12/03 21:31:22     78s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:31:22     78s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:31:22     78s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:31:22     78s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:31:22     78s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:31:22     78s] (I)       +-------+--------+---------+------------+
[12/03 21:31:22     78s] (I)       Use row-based GCell size
[12/03 21:31:22     78s] (I)       Use row-based GCell align
[12/03 21:31:22     78s] (I)       GCell unit size   : 7840
[12/03 21:31:22     78s] (I)       GCell multiplier  : 3
[12/03 21:31:22     78s] (I)       GCell row height  : 7840
[12/03 21:31:22     78s] (I)       Actual row height : 7840
[12/03 21:31:22     78s] (I)       GCell align ref   : 507360 507360
[12/03 21:31:22     78s] [NR-eGR] Track table information for default rule: 
[12/03 21:31:22     78s] [NR-eGR] METAL1 has no routable track
[12/03 21:31:22     78s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:31:22     78s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:31:22     78s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:31:22     78s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:31:22     78s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:31:22     78s] (I)       ============== Default via ===============
[12/03 21:31:22     78s] (I)       +---+------------------+-----------------+
[12/03 21:31:22     78s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:31:22     78s] (I)       +---+------------------+-----------------+
[12/03 21:31:22     78s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:31:22     78s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:31:22     78s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:31:22     78s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:31:23     78s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 21:31:23     78s] (I)       +---+------------------+-----------------+
[12/03 21:31:23     78s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read routing blockages ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read instance blockages ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read PG blockages ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] Read 824 PG shapes
[12/03 21:31:23     78s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read boundary cut boxes ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:31:23     78s] [NR-eGR] #Instance Blockages : 14393
[12/03 21:31:23     78s] [NR-eGR] #PG Blockages       : 824
[12/03 21:31:23     78s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:31:23     78s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:31:23     78s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read blackboxes ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:31:23     78s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read prerouted ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:31:23     78s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read unlegalized nets ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read nets ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[12/03 21:31:23     78s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Set up via pillars ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       early_global_route_priority property id does not exist.
[12/03 21:31:23     78s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Model blockages into capacity
[12/03 21:31:23     78s] (I)       Read Num Blocks=15217  Num Prerouted Wires=0  Num CS=0
[12/03 21:31:23     78s] (I)       Started Initialize 3D capacity ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Layer 1 (V) : #blockages 10854 : #preroutes 0
[12/03 21:31:23     78s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:31:23     78s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:31:23     78s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:31:23     78s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:31:23     78s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       -- layer congestion ratio --
[12/03 21:31:23     78s] (I)       Layer 1 : 0.100000
[12/03 21:31:23     78s] (I)       Layer 2 : 0.700000
[12/03 21:31:23     78s] (I)       Layer 3 : 0.700000
[12/03 21:31:23     78s] (I)       Layer 4 : 0.700000
[12/03 21:31:23     78s] (I)       Layer 5 : 0.700000
[12/03 21:31:23     78s] (I)       Layer 6 : 0.700000
[12/03 21:31:23     78s] (I)       ----------------------------
[12/03 21:31:23     78s] (I)       Number of ignored nets                =      0
[12/03 21:31:23     78s] (I)       Number of connected nets              =      0
[12/03 21:31:23     78s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:31:23     78s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:31:23     78s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:31:23     78s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.33 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.36 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Read aux data ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Others data preparation ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:31:23     78s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Create route kernel ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Ndr track 0 does not exist
[12/03 21:31:23     78s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:31:23     78s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:31:23     78s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:31:23     78s] (I)       Site width          :  1120  (dbu)
[12/03 21:31:23     78s] (I)       Row height          :  7840  (dbu)
[12/03 21:31:23     78s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:31:23     78s] (I)       GCell width         : 23520  (dbu)
[12/03 21:31:23     78s] (I)       GCell height        : 23520  (dbu)
[12/03 21:31:23     78s] (I)       Grid                :    50    69     6
[12/03 21:31:23     78s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:31:23     78s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/03 21:31:23     78s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/03 21:31:23     78s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:31:23     78s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:31:23     78s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:31:23     78s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:31:23     78s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:31:23     78s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/03 21:31:23     78s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:31:23     78s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:31:23     78s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:31:23     78s] (I)       --------------------------------------------------------
[12/03 21:31:23     78s] 
[12/03 21:31:23     78s] [NR-eGR] ============ Routing rule table ============
[12/03 21:31:23     78s] [NR-eGR] Rule id: 0  Nets: 4289 
[12/03 21:31:23     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:31:23     78s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:31:23     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:23     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:23     78s] [NR-eGR] ========================================
[12/03 21:31:23     78s] [NR-eGR] 
[12/03 21:31:23     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:31:23     78s] (I)       blocked tracks on layer2 : = 44927 / 71829 (62.55%)
[12/03 21:31:23     78s] (I)       blocked tracks on layer3 : = 35725 / 72200 (49.48%)
[12/03 21:31:23     78s] (I)       blocked tracks on layer4 : = 40996 / 71829 (57.07%)
[12/03 21:31:23     78s] (I)       blocked tracks on layer5 : = 41559 / 72200 (57.56%)
[12/03 21:31:23     78s] (I)       blocked tracks on layer6 : = 19441 / 35880 (54.18%)
[12/03 21:31:23     78s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.46 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Reset routing kernel
[12/03 21:31:23     78s] (I)       Started Initialization ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       numLocalWires=7727  numGlobalNetBranches=1941  numLocalNetBranches=1933
[12/03 21:31:23     78s] (I)       totalPins=13180  totalGlobalPin=7507 (56.96%)
[12/03 21:31:23     78s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Generate topology ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       total 2D Cap : 150015 = (70673 H, 79342 V)
[12/03 21:31:23     78s] (I)       
[12/03 21:31:23     78s] (I)       ============  Phase 1a Route ============
[12/03 21:31:23     78s] (I)       Started Phase 1a ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Pattern routing (1T) ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 21:31:23     78s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Usage: 9048 = (3991 H, 5057 V) = (5.65% H, 6.37% V) = (4.693e+04um H, 5.947e+04um V)
[12/03 21:31:23     78s] (I)       Started Add via demand to 2D ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       
[12/03 21:31:23     78s] (I)       ============  Phase 1b Route ============
[12/03 21:31:23     78s] (I)       Started Phase 1b ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Usage: 9048 = (3991 H, 5057 V) = (5.65% H, 6.37% V) = (4.693e+04um H, 5.947e+04um V)
[12/03 21:31:23     78s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/03 21:31:23     78s] 
[12/03 21:31:23     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] (I)       Started Export 2D cong map ( Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 21:31:23     78s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.95 MB )
[12/03 21:31:23     78s] Finished Early Global Route rough congestion estimation: mem = 1484.9M
[12/03 21:31:23     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.496, MEM:1484.9M
[12/03 21:31:23     78s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/03 21:31:23     78s] OPERPROF: Starting CDPad at level 1, MEM:1484.9M
[12/03 21:31:23     78s] CDPadU 0.823 -> 0.824. R=0.696, N=4306, GS=11.760
[12/03 21:31:23     78s] OPERPROF: Finished CDPad at level 1, CPU:0.007, REAL:0.009, MEM:1484.9M
[12/03 21:31:23     78s] OPERPROF: Starting npMain at level 1, MEM:1484.9M
[12/03 21:31:23     78s] OPERPROF:   Starting npPlace at level 2, MEM:1484.9M
[12/03 21:31:23     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:1488.5M
[12/03 21:31:23     78s] OPERPROF: Finished npMain at level 1, CPU:0.023, REAL:0.024, MEM:1488.5M
[12/03 21:31:23     78s] Global placement CDP skipped at cutLevel 9.
[12/03 21:31:23     78s] Iteration  9: Total net bbox = 9.211e+04 (3.96e+04 5.25e+04)
[12/03 21:31:23     78s]               Est.  stn bbox = 1.157e+05 (4.96e+04 6.62e+04)
[12/03 21:31:23     78s]               cpu = 0:00:00.9 real = 0:00:02.0 mem = 1488.5M
[12/03 21:31:23     78s] nrCritNet: 0.00% ( 0 / 4296 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 21:31:23     78s] nrCritNet: 0.00% ( 0 / 4296 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 21:31:23     78s] Iteration 10: Total net bbox = 9.211e+04 (3.96e+04 5.25e+04)
[12/03 21:31:23     78s]               Est.  stn bbox = 1.157e+05 (4.96e+04 6.62e+04)
[12/03 21:31:23     78s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1488.5M
[12/03 21:31:23     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1488.5M
[12/03 21:31:23     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:31:23     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.002, MEM:1488.5M
[12/03 21:31:23     78s] OPERPROF: Starting npMain at level 1, MEM:1488.5M
[12/03 21:31:23     78s] OPERPROF:   Starting npPlace at level 2, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:   Finished npPlace at level 2, CPU:2.905, REAL:2.902, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF: Finished npMain at level 1, CPU:2.918, REAL:2.917, MEM:1488.5M
[12/03 21:31:26     81s] Iteration 11: Total net bbox = 1.001e+05 (4.39e+04 5.62e+04)
[12/03 21:31:26     81s]               Est.  stn bbox = 1.235e+05 (5.38e+04 6.98e+04)
[12/03 21:31:26     81s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1488.5M
[12/03 21:31:26     81s] [adp] clock
[12/03 21:31:26     81s] [adp] weight, nr nets, wire length
[12/03 21:31:26     81s] [adp]      0        2  624.694000
[12/03 21:31:26     81s] [adp] data
[12/03 21:31:26     81s] [adp] weight, nr nets, wire length
[12/03 21:31:26     81s] [adp]      0     4294  99453.912500
[12/03 21:31:26     81s] [adp] 0.000000|0.000000|0.000000
[12/03 21:31:26     81s] Iteration 12: Total net bbox = 1.001e+05 (4.39e+04 5.62e+04)
[12/03 21:31:26     81s]               Est.  stn bbox = 1.235e+05 (5.38e+04 6.98e+04)
[12/03 21:31:26     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1488.5M
[12/03 21:31:26     81s] *** cost = 1.001e+05 (4.39e+04 5.62e+04) (cpu for global=0:00:06.9) real=0:00:09.0***
[12/03 21:31:26     81s] Info: 1 clock gating cells identified, 0 (on average) moved 0/5
[12/03 21:31:26     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1488.5M
[12/03 21:31:26     81s] Solver runtime cpu: 0:00:05.4 real: 0:00:05.5
[12/03 21:31:26     81s] Core Placement runtime cpu: 0:00:05.7 real: 0:00:07.0
[12/03 21:31:26     81s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/03 21:31:26     81s] Type 'man IMPSP-9025' for more detail.
[12/03 21:31:26     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1488.5M
[12/03 21:31:26     81s] z: 2, totalTracks: 1
[12/03 21:31:26     81s] z: 4, totalTracks: 1
[12/03 21:31:26     81s] z: 6, totalTracks: 1
[12/03 21:31:26     81s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:31:26     81s] All LLGs are deleted
[12/03 21:31:26     81s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1488.5M
[12/03 21:31:26     81s] Core basic site is core7T
[12/03 21:31:26     81s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.003, MEM:1488.5M
[12/03 21:31:26     81s] Fast DP-INIT is on for default
[12/03 21:31:26     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:31:26     81s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.002, REAL:0.017, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:       Starting CMU at level 4, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1488.5M
[12/03 21:31:26     81s] 
[12/03 21:31:26     81s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:31:26     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.030, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1488.5M
[12/03 21:31:26     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.5MB).
[12/03 21:31:26     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.046, MEM:1488.5M
[12/03 21:31:26     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.050, MEM:1488.5M
[12/03 21:31:26     81s] TDRefine: refinePlace mode is spiral
[12/03 21:31:26     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4150751.1
[12/03 21:31:26     81s] OPERPROF: Starting RefinePlace at level 1, MEM:1488.5M
[12/03 21:31:26     81s] *** Starting refinePlace (0:01:22 mem=1488.5M) ***
[12/03 21:31:26     81s] Total net bbox length = 1.001e+05 (4.385e+04 5.623e+04) (ext = 4.753e+02)
[12/03 21:31:26     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:31:26     81s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1488.5M
[12/03 21:31:26     81s] Starting refinePlace ...
[12/03 21:31:26     81s] ** Cut row section cpu time 0:00:00.0.
[12/03 21:31:26     81s]    Spread Effort: high, standalone mode, useDDP on.
[12/03 21:31:26     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1488.5MB) @(0:01:22 - 0:01:22).
[12/03 21:31:26     81s] Move report: preRPlace moves 4306 insts, mean move: 1.20 um, max move: 6.73 um 
[12/03 21:31:26     81s] 	Max move on inst (cpu/datapath/regFile/U387): (343.77, 491.18) --> (344.96, 496.72)
[12/03 21:31:26     81s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/03 21:31:26     81s] wireLenOptFixPriorityInst 0 inst fixed
[12/03 21:31:26     81s] Placement tweakage begins.
[12/03 21:31:26     81s] wire length = 1.213e+05
[12/03 21:31:27     82s] wire length = 1.157e+05
[12/03 21:31:27     82s] Placement tweakage ends.
[12/03 21:31:27     82s] Move report: tweak moves 995 insts, mean move: 5.81 um, max move: 19.04 um 
[12/03 21:31:27     82s] 	Max move on inst (cpu/datapath/dataToStore/U36): (416.08, 457.52) --> (423.36, 445.76)
[12/03 21:31:27     82s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1496.5MB) @(0:01:22 - 0:01:22).
[12/03 21:31:27     82s] 
[12/03 21:31:27     82s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[12/03 21:31:27     82s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/03 21:31:27     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1496.5MB) @(0:01:22 - 0:01:22).
[12/03 21:31:27     82s] Move report: Detail placement moves 4306 insts, mean move: 2.37 um, max move: 18.59 um 
[12/03 21:31:27     82s] 	Max move on inst (cpu/datapath/dataToStore/U36): (417.40, 458.40) --> (423.36, 445.76)
[12/03 21:31:27     82s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1496.5MB
[12/03 21:31:27     82s] Statistics of distance of Instance movement in refine placement:
[12/03 21:31:27     82s]   maximum (X+Y) =        18.59 um
[12/03 21:31:27     82s]   inst (cpu/datapath/dataToStore/U36) with max move: (417.403, 458.398) -> (423.36, 445.76)
[12/03 21:31:27     82s]   mean    (X+Y) =         2.37 um
[12/03 21:31:27     82s] Summary Report:
[12/03 21:31:27     82s] Instances move: 4306 (out of 4306 movable)
[12/03 21:31:27     82s] Instances flipped: 0
[12/03 21:31:27     82s] Mean displacement: 2.37 um
[12/03 21:31:27     82s] Max displacement: 18.59 um (Instance: cpu/datapath/dataToStore/U36) (417.403, 458.398) -> (423.36, 445.76)
[12/03 21:31:27     82s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/03 21:31:27     82s] Total instances moved : 4306
[12/03 21:31:27     82s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.294, REAL:0.319, MEM:1496.5M
[12/03 21:31:27     82s] Total net bbox length = 9.633e+04 (3.983e+04 5.650e+04) (ext = 4.760e+02)
[12/03 21:31:27     82s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1496.5MB
[12/03 21:31:27     82s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1496.5MB) @(0:01:22 - 0:01:22).
[12/03 21:31:27     82s] *** Finished refinePlace (0:01:22 mem=1496.5M) ***
[12/03 21:31:27     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4150751.1
[12/03 21:31:27     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.299, REAL:0.350, MEM:1496.5M
[12/03 21:31:27     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1496.5M
[12/03 21:31:27     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1496.5M
[12/03 21:31:27     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.003, MEM:1496.5M
[12/03 21:31:27     82s] All LLGs are deleted
[12/03 21:31:27     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1496.5M
[12/03 21:31:27     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1496.5M
[12/03 21:31:27     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.013, MEM:1492.5M
[12/03 21:31:27     82s] *** End of Placement (cpu=0:00:07.5, real=0:00:11.0, mem=1492.5M) ***
[12/03 21:31:27     82s] z: 2, totalTracks: 1
[12/03 21:31:27     82s] z: 4, totalTracks: 1
[12/03 21:31:27     82s] z: 6, totalTracks: 1
[12/03 21:31:27     82s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:31:27     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1492.5M
[12/03 21:31:27     82s] Core basic site is core7T
[12/03 21:31:27     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.000, MEM:1492.5M
[12/03 21:31:27     82s] Fast DP-INIT is on for default
[12/03 21:31:27     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:31:27     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.002, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1492.5M
[12/03 21:31:27     82s] default core: bins with density > 0.750 = 12.50 % ( 8 / 64 )
[12/03 21:31:27     82s] Density distribution unevenness ratio = 3.196%
[12/03 21:31:27     82s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.007, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:1492.5M
[12/03 21:31:27     82s] All LLGs are deleted
[12/03 21:31:27     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1492.5M
[12/03 21:31:27     82s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1492.5M
[12/03 21:31:27     82s] *** Free Virtual Timing Model ...(mem=1492.5M)
[12/03 21:31:27     82s] Starting IO pin assignment...
[12/03 21:31:27     82s] The design is not routed. Using placement based method for pin assignment.
[12/03 21:31:27     82s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/03 21:31:27     82s] Completed IO pin assignment.
[12/03 21:31:27     82s] **INFO: Enable pre-place timing setting for timing analysis
[12/03 21:31:27     82s] Set Using Default Delay Limit as 101.
[12/03 21:31:27     82s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/03 21:31:27     82s] Set Default Net Delay as 0 ps.
[12/03 21:31:27     82s] Set Default Net Load as 0 pF. 
[12/03 21:31:27     82s] **INFO: Analyzing IO path groups for slack adjustment
[12/03 21:31:27     82s] Effort level <high> specified for reg2reg_tmp.4150751 path_group
[12/03 21:31:27     82s] #################################################################################
[12/03 21:31:27     82s] # Design Stage: PreRoute
[12/03 21:31:27     82s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:31:27     82s] # Design Mode: 90nm
[12/03 21:31:27     82s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:31:27     82s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:31:27     82s] # Signoff Settings: SI Off 
[12/03 21:31:27     82s] #################################################################################
[12/03 21:31:27     82s] Calculate delays in BcWc mode...
[12/03 21:31:27     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 1484.7M, InitMEM = 1484.7M)
[12/03 21:31:27     82s] Start delay calculation (fullDC) (1 T). (MEM=1484.74)
[12/03 21:31:27     82s] End AAE Lib Interpolated Model. (MEM=1496.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:31:27     82s] Total number of fetched objects 4316
[12/03 21:31:27     82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:31:27     82s] End delay calculation. (MEM=1543.95 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:31:27     82s] End delay calculation (fullDC). (MEM=1543.95 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:31:27     82s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1544.0M) ***
[12/03 21:31:27     82s] **INFO: Disable pre-place timing setting for timing analysis
[12/03 21:31:27     82s] Set Using Default Delay Limit as 1000.
[12/03 21:31:27     82s] Set Default Net Delay as 1000 ps.
[12/03 21:31:27     82s] Set Default Net Load as 0.5 pF. 
[12/03 21:31:27     82s] Info: Disable timing driven in postCTS congRepair.
[12/03 21:31:27     82s] 
[12/03 21:31:27     82s] Starting congRepair ...
[12/03 21:31:27     82s] User Input Parameters:
[12/03 21:31:27     82s] - Congestion Driven    : On
[12/03 21:31:27     82s] - Timing Driven        : Off
[12/03 21:31:27     82s] - Area-Violation Based : On
[12/03 21:31:27     82s] - Start Rollback Level : -5
[12/03 21:31:27     82s] - Legalized            : On
[12/03 21:31:27     82s] - Window Based         : Off
[12/03 21:31:27     82s] - eDen incr mode       : Off
[12/03 21:31:27     82s] - Small incr mode      : Off
[12/03 21:31:27     82s] 
[12/03 21:31:27     82s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1534.4M
[12/03 21:31:27     82s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.004, MEM:1534.4M
[12/03 21:31:27     82s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1534.4M
[12/03 21:31:27     82s] Starting Early Global Route congestion estimation: mem = 1534.4M
[12/03 21:31:27     82s] (I)       Started Import and model ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Create place DB ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Import place data ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read instances and placement ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read nets ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Create route DB ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       == Non-default Options ==
[12/03 21:31:27     82s] (I)       Maximum routing layer                              : 6
[12/03 21:31:27     82s] (I)       Number of threads                                  : 1
[12/03 21:31:27     82s] (I)       Use non-blocking free Dbs wires                    : false
[12/03 21:31:27     82s] (I)       Method to set GCell size                           : row
[12/03 21:31:27     82s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:31:27     82s] (I)       Started Import route data (1T) ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       ============== Pin Summary ==============
[12/03 21:31:27     82s] (I)       +-------+--------+---------+------------+
[12/03 21:31:27     82s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:31:27     82s] (I)       +-------+--------+---------+------------+
[12/03 21:31:27     82s] (I)       |     1 |  13208 |   99.84 |        Pin |
[12/03 21:31:27     82s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:31:27     82s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:31:27     82s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:31:27     82s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:31:27     82s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:31:27     82s] (I)       +-------+--------+---------+------------+
[12/03 21:31:27     82s] (I)       Use row-based GCell size
[12/03 21:31:27     82s] (I)       Use row-based GCell align
[12/03 21:31:27     82s] (I)       GCell unit size   : 7840
[12/03 21:31:27     82s] (I)       GCell multiplier  : 1
[12/03 21:31:27     82s] (I)       GCell row height  : 7840
[12/03 21:31:27     82s] (I)       Actual row height : 7840
[12/03 21:31:27     82s] (I)       GCell align ref   : 507360 507360
[12/03 21:31:27     82s] [NR-eGR] Track table information for default rule: 
[12/03 21:31:27     82s] [NR-eGR] METAL1 has no routable track
[12/03 21:31:27     82s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:31:27     82s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:31:27     82s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:31:27     82s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:31:27     82s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:31:27     82s] (I)       ============== Default via ===============
[12/03 21:31:27     82s] (I)       +---+------------------+-----------------+
[12/03 21:31:27     82s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:31:27     82s] (I)       +---+------------------+-----------------+
[12/03 21:31:27     82s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:31:27     82s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:31:27     82s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:31:27     82s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:31:27     82s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 21:31:27     82s] (I)       +---+------------------+-----------------+
[12/03 21:31:27     82s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read routing blockages ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read instance blockages ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read PG blockages ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] [NR-eGR] Read 824 PG shapes
[12/03 21:31:27     82s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read boundary cut boxes ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:31:27     82s] [NR-eGR] #Instance Blockages : 14393
[12/03 21:31:27     82s] [NR-eGR] #PG Blockages       : 824
[12/03 21:31:27     82s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:31:27     82s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:31:27     82s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read blackboxes ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:31:27     82s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read prerouted ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:31:27     82s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read unlegalized nets ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read nets ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] [NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[12/03 21:31:27     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Set up via pillars ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       early_global_route_priority property id does not exist.
[12/03 21:31:27     82s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Model blockages into capacity
[12/03 21:31:27     82s] (I)       Read Num Blocks=15217  Num Prerouted Wires=0  Num CS=0
[12/03 21:31:27     82s] (I)       Started Initialize 3D capacity ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Layer 1 (V) : #blockages 10854 : #preroutes 0
[12/03 21:31:27     82s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:31:27     82s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:31:27     82s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:31:27     82s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:31:27     82s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       -- layer congestion ratio --
[12/03 21:31:27     82s] (I)       Layer 1 : 0.100000
[12/03 21:31:27     82s] (I)       Layer 2 : 0.700000
[12/03 21:31:27     82s] (I)       Layer 3 : 0.700000
[12/03 21:31:27     82s] (I)       Layer 4 : 0.700000
[12/03 21:31:27     82s] (I)       Layer 5 : 0.700000
[12/03 21:31:27     82s] (I)       Layer 6 : 0.700000
[12/03 21:31:27     82s] (I)       ----------------------------
[12/03 21:31:27     82s] (I)       Number of ignored nets                =      0
[12/03 21:31:27     82s] (I)       Number of connected nets              =      0
[12/03 21:31:27     82s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:31:27     82s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:31:27     82s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:31:27     82s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.13 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.15 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Read aux data ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Others data preparation ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:31:27     82s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Create route kernel ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Ndr track 0 does not exist
[12/03 21:31:27     82s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:31:27     82s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:31:27     82s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:31:27     82s] (I)       Site width          :  1120  (dbu)
[12/03 21:31:27     82s] (I)       Row height          :  7840  (dbu)
[12/03 21:31:27     82s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:31:27     82s] (I)       GCell width         :  7840  (dbu)
[12/03 21:31:27     82s] (I)       GCell height        :  7840  (dbu)
[12/03 21:31:27     82s] (I)       Grid                :   148   206     6
[12/03 21:31:27     82s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:31:27     82s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 21:31:27     82s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 21:31:27     82s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:31:27     82s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:31:27     82s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:31:27     82s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:31:27     82s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:31:27     82s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 21:31:27     82s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:31:27     82s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:31:27     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:31:27     82s] (I)       --------------------------------------------------------
[12/03 21:31:27     82s] 
[12/03 21:31:27     82s] [NR-eGR] ============ Routing rule table ============
[12/03 21:31:27     82s] [NR-eGR] Rule id: 0  Nets: 4289 
[12/03 21:31:27     82s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:31:27     82s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:31:27     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:27     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:31:27     82s] [NR-eGR] ========================================
[12/03 21:31:27     82s] [NR-eGR] 
[12/03 21:31:27     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:31:27     82s] (I)       blocked tracks on layer2 : = 129104 / 214446 (60.20%)
[12/03 21:31:27     82s] (I)       blocked tracks on layer3 : = 98987 / 213712 (46.32%)
[12/03 21:31:27     82s] (I)       blocked tracks on layer4 : = 119328 / 214446 (55.64%)
[12/03 21:31:27     82s] (I)       blocked tracks on layer5 : = 119158 / 213712 (55.76%)
[12/03 21:31:27     82s] (I)       blocked tracks on layer6 : = 56559 / 107120 (52.80%)
[12/03 21:31:27     82s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.18 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Reset routing kernel
[12/03 21:31:27     82s] (I)       Started Global Routing ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Initialization ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       totalPins=13180  totalGlobalPin=12909 (97.94%)
[12/03 21:31:27     82s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Net group 1 ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Generate topology ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       total 2D Cap : 450235 = (212953 H, 237282 V)
[12/03 21:31:27     82s] [NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 6]
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1a Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1a ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Usage: 28789 = (12421 H, 16368 V) = (5.83% H, 6.90% V) = (4.869e+04um H, 6.416e+04um V)
[12/03 21:31:27     82s] (I)       Started Add via demand to 2D ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1b Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1b ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Usage: 28789 = (12421 H, 16368 V) = (5.83% H, 6.90% V) = (4.869e+04um H, 6.416e+04um V)
[12/03 21:31:27     82s] (I)       Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.128529e+05um
[12/03 21:31:27     82s] (I)       Congestion metric : 0.01%H 0.03%V, 0.03%HV
[12/03 21:31:27     82s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 21:31:27     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1c Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1c ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Usage: 28789 = (12421 H, 16368 V) = (5.83% H, 6.90% V) = (4.869e+04um H, 6.416e+04um V)
[12/03 21:31:27     82s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1d Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1d ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Usage: 28789 = (12421 H, 16368 V) = (5.83% H, 6.90% V) = (4.869e+04um H, 6.416e+04um V)
[12/03 21:31:27     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1e Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1e ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Route legalization ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Usage: 28789 = (12421 H, 16368 V) = (5.83% H, 6.90% V) = (4.869e+04um H, 6.416e+04um V)
[12/03 21:31:27     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.128529e+05um
[12/03 21:31:27     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       
[12/03 21:31:27     82s] (I)       ============  Phase 1l Route ============
[12/03 21:31:27     82s] (I)       Started Phase 1l ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 1534.44 MB )
[12/03 21:31:27     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.44 MB )
[12/03 21:31:28     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Clean cong LA ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 21:31:28     82s] (I)       Layer  2:      90376     14605        64      112889       99491    (53.15%) 
[12/03 21:31:28     82s] (I)       Layer  3:     116490     12475         0       87710      124264    (41.38%) 
[12/03 21:31:28     82s] (I)       Layer  4:      96189      8225         2      110257      102123    (51.91%) 
[12/03 21:31:28     82s] (I)       Layer  5:      96090      1743         2      111398      100576    (52.55%) 
[12/03 21:31:28     82s] (I)       Layer  6:      50944       900         0       53287       52902    (50.18%) 
[12/03 21:31:28     82s] (I)       Total:        450089     37948        68      475541      479356    (49.80%) 
[12/03 21:31:28     82s] (I)       
[12/03 21:31:28     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 21:31:28     82s] [NR-eGR]                        OverCon           OverCon            
[12/03 21:31:28     82s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/03 21:31:28     82s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/03 21:31:28     82s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:31:28     82s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:31:28     82s] [NR-eGR]  METAL2  (2)        59( 0.42%)         1( 0.01%)   ( 0.42%) 
[12/03 21:31:28     82s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:31:28     82s] [NR-eGR]  METAL4  (4)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:31:28     82s] [NR-eGR]  METAL5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:31:28     82s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:31:28     82s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:31:28     82s] [NR-eGR] Total               63( 0.08%)         1( 0.00%)   ( 0.08%) 
[12/03 21:31:28     82s] [NR-eGR] 
[12/03 21:31:28     82s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.11 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Export 3D cong map ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       total 2D Cap : 453183 = (214045 H, 239138 V)
[12/03 21:31:28     82s] (I)       Started Export 2D cong map ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/03 21:31:28     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/03 21:31:28     82s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1542.4M
[12/03 21:31:28     82s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.059, REAL:0.306, MEM:1542.4M
[12/03 21:31:28     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:1542.4M
[12/03 21:31:28     82s] [hotspot] +------------+---------------+---------------+
[12/03 21:31:28     82s] [hotspot] |            |   max hotspot | total hotspot |
[12/03 21:31:28     82s] [hotspot] +------------+---------------+---------------+
[12/03 21:31:28     82s] [hotspot] | normalized |          0.00 |          0.00 |
[12/03 21:31:28     82s] [hotspot] +------------+---------------+---------------+
[12/03 21:31:28     82s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/03 21:31:28     82s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/03 21:31:28     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.010, MEM:1542.4M
[12/03 21:31:28     82s] Skipped repairing congestion.
[12/03 21:31:28     82s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1542.4M
[12/03 21:31:28     82s] Starting Early Global Route wiring: mem = 1542.4M
[12/03 21:31:28     82s] (I)       ============= Track Assignment ============
[12/03 21:31:28     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Track Assignment (1T) ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/03 21:31:28     82s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Run Multi-thread track assignment
[12/03 21:31:28     82s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Export ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Started Export all nets ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:31:28     82s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13173
[12/03 21:31:28     82s] [NR-eGR] METAL2  (2V) length: 3.433294e+04um, number of vias: 17165
[12/03 21:31:28     82s] [NR-eGR] METAL3  (3H) length: 4.485712e+04um, number of vias: 3076
[12/03 21:31:28     82s] [NR-eGR] METAL4  (4V) length: 3.149566e+04um, number of vias: 450
[12/03 21:31:28     82s] [NR-eGR] METAL5  (5H) length: 5.707240e+03um, number of vias: 108
[12/03 21:31:28     82s] [NR-eGR] METAL6  (6V) length: 3.553240e+03um, number of vias: 0
[12/03 21:31:28     82s] [NR-eGR] Total length: 1.199462e+05um, number of vias: 33972
[12/03 21:31:28     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:31:28     82s] [NR-eGR] Total eGR-routed clock nets wire length: 3.616720e+03um 
[12/03 21:31:28     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:31:28     82s] (I)       Started Update net boxes ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Update timing ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Started Postprocess design ( Curr Mem: 1542.44 MB )
[12/03 21:31:28     82s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1488.44 MB )
[12/03 21:31:28     82s] Early Global Route wiring runtime: 0.11 seconds, mem = 1488.4M
[12/03 21:31:28     82s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.048, REAL:0.116, MEM:1488.4M
[12/03 21:31:28     82s] Tdgp not successfully inited but do clear! skip clearing
[12/03 21:31:28     82s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[12/03 21:31:28     82s] *** Finishing placeDesign default flow ***
[12/03 21:31:28     82s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:13, mem = 1485.4M **
[12/03 21:31:28     82s] Tdgp not successfully inited but do clear! skip clearing
[12/03 21:31:28     82s] 
[12/03 21:31:28     82s] *** Summary of all messages that are not suppressed in this session:
[12/03 21:31:28     82s] Severity  ID               Count  Summary                                  
[12/03 21:31:28     82s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/03 21:31:28     82s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/03 21:31:28     82s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/03 21:31:28     82s] *** Message Summary: 4 warning(s), 0 error(s)
[12/03 21:31:28     82s] 
[12/03 21:31:43     84s] <CMD> setDrawView fplan
[12/03 21:31:43     84s] <CMD> setDrawView ameba
[12/03 21:31:47     84s] <CMD> setDrawView place
[12/03 21:31:50     84s] <CMD> setDrawView ameba
[12/03 21:31:51     85s] <CMD> setDrawView place
[12/03 21:31:52     85s] <CMD> setDrawView place
[12/03 21:31:52     85s] <CMD> setDrawView place
[12/03 21:31:53     85s] <CMD> setDrawView ameba
[12/03 21:31:55     85s] <CMD> setDrawView fplan
[12/03 21:31:56     85s] <CMD> setDrawView ameba
[12/03 21:32:09     87s] <CMD> setDrawView place
[12/03 21:32:12     87s] <CMD> setDrawView ameba
[12/03 21:32:12     87s] <CMD> selectInst pad_in0
[12/03 21:32:13     87s] <CMD> zoomBox -129.55700 340.11000 687.04050 734.90500
[12/03 21:32:15     87s] <CMD> setDrawView place
[12/03 21:32:17     88s] <CMD> deselectAll
[12/03 21:32:17     88s] <CMD> selectInst pad_in1
[12/03 21:32:20     88s] <CMD> deselectAll
[12/03 21:32:20     88s] <CMD> selectInst pad_in0
[12/03 21:32:20     88s] <CMD> deselectAll
[12/03 21:32:20     88s] <CMD> selectInst pad_in1
[12/03 21:32:22     88s] <CMD> zoomBox 93.70850 445.75100 519.97850 651.83700
[12/03 21:32:22     88s] <CMD> zoomBox 172.44400 478.54050 480.42400 627.43750
[12/03 21:32:23     88s] <CMD> zoomBox 203.22350 490.59650 465.00650 617.15900
[12/03 21:32:23     88s] <CMD> zoomBox 251.62400 509.55500 440.76250 600.99650
[12/03 21:32:26     89s] <CMD> zoomBox 123.21400 451.96300 485.54450 627.13650
[12/03 21:32:27     89s] <CMD> zoomBox -47.94650 374.37300 542.04900 659.61450
[12/03 21:32:27     89s] <CMD> zoomBox -356.10750 233.26500 604.60300 697.73350
[12/03 21:32:28     89s] <CMD> deselectAll
[12/03 21:32:28     89s] <CMD> selectInst pad_in2
[12/03 21:32:29     89s] <CMD> zoomBox 62.51350 396.18450 564.01100 638.64050
[12/03 21:32:30     89s] <CMD> zoomBox 225.07450 462.27950 533.05750 611.17800
[12/03 21:32:31     89s] <CMD> deselectAll
[12/03 21:32:31     89s] <CMD> selectInst pad_in1
[12/03 21:32:31     89s] <CMD> zoomBox 293.59100 519.00550 454.36050 596.73150
[12/03 21:32:32     89s] <CMD> zoomBox 314.67650 536.46950 430.83300 592.62700
[12/03 21:32:34     90s] <CMD> zoomBox 347.02700 552.83500 407.66250 582.15000
[12/03 21:32:35     90s] <CMD> zoomBox 366.31550 563.46300 393.22050 576.47050
[12/03 21:32:36     90s] <CMD> zoomBox 367.76200 565.02550 390.63100 576.08200
[12/03 21:32:36     90s] <CMD> zoomBox 368.99100 566.35400 388.43000 575.75200
[12/03 21:32:37     90s] <CMD> zoomBox 371.67900 569.25700 383.61750 575.02900
[12/03 21:32:39     90s] <CMD> zoomBox 369.52750 565.09150 392.40000 576.14950
[12/03 21:32:39     90s] <CMD> zoomBox 366.70950 559.62100 403.95450 577.62750
[12/03 21:32:40     90s] <CMD> zoomBox 363.28650 546.16100 434.63600 580.65600
[12/03 21:32:40     90s] <CMD> zoomBox 362.50400 528.12250 478.68600 584.29250
[12/03 21:32:41     90s] <CMD> zoomBox 362.85900 540.82950 446.80050 581.41200
[12/03 21:32:41     90s] <CMD> zoomBox 349.62650 553.31250 420.97600 587.80750
[12/03 21:32:42     91s] <CMD> zoomBox 343.05650 566.31850 380.30250 584.32550
[12/03 21:32:42     91s] <CMD> pan -34.81050 205.53850
[12/03 21:32:43     91s] <CMD> fit
[12/03 21:32:43     91s] <CMD> zoomBox -628.72150 -40.44400 1211.68150 849.32400
[12/03 21:32:44     91s] <CMD> zoomBox -312.87950 153.95200 1016.81250 796.80950
[12/03 21:32:44     91s] <CMD> deselectAll
[12/03 21:32:44     91s] <CMD> selectInst pad_in2
[12/03 21:32:46     91s] <CMD> deselectAll
[12/03 21:32:46     91s] <CMD> selectInst pad_in2
[12/03 21:32:46     91s] <CMD> zoomBox 143.97850 392.59950 733.97000 677.83900
[12/03 21:32:47     91s] <CMD> zoomBox 347.85000 482.73300 609.63300 609.29550
[12/03 21:32:48     91s] <CMD> zoomBox -63.50050 254.48450 897.20500 718.95050
[12/03 21:32:48     91s] <CMD> zoomBox -403.82250 57.21950 1160.52550 813.52500
[12/03 21:32:49     91s] <CMD> deselectAll
[12/03 21:32:49     91s] <CMD> selectInst pad_out0/pad_out0
[12/03 21:32:50     92s] <CMD> zoomBox -45.83750 334.30150 648.27200 669.87800
[12/03 21:32:50     92s] <CMD> zoomBox 107.34100 448.96550 415.32200 597.86300
[12/03 21:32:52     92s] <CMD> zoomBox -36.61750 324.51100 657.49550 660.08950
[12/03 21:32:52     92s] <CMD> zoomBox -130.34800 250.40350 830.36350 714.87250
[12/03 21:32:53     92s] <CMD> deselectAll
[12/03 21:32:53     92s] <CMD> selectInst pad_in4
[12/03 21:32:53     92s] <CMD> zoomBox -177.75300 224.50900 952.49550 770.94300
[12/03 21:32:54     92s] <CMD> zoomBox -233.52400 194.04450 1096.18050 836.90850
[12/03 21:32:54     92s] <CMD> zoomBox -299.13700 158.06350 1265.22150 914.37400
[12/03 21:32:54     92s] <CMD> zoomBox -229.00900 180.07550 1100.69600 822.93950
[12/03 21:32:55     92s] <CMD> zoomBox -37.63800 234.69750 656.47750 570.27700
[12/03 21:33:07     93s] <CMD> zoomBox -67.69000 213.77900 748.91650 608.57850
[12/03 21:33:08     94s] <CMD> deselectAll
[12/03 21:33:08     94s] <CMD> selectInst pad_in3
[12/03 21:33:13     94s] <CMD> zoomBox 36.75500 222.69150 730.87050 558.27100
[12/03 21:33:13     94s] <CMD> zoomBox 125.53350 230.39250 715.53150 515.63500
[12/03 21:33:14     94s] <CMD> zoomBox 431.34000 324.36850 653.85900 431.94850
[12/03 21:33:14     94s] <CMD> zoomBox 458.54800 336.08950 647.69050 427.53300
[12/03 21:33:14     94s] <CMD> zoomBox 481.13600 347.57100 641.90700 425.29800
[12/03 21:33:15     94s] <CMD> pan 103.27150 -72.59650
[12/03 21:33:15     94s] <CMD> zoomBox 520.56400 351.76500 657.21950 417.83300
[12/03 21:33:16     95s] <CMD> fit
[12/03 21:33:17     95s] <CMD> deselectAll
[12/03 21:33:17     95s] <CMD> selectInst pad_out1/pad_out0
[12/03 21:33:18     95s] <CMD> deselectAll
[12/03 21:33:18     95s] <CMD> selectInst pad_vdd0
[12/03 21:33:18     95s] <CMD> deselectAll
[12/03 21:33:18     95s] <CMD> selectInst pad_gnd0
[12/03 21:33:19     95s] <CMD> zoomBox -196.48450 40.11600 933.75300 586.54450
[12/03 21:33:21     95s] <CMD> zoomBox 7.20300 77.27000 823.79950 472.06450
[12/03 21:33:22     95s] <CMD> deselectAll
[12/03 21:33:22     95s] <CMD> selectInst pad_gnd0
[12/03 21:33:22     95s] <CMD> deselectAll
[12/03 21:33:23     95s] <CMD> selectInst pad_vdd0
[12/03 21:33:24     95s] <CMD> zoomBox -67.40600 56.21300 893.29600 520.67750
[12/03 21:33:24     96s] <CMD> zoomBox -161.29850 38.16850 968.93950 584.59750
[12/03 21:33:24     96s] <CMD> zoomBox -271.76000 17.05950 1057.93250 659.91750
[12/03 21:33:25     96s] <CMD> zoomBox -121.12000 40.08750 1009.11850 586.51650
[12/03 21:33:26     96s] <CMD> zoomBox 6.34600 56.19500 967.04850 520.65950
[12/03 21:33:26     96s] <CMD> zoomBox 106.43150 14.42750 923.02850 409.22250
[12/03 21:33:26     96s] <CMD> pan 674.11850 336.47550
[12/03 21:33:26     96s] <CMD> zoomBox 402.35850 64.71550 828.62750 270.80100
[12/03 21:33:27     96s] <CMD> zoomBox 342.23750 44.50650 932.22950 329.74600
[12/03 21:33:27     96s] <CMD> fit
[12/03 21:33:43     98s] <CMD> deselectAll
[12/03 21:33:43     98s] <CMD> selectInst pad_out0/pad_out0
[12/03 21:33:50     98s] <CMD> deselectAll
[12/03 21:33:50     98s] <CMD> selectInst pad_out1/pad_out0
[12/03 21:33:53     99s] <CMD> deselectAll
[12/03 21:33:53     99s] <CMD> selectInst pad_out1/pad_out0
[12/03 21:33:54     99s] <CMD> zoomBox -490.27600 -5.58350 1074.06650 750.71900
[12/03 21:33:57     99s] <CMD> deselectAll
[12/03 21:33:57     99s] <CMD> selectInst pad_out0/pad_out0
[12/03 21:33:58     99s] <CMD> zoomBox -167.43700 255.65500 649.16000 650.45000
[12/03 21:33:58     99s] <CMD> zoomBox -95.18050 302.35300 598.92700 637.92850
[12/03 21:33:59     99s] <CMD> zoomBox 61.84050 404.37300 488.10950 610.45850
[12/03 21:33:59     99s] <CMD> zoomBox 99.13550 428.67250 461.46450 603.84550
[12/03 21:34:00     99s] <CMD> zoomBox 176.72200 494.41100 365.86050 585.85250
[12/03 21:34:01    100s] <CMD> zoomBox 192.61350 512.49500 329.26700 578.56200
[12/03 21:34:01    100s] <CMD> zoomBox 204.08300 525.55050 302.81550 573.28400
[12/03 21:34:02    100s] <CMD> zoomBox 218.49550 541.82900 270.03450 566.74600
[12/03 21:34:05    100s] <CMD> deselectAll
[12/03 21:34:07    100s] <CMD> zoomBox 196.59650 519.63850 312.75550 575.79700
[12/03 21:34:07    100s] <CMD> selectInst pad_out0/pad_out0
[12/03 21:34:08    101s] <CMD> zoomBox 166.95750 485.17800 389.48300 592.76100
[12/03 21:34:11    101s] <CMD> zoomBox 177.63550 492.14300 366.78200 583.58850
[12/03 21:34:11    101s] <CMD> zoomBox 194.42650 503.09500 331.08500 569.16450
[12/03 21:34:12    101s] <CMD> zoomBox 200.98350 507.37200 317.14450 563.53150
[12/03 21:34:12    101s] <CMD> zoomBox 194.63550 503.02100 331.29550 569.09100
[12/03 21:34:13    101s] <CMD> zoomBox 155.95750 476.45850 417.75600 603.02850
[12/03 21:34:13    101s] <CMD> zoomBox 82.00700 423.69850 583.53100 666.16700
[12/03 21:34:14    101s] <CMD> zoomBox -16.73700 356.00400 799.91400 750.82500
[12/03 21:34:14    101s] <CMD> zoomBox -112.55250 287.62400 1017.76100 834.08950
[12/03 21:34:15    101s] <CMD> zoomBox -245.16850 192.86150 1319.27950 949.21500
[12/03 21:34:17    102s] <CMD> fit
[12/03 21:34:18    102s] <CMD> setDrawView ameba
[12/03 21:34:21    102s] <CMD> setDrawView fplan
[12/03 21:34:21    102s] <CMD> setDrawView ameba
[12/03 21:35:24    110s] <CMD> checkPlace RPT/16bitcpu.checkPlace.rpt
[12/03 21:35:24    110s] OPERPROF: Starting checkPlace at level 1, MEM:1496.0M
[12/03 21:35:24    110s] z: 2, totalTracks: 1
[12/03 21:35:24    110s] z: 4, totalTracks: 1
[12/03 21:35:24    110s] z: 6, totalTracks: 1
[12/03 21:35:24    110s] #spOpts: hrOri=1 hrSnap=1 
[12/03 21:35:24    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1496.0M
[12/03 21:35:24    110s] Core basic site is core7T
[12/03 21:35:24    110s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1496.0M
[12/03 21:35:24    110s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:35:24    110s] SiteArray: use 237,568 bytes
[12/03 21:35:24    110s] SiteArray: current memory after site array memory allocation 1496.0M
[12/03 21:35:24    110s] SiteArray: FP blocked sites are writable
[12/03 21:35:24    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:35:24    110s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.005, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.009, MEM:1496.0M
[12/03 21:35:24    110s] Begin checking placement ... (start mem=1496.0M, init mem=1496.0M)
[12/03 21:35:24    110s] Begin checking exclusive groups violation ...
[12/03 21:35:24    110s] There are 0 groups to check, max #box is 0, total #box is 0
[12/03 21:35:24    110s] Finished checking exclusive groups violations. Found 0 Vio.
[12/03 21:35:24    110s] 
[12/03 21:35:24    110s] Running CheckPlace using 1 thread in normal mode...
[12/03 21:35:24    110s] 
[12/03 21:35:24    110s] ...checkPlace normal is done!
[12/03 21:35:24    110s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.002, MEM:1496.0M
[12/03 21:35:24    110s] IO instance overlap:4
[12/03 21:35:24    110s] *info: Placed = 4306          
[12/03 21:35:24    110s] *info: Unplaced = 0           
[12/03 21:35:24    110s] Placement Density:69.61%(64947/93305)
[12/03 21:35:24    110s] Placement Density (including fixed std cells):69.61%(64947/93305)
[12/03 21:35:24    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1496.0M
[12/03 21:35:24    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1496.0M
[12/03 21:35:24    110s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1496.0M)
[12/03 21:35:24    110s] OPERPROF: Finished checkPlace at level 1, CPU:0.036, REAL:0.080, MEM:1496.0M
[12/03 21:35:24    110s] <CMD> setDrawView place
[12/03 21:35:24    110s] <CMD> fit
[12/03 21:35:58    113s] <CMD> setDesignMode -process 180
[12/03 21:35:58    113s] ##  Process: 180           (User Set)               
[12/03 21:35:58    113s] ##     Node: (not set)                           
[12/03 21:35:58    113s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/03 21:35:58    113s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/03 21:35:58    113s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/03 21:35:58    113s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/03 21:35:58    113s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/03 21:35:58    113s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/03 21:36:35    116s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/03 21:36:35    116s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix sixteenbitcpu_top_pads_preCTS -outDir RPT
[12/03 21:36:35    116s] AAE DB initialization (MEM=1467.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 21:36:35    116s] #optDebug: fT-S <1 1 0 0 0>
[12/03 21:36:35    116s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:57.0/0:17:01.9 (0.1), mem = 1467.4M
[12/03 21:36:35    116s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/03 21:36:35    116s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/03 21:36:36    117s] 
[12/03 21:36:36    117s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:36:36    117s] 
[12/03 21:36:36    117s] TimeStamp Deleting Cell Server End ...
[12/03 21:36:36    117s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1457.4M
[12/03 21:36:36    117s] All LLGs are deleted
[12/03 21:36:36    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1457.4M
[12/03 21:36:36    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1457.4M
[12/03 21:36:36    117s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1457.4M
[12/03 21:36:36    117s] Start to check current routing status for nets...
[12/03 21:36:36    117s] All nets are already routed correctly.
[12/03 21:36:36    117s] End to check current routing status for nets (mem=1457.4M)
[12/03 21:36:36    117s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4319 and nets=4408 using extraction engine 'preRoute' .
[12/03 21:36:36    117s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:36:36    117s] RC Extraction called in multi-corner(2) mode.
[12/03 21:36:36    117s] RCMode: PreRoute
[12/03 21:36:36    117s]       RC Corner Indexes            0       1   
[12/03 21:36:36    117s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:36:36    117s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:36:36    117s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:36:36    117s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:36:36    117s] Shrink Factor                : 1.00000
[12/03 21:36:36    117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/03 21:36:36    117s] Using capacitance table file ...
[12/03 21:36:36    117s] 
[12/03 21:36:36    117s] Trim Metal Layers:
[12/03 21:36:36    117s] LayerId::1 widthSet size::4
[12/03 21:36:36    117s] LayerId::2 widthSet size::4
[12/03 21:36:36    117s] LayerId::3 widthSet size::4
[12/03 21:36:36    117s] LayerId::4 widthSet size::4
[12/03 21:36:36    117s] LayerId::5 widthSet size::4
[12/03 21:36:36    117s] LayerId::6 widthSet size::3
[12/03 21:36:36    117s] Updating RC grid for preRoute extraction ...
[12/03 21:36:36    117s] eee: pegSigSF::1.070000
[12/03 21:36:36    117s] Initializing multi-corner capacitance tables ... 
[12/03 21:36:36    117s] Initializing multi-corner resistance tables ...
[12/03 21:36:36    117s] eee: l::1 avDens::0.122929 usedTrk::671.133978 availTrk::5459.525265 sigTrk::671.133978
[12/03 21:36:36    117s] eee: l::2 avDens::0.172385 usedTrk::882.236633 availTrk::5117.817339 sigTrk::882.236633
[12/03 21:36:36    117s] eee: l::3 avDens::0.219826 usedTrk::1148.128223 availTrk::5222.907199 sigTrk::1148.128223
[12/03 21:36:36    117s] eee: l::4 avDens::0.158499 usedTrk::874.847817 availTrk::5519.592047 sigTrk::874.847817
[12/03 21:36:36    117s] eee: l::5 avDens::0.036824 usedTrk::180.052128 availTrk::4889.592047 sigTrk::180.052128
[12/03 21:36:36    117s] eee: l::6 avDens::0.073995 usedTrk::90.643878 availTrk::1225.000000 sigTrk::90.643878
[12/03 21:36:36    117s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:36:36    117s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288943 ; uaWl: 1.000000 ; uaWlH: 0.339787 ; aWlH: 0.000000 ; Pmax: 0.860200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 80 ; 
[12/03 21:36:36    117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1457.430M)
[12/03 21:36:36    117s] Effort level <high> specified for reg2reg path_group
[12/03 21:36:36    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.002, REAL:0.014, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.017, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.8M
[12/03 21:36:36    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.002, MEM:1475.8M
[12/03 21:36:36    117s] Starting delay calculation for Setup views
[12/03 21:36:36    117s] #################################################################################
[12/03 21:36:36    117s] # Design Stage: PreRoute
[12/03 21:36:36    117s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:36:36    117s] # Design Mode: 180nm
[12/03 21:36:36    117s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:36:36    117s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:36:36    117s] # Signoff Settings: SI Off 
[12/03 21:36:36    117s] #################################################################################
[12/03 21:36:36    117s] Calculate delays in BcWc mode...
[12/03 21:36:36    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 1473.8M, InitMEM = 1473.8M)
[12/03 21:36:36    117s] Start delay calculation (fullDC) (1 T). (MEM=1473.77)
[12/03 21:36:36    117s] Start AAE Lib Loading. (MEM=1485.28)
[12/03 21:36:36    117s] End AAE Lib Loading. (MEM=1504.36 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 21:36:36    117s] End AAE Lib Interpolated Model. (MEM=1504.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:36:36    117s] First Iteration Infinite Tw... 
[12/03 21:36:36    117s] Total number of fetched objects 4316
[12/03 21:36:36    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:36:36    117s] End delay calculation. (MEM=1566.12 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:36:36    117s] End delay calculation (fullDC). (MEM=1566.12 CPU=0:00:00.4 REAL=0:00:00.0)
[12/03 21:36:36    117s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1566.1M) ***
[12/03 21:36:36    117s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:58 mem=1558.1M)
[12/03 21:36:36    117s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:36:36    117s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:36:36    117s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:36:36    117s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:36:37    117s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:36:37    117s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:36:37    117s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:36:37    117s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:36:37    117s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.255  |  1.255  | 16.847  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   333   |   333   |   318   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    52 (1166)     |   -3.195   |    52 (1166)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:36:37    117s] Density: 69.608%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/03 21:36:37    117s] Total CPU time: 0.78 sec
[12/03 21:36:37    117s] Total Real time: 2.0 sec
[12/03 21:36:37    117s] Total Memory Usage: 1532.378906 Mbytes
[12/03 21:36:37    117s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:01.5 (0.5), totSession cpu/real = 0:01:57.7/0:17:03.4 (0.1), mem = 1532.4M
[12/03 21:36:37    117s] 
[12/03 21:36:37    117s] =============================================================================================
[12/03 21:36:37    117s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/03 21:36:37    117s] =============================================================================================
[12/03 21:36:37    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:36:37    117s] ---------------------------------------------------------------------------------------------
[12/03 21:36:37    117s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:36:37    117s] [ ExtractRC              ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.0    0.6
[12/03 21:36:37    117s] [ TimingUpdate           ]      1   0:00:00.0  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/03 21:36:37    117s] [ FullDelayCalc          ]      1   0:00:00.4  (  28.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/03 21:36:37    117s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.9 % )     0:00:01.3 /  0:00:00.6    0.5
[12/03 21:36:37    117s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/03 21:36:37    117s] [ DrvReport              ]      1   0:00:00.6  (  39.7 % )     0:00:00.6 /  0:00:00.1    0.1
[12/03 21:36:37    117s] [ GenerateReports        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.5
[12/03 21:36:37    117s] [ MISC                   ]          0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.1    0.7
[12/03 21:36:37    117s] ---------------------------------------------------------------------------------------------
[12/03 21:36:37    117s]  timeDesign #1 TOTAL                0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.8    0.5
[12/03 21:36:37    117s] ---------------------------------------------------------------------------------------------
[12/03 21:36:37    117s] 
[12/03 21:36:37    117s] Info: pop threads available for lower-level modules during optimization.
[12/03 21:37:45    123s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/03 21:37:45    123s] <CMD> optDesign -preCTS
[12/03 21:37:45    123s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1427.5M, totSessionCpu=0:02:04 **
[12/03 21:37:45    123s] Executing: place_opt_design -opt
[12/03 21:37:45    123s] **INFO: User settings:
[12/03 21:37:45    123s] setDesignMode -process                              180
[12/03 21:37:45    123s] setExtractRCMode -coupling_c_th                     3
[12/03 21:37:45    123s] setExtractRCMode -engine                            preRoute
[12/03 21:37:45    123s] setExtractRCMode -relative_c_th                     0.03
[12/03 21:37:45    123s] setExtractRCMode -total_c_th                        5
[12/03 21:37:45    123s] setUsefulSkewMode -maxAllowedDelay                  1
[12/03 21:37:45    123s] setUsefulSkewMode -maxSkew                          false
[12/03 21:37:45    123s] setUsefulSkewMode -noBoundary                       false
[12/03 21:37:45    123s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/03 21:37:45    123s] setDelayCalMode -enable_high_fanout                 true
[12/03 21:37:45    123s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/03 21:37:45    123s] setDelayCalMode -engine                             aae
[12/03 21:37:45    123s] setDelayCalMode -ignoreNetLoad                      false
[12/03 21:37:45    123s] setDelayCalMode -socv_accuracy_mode                 low
[12/03 21:37:45    123s] setOptMode -fixCap                                  true
[12/03 21:37:45    123s] setOptMode -fixFanoutLoad                           false
[12/03 21:37:45    123s] setOptMode -fixTran                                 true
[12/03 21:37:45    123s] setPlaceMode -place_design_floorplan_mode           false
[12/03 21:37:45    123s] setPlaceMode -place_detail_check_route              false
[12/03 21:37:45    123s] setPlaceMode -place_detail_preserve_routing         true
[12/03 21:37:45    123s] setPlaceMode -place_detail_remove_affected_routing  false
[12/03 21:37:45    123s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/03 21:37:45    123s] setPlaceMode -place_global_clock_gate_aware         true
[12/03 21:37:45    123s] setPlaceMode -place_global_cong_effort              auto
[12/03 21:37:45    123s] setPlaceMode -place_global_ignore_scan              true
[12/03 21:37:45    123s] setPlaceMode -place_global_ignore_spare             false
[12/03 21:37:45    123s] setPlaceMode -place_global_module_aware_spare       false
[12/03 21:37:45    123s] setPlaceMode -place_global_place_io_pins            true
[12/03 21:37:45    123s] setPlaceMode -place_global_reorder_scan             true
[12/03 21:37:45    123s] setPlaceMode -powerDriven                           false
[12/03 21:37:45    123s] setPlaceMode -timingDriven                          true
[12/03 21:37:45    123s] setAnalysisMode -analysisType                       bcwc
[12/03 21:37:45    123s] setAnalysisMode -checkType                          setup
[12/03 21:37:45    123s] setAnalysisMode -clkSrcPath                         true
[12/03 21:37:45    123s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/03 21:37:45    123s] setAnalysisMode -virtualIPO                         false
[12/03 21:37:45    123s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/03 21:37:45    123s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.1 (0.1), mem = 1532.6M
[12/03 21:37:45    123s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/03 21:37:45    123s] *** Starting GigaPlace ***
[12/03 21:37:45    123s] #optDebug: fT-E <X 2 3 1 0>
[12/03 21:37:45    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.6M
[12/03 21:37:45    123s] z: 2, totalTracks: 1
[12/03 21:37:45    123s] z: 4, totalTracks: 1
[12/03 21:37:45    123s] z: 6, totalTracks: 1
[12/03 21:37:45    123s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:45    123s] All LLGs are deleted
[12/03 21:37:45    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1532.4M
[12/03 21:37:45    123s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/03 21:37:45    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.4M
[12/03 21:37:45    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1532.4M
[12/03 21:37:45    123s] Core basic site is core7T
[12/03 21:37:45    123s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1532.4M
[12/03 21:37:45    123s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1532.4M
[12/03 21:37:45    123s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:37:45    123s] SiteArray: use 237,568 bytes
[12/03 21:37:45    123s] SiteArray: current memory after site array memory allocation 1532.6M
[12/03 21:37:45    123s] SiteArray: FP blocked sites are writable
[12/03 21:37:45    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:37:45    123s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.025, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Starting CMU at level 3, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1532.6M
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:45    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.035, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1532.6M
[12/03 21:37:45    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1532.6MB).
[12/03 21:37:45    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.044, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1532.6M
[12/03 21:37:45    123s] All LLGs are deleted
[12/03 21:37:45    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.010, MEM:1532.6M
[12/03 21:37:45    123s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
[12/03 21:37:45    123s] VSMManager cleared!
[12/03 21:37:45    123s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] =============================================================================================
[12/03 21:37:45    123s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/03 21:37:45    123s] =============================================================================================
[12/03 21:37:45    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:45    123s] ---------------------------------------------------------------------------------------------
[12/03 21:37:45    123s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:45    123s] ---------------------------------------------------------------------------------------------
[12/03 21:37:45    123s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:45    123s] ---------------------------------------------------------------------------------------------
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1428.8M, totSessionCpu=0:02:04 **
[12/03 21:37:45    123s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/03 21:37:45    123s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:45    123s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:45    123s] *** InitOpt #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
[12/03 21:37:45    123s] GigaOpt running with 1 threads.
[12/03 21:37:45    123s] Info: 1 threads available for lower-level modules during optimization.
[12/03 21:37:45    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.6M
[12/03 21:37:45    123s] z: 2, totalTracks: 1
[12/03 21:37:45    123s] z: 4, totalTracks: 1
[12/03 21:37:45    123s] z: 6, totalTracks: 1
[12/03 21:37:45    123s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:45    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1532.6M
[12/03 21:37:45    123s] Core basic site is core7T
[12/03 21:37:45    123s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:1532.6M
[12/03 21:37:45    123s] Fast DP-INIT is on for default
[12/03 21:37:45    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:37:45    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.017, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Starting CMU at level 3, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1532.6M
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:45    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.025, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1532.6M
[12/03 21:37:45    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1532.6MB).
[12/03 21:37:45    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.037, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.6M
[12/03 21:37:45    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1532.6M
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:37:45    123s] Summary for sequential cells identification: 
[12/03 21:37:45    123s]   Identified SBFF number: 4
[12/03 21:37:45    123s]   Identified MBFF number: 0
[12/03 21:37:45    123s]   Identified SB Latch number: 0
[12/03 21:37:45    123s]   Identified MB Latch number: 0
[12/03 21:37:45    123s]   Not identified SBFF number: 0
[12/03 21:37:45    123s]   Not identified MBFF number: 0
[12/03 21:37:45    123s]   Not identified SB Latch number: 0
[12/03 21:37:45    123s]   Not identified MB Latch number: 0
[12/03 21:37:45    123s]   Number of sequential cells which are not FFs: 0
[12/03 21:37:45    123s]  Visiting view : wc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:37:45    123s]  Visiting view : bc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:37:45    123s] TLC MultiMap info (StdDelay):
[12/03 21:37:45    123s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:37:45    123s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:37:45    123s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:37:45    123s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:37:45    123s]  Setting StdDelay to: 40.9ps
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] Creating Lib Analyzer ...
[12/03 21:37:45    123s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:45    123s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:45    123s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:45    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] Creating Lib Analyzer, finished. 
[12/03 21:37:45    123s] #optDebug: fT-S <1 2 3 1 0>
[12/03 21:37:45    123s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1434.6M, totSessionCpu=0:02:04 **
[12/03 21:37:45    123s] *** optDesign -preCTS ***
[12/03 21:37:45    123s] DRC Margin: user margin 0.0; extra margin 0.2
[12/03 21:37:45    123s] Setup Target Slack: user slack 0; extra slack 0.0
[12/03 21:37:45    123s] Hold Target Slack: user slack 0
[12/03 21:37:45    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1554.6M
[12/03 21:37:45    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1554.6M
[12/03 21:37:45    123s] Multi-VT timing optimization disabled based on library information.
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:37:45    123s] Deleting Lib Analyzer.
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Deleting Cell Server End ...
[12/03 21:37:45    123s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:37:45    123s] Summary for sequential cells identification: 
[12/03 21:37:45    123s]   Identified SBFF number: 4
[12/03 21:37:45    123s]   Identified MBFF number: 0
[12/03 21:37:45    123s]   Identified SB Latch number: 0
[12/03 21:37:45    123s]   Identified MB Latch number: 0
[12/03 21:37:45    123s]   Not identified SBFF number: 0
[12/03 21:37:45    123s]   Not identified MBFF number: 0
[12/03 21:37:45    123s]   Not identified SB Latch number: 0
[12/03 21:37:45    123s]   Not identified MB Latch number: 0
[12/03 21:37:45    123s]   Number of sequential cells which are not FFs: 0
[12/03 21:37:45    123s]  Visiting view : wc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:37:45    123s]  Visiting view : bc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:37:45    123s] TLC MultiMap info (StdDelay):
[12/03 21:37:45    123s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:37:45    123s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:37:45    123s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:37:45    123s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:37:45    123s]  Setting StdDelay to: 40.9ps
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Deleting Cell Server End ...
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] Creating Lib Analyzer ...
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:37:45    123s] Summary for sequential cells identification: 
[12/03 21:37:45    123s]   Identified SBFF number: 4
[12/03 21:37:45    123s]   Identified MBFF number: 0
[12/03 21:37:45    123s]   Identified SB Latch number: 0
[12/03 21:37:45    123s]   Identified MB Latch number: 0
[12/03 21:37:45    123s]   Not identified SBFF number: 0
[12/03 21:37:45    123s]   Not identified MBFF number: 0
[12/03 21:37:45    123s]   Not identified SB Latch number: 0
[12/03 21:37:45    123s]   Not identified MB Latch number: 0
[12/03 21:37:45    123s]   Number of sequential cells which are not FFs: 0
[12/03 21:37:45    123s]  Visiting view : wc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:37:45    123s]  Visiting view : bc
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:37:45    123s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:37:45    123s] TLC MultiMap info (StdDelay):
[12/03 21:37:45    123s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:37:45    123s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:37:45    123s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:37:45    123s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:37:45    123s]  Setting StdDelay to: 40.9ps
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:37:45    123s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:45    123s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:45    123s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:45    123s] 
[12/03 21:37:45    123s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:45    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] Creating Lib Analyzer, finished. 
[12/03 21:37:45    123s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1554.6M
[12/03 21:37:45    123s] All LLGs are deleted
[12/03 21:37:45    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1554.6M
[12/03 21:37:45    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1554.6M
[12/03 21:37:45    123s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1554.6M
[12/03 21:37:45    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=1554.6M
[12/03 21:37:45    123s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1554.60 MB )
[12/03 21:37:45    123s] (I)       Started Import and model ( Curr Mem: 1554.60 MB )
[12/03 21:37:45    123s] (I)       Started Create place DB ( Curr Mem: 1554.60 MB )
[12/03 21:37:45    123s] (I)       Started Import place data ( Curr Mem: 1554.60 MB )
[12/03 21:37:45    123s] (I)       Started Read instances and placement ( Curr Mem: 1554.60 MB )
[12/03 21:37:45    123s] (I)       Number of ignored instance 0
[12/03 21:37:45    123s] (I)       Number of inbound cells 13
[12/03 21:37:45    123s] (I)       Number of opened ILM blockages 0
[12/03 21:37:45    123s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/03 21:37:45    123s] (I)       numMoveCells=4306, numMacros=13  numPads=52  numMultiRowHeightInsts=0
[12/03 21:37:45    123s] (I)       cell height: 7840, count: 4306
[12/03 21:37:45    123s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1556.66 MB )
[12/03 21:37:45    123s] (I)       Started Read nets ( Curr Mem: 1556.66 MB )
[12/03 21:37:45    123s] (I)       Number of nets = 4296 ( 35 ignored )
[12/03 21:37:45    123s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Read rows... (mem=1557.7M)
[12/03 21:37:45    123s] (I)       Done Read rows (cpu=0.000s, mem=1557.7M)
[12/03 21:37:45    123s] (I)       Identified Clock instances: Flop 333, Clock buffer/inverter 1, Gate 0, Logic 0
[12/03 21:37:45    123s] (I)       Read module constraints... (mem=1557.7M)
[12/03 21:37:45    123s] (I)       Done Read module constraints (cpu=0.000s, mem=1557.7M)
[12/03 21:37:45    123s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Started Create route DB ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       == Non-default Options ==
[12/03 21:37:45    123s] (I)       Maximum routing layer                              : 6
[12/03 21:37:45    123s] (I)       Buffering-aware routing                            : true
[12/03 21:37:45    123s] (I)       Spread congestion away from blockages              : true
[12/03 21:37:45    123s] (I)       Number of threads                                  : 1
[12/03 21:37:45    123s] (I)       Overflow penalty cost                              : 10
[12/03 21:37:45    123s] (I)       Punch through distance                             : 706.906000
[12/03 21:37:45    123s] (I)       Source-to-sink ratio                               : 0.300000
[12/03 21:37:45    123s] (I)       Method to set GCell size                           : row
[12/03 21:37:45    123s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:37:45    123s] (I)       Started Import route data (1T) ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       ============== Pin Summary ==============
[12/03 21:37:45    123s] (I)       +-------+--------+---------+------------+
[12/03 21:37:45    123s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:37:45    123s] (I)       +-------+--------+---------+------------+
[12/03 21:37:45    123s] (I)       |     1 |  13208 |   99.84 |        Pin |
[12/03 21:37:45    123s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:37:45    123s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:37:45    123s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:37:45    123s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:37:45    123s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:37:45    123s] (I)       +-------+--------+---------+------------+
[12/03 21:37:45    123s] (I)       Use row-based GCell size
[12/03 21:37:45    123s] (I)       Use row-based GCell align
[12/03 21:37:45    123s] (I)       GCell unit size   : 7840
[12/03 21:37:45    123s] (I)       GCell multiplier  : 1
[12/03 21:37:45    123s] (I)       GCell row height  : 7840
[12/03 21:37:45    123s] (I)       Actual row height : 7840
[12/03 21:37:45    123s] (I)       GCell align ref   : 507360 507360
[12/03 21:37:45    123s] [NR-eGR] Track table information for default rule: 
[12/03 21:37:45    123s] [NR-eGR] METAL1 has no routable track
[12/03 21:37:45    123s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:37:45    123s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:37:45    123s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:37:45    123s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:37:45    123s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:37:45    123s] (I)       ============== Default via ===============
[12/03 21:37:45    123s] (I)       +---+------------------+-----------------+
[12/03 21:37:45    123s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:37:45    123s] (I)       +---+------------------+-----------------+
[12/03 21:37:45    123s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:37:45    123s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:37:45    123s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:37:45    123s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:37:45    123s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/03 21:37:45    123s] (I)       +---+------------------+-----------------+
[12/03 21:37:45    123s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Started Read routing blockages ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    123s] (I)       Started Read instance blockages ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read PG blockages ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] [NR-eGR] Read 824 PG shapes
[12/03 21:37:45    124s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read boundary cut boxes ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:37:45    124s] [NR-eGR] #Instance Blockages : 14393
[12/03 21:37:45    124s] [NR-eGR] #PG Blockages       : 824
[12/03 21:37:45    124s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:37:45    124s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:37:45    124s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read blackboxes ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:37:45    124s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read prerouted ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:37:45    124s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read unlegalized nets ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] (I)       Started Read nets ( Curr Mem: 1557.66 MB )
[12/03 21:37:45    124s] [NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[12/03 21:37:45    124s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Started Set up via pillars ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       early_global_route_priority property id does not exist.
[12/03 21:37:45    124s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Model blockages into capacity
[12/03 21:37:45    124s] (I)       Read Num Blocks=15217  Num Prerouted Wires=0  Num CS=0
[12/03 21:37:45    124s] (I)       Started Initialize 3D capacity ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Layer 1 (V) : #blockages 10854 : #preroutes 0
[12/03 21:37:45    124s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:37:45    124s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:37:45    124s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:37:45    124s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:37:45    124s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       -- layer congestion ratio --
[12/03 21:37:45    124s] (I)       Layer 1 : 0.100000
[12/03 21:37:45    124s] (I)       Layer 2 : 0.700000
[12/03 21:37:45    124s] (I)       Layer 3 : 0.700000
[12/03 21:37:45    124s] (I)       Layer 4 : 0.700000
[12/03 21:37:45    124s] (I)       Layer 5 : 0.700000
[12/03 21:37:45    124s] (I)       Layer 6 : 0.700000
[12/03 21:37:45    124s] (I)       ----------------------------
[12/03 21:37:45    124s] (I)       Number of ignored nets                =      0
[12/03 21:37:45    124s] (I)       Number of connected nets              =      0
[12/03 21:37:45    124s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:37:45    124s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:37:45    124s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:37:45    124s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.12 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Started Read aux data ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Constructing bin map
[12/03 21:37:45    124s] (I)       Initialize bin information with width=15680 height=15680
[12/03 21:37:45    124s] (I)       Done constructing bin map
[12/03 21:37:45    124s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Started Others data preparation ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:37:45    124s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Started Create route kernel ( Curr Mem: 1558.68 MB )
[12/03 21:37:45    124s] (I)       Ndr track 0 does not exist
[12/03 21:37:45    124s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:37:45    124s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:37:45    124s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:37:45    124s] (I)       Site width          :  1120  (dbu)
[12/03 21:37:45    124s] (I)       Row height          :  7840  (dbu)
[12/03 21:37:45    124s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:37:45    124s] (I)       GCell width         :  7840  (dbu)
[12/03 21:37:45    124s] (I)       GCell height        :  7840  (dbu)
[12/03 21:37:45    124s] (I)       Grid                :   148   206     6
[12/03 21:37:45    124s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:37:45    124s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 21:37:45    124s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 21:37:45    124s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:37:45    124s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:37:45    124s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:37:45    124s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:37:45    124s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:37:45    124s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 21:37:45    124s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:37:45    124s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:37:45    124s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:37:45    124s] (I)       --------------------------------------------------------
[12/03 21:37:45    124s] 
[12/03 21:37:45    124s] [NR-eGR] ============ Routing rule table ============
[12/03 21:37:45    124s] [NR-eGR] Rule id: 0  Nets: 4289 
[12/03 21:37:45    124s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:37:45    124s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:37:45    124s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:45    124s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:45    124s] [NR-eGR] ========================================
[12/03 21:37:45    124s] [NR-eGR] 
[12/03 21:37:45    124s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:37:45    124s] (I)       blocked tracks on layer2 : = 129104 / 214446 (60.20%)
[12/03 21:37:45    124s] (I)       blocked tracks on layer3 : = 98987 / 213712 (46.32%)
[12/03 21:37:45    124s] (I)       blocked tracks on layer4 : = 119328 / 214446 (55.64%)
[12/03 21:37:45    124s] (I)       blocked tracks on layer5 : = 119158 / 213712 (55.76%)
[12/03 21:37:45    124s] (I)       blocked tracks on layer6 : = 56559 / 107120 (52.80%)
[12/03 21:37:45    124s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.18 sec, Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Reset routing kernel
[12/03 21:37:45    124s] (I)       Started Global Routing ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Started Initialization ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       totalPins=13180  totalGlobalPin=12909 (97.94%)
[12/03 21:37:45    124s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Started Net group 1 ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Started Generate topology ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       total 2D Cap : 450235 = (212953 H, 237282 V)
[12/03 21:37:45    124s] (I)       #blocked areas for congestion spreading : 29
[12/03 21:37:45    124s] [NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 6]
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1a Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1a ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Started Pattern routing (1T) ( Curr Mem: 1559.91 MB )
[12/03 21:37:45    124s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Usage: 28940 = (12477 H, 16463 V) = (5.86% H, 6.94% V) = (4.891e+04um H, 6.453e+04um V)
[12/03 21:37:45    124s] (I)       Started Add via demand to 2D ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1b Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1b ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Usage: 28940 = (12477 H, 16463 V) = (5.86% H, 6.94% V) = (4.891e+04um H, 6.453e+04um V)
[12/03 21:37:45    124s] (I)       Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.134448e+05um
[12/03 21:37:45    124s] (I)       Congestion metric : 0.01%H 0.03%V, 0.03%HV
[12/03 21:37:45    124s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 21:37:45    124s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1c Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1c ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Usage: 28940 = (12477 H, 16463 V) = (5.86% H, 6.94% V) = (4.891e+04um H, 6.453e+04um V)
[12/03 21:37:45    124s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1d Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1d ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Usage: 28940 = (12477 H, 16463 V) = (5.86% H, 6.94% V) = (4.891e+04um H, 6.453e+04um V)
[12/03 21:37:45    124s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1e Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1e ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Route legalization ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Usage: 28940 = (12477 H, 16463 V) = (5.86% H, 6.94% V) = (4.891e+04um H, 6.453e+04um V)
[12/03 21:37:45    124s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.134448e+05um
[12/03 21:37:45    124s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] (I)       ============  Phase 1l Route ============
[12/03 21:37:45    124s] (I)       Started Phase 1l ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Layer assignment (1T) ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Clean cong LA ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 21:37:45    124s] (I)       Layer  2:      90376     14597        63      112889       99491    (53.15%) 
[12/03 21:37:45    124s] (I)       Layer  3:     116490     12575         0       87710      124264    (41.38%) 
[12/03 21:37:45    124s] (I)       Layer  4:      96189      8291         1      110257      102123    (51.91%) 
[12/03 21:37:45    124s] (I)       Layer  5:      96090      1685         1      111398      100576    (52.55%) 
[12/03 21:37:45    124s] (I)       Layer  6:      50944       898         0       53287       52902    (50.18%) 
[12/03 21:37:45    124s] (I)       Total:        450089     38046        65      475541      479356    (49.80%) 
[12/03 21:37:45    124s] (I)       
[12/03 21:37:45    124s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 21:37:45    124s] [NR-eGR]                        OverCon           OverCon            
[12/03 21:37:45    124s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/03 21:37:45    124s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/03 21:37:45    124s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:45    124s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:45    124s] [NR-eGR]  METAL2  (2)        59( 0.42%)         1( 0.01%)   ( 0.42%) 
[12/03 21:37:45    124s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:45    124s] [NR-eGR]  METAL4  (4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:37:45    124s] [NR-eGR]  METAL5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:37:45    124s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:45    124s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:45    124s] [NR-eGR] Total               61( 0.08%)         1( 0.00%)   ( 0.08%) 
[12/03 21:37:45    124s] [NR-eGR] 
[12/03 21:37:45    124s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.17 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Export 3D cong map ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       total 2D Cap : 453183 = (214045 H, 239138 V)
[12/03 21:37:45    124s] (I)       Started Export 2D cong map ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/03 21:37:45    124s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/03 21:37:45    124s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       ============= Track Assignment ============
[12/03 21:37:45    124s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Started Track Assignment (1T) ( Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/03 21:37:45    124s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:45    124s] (I)       Run Multi-thread track assignment
[12/03 21:37:46    124s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] (I)       Started Export ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Started Export DB wires ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Started Export all nets ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Started Set wire vias ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:46    124s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13173
[12/03 21:37:46    124s] [NR-eGR] METAL2  (2V) length: 3.448936e+04um, number of vias: 17185
[12/03 21:37:46    124s] [NR-eGR] METAL3  (3H) length: 4.528972e+04um, number of vias: 3080
[12/03 21:37:46    124s] [NR-eGR] METAL4  (4V) length: 3.179940e+04um, number of vias: 440
[12/03 21:37:46    124s] [NR-eGR] METAL5  (5H) length: 5.495280e+03um, number of vias: 105
[12/03 21:37:46    124s] [NR-eGR] METAL6  (6V) length: 3.542085e+03um, number of vias: 0
[12/03 21:37:46    124s] [NR-eGR] Total length: 1.206158e+05um, number of vias: 33983
[12/03 21:37:46    124s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:46    124s] [NR-eGR] Total eGR-routed clock nets wire length: 3.740480e+03um 
[12/03 21:37:46    124s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:46    124s] (I)       Started Update net boxes ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] (I)       Started Update timing ( Curr Mem: 1564.04 MB )
[12/03 21:37:46    124s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1554.52 MB )
[12/03 21:37:46    124s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1554.52 MB )
[12/03 21:37:46    124s] (I)       Started Postprocess design ( Curr Mem: 1554.52 MB )
[12/03 21:37:46    124s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1540.52 MB )
[12/03 21:37:46    124s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.46 sec, Curr Mem: 1540.52 MB )
[12/03 21:37:46    124s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4319 and nets=4408 using extraction engine 'preRoute' .
[12/03 21:37:46    124s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:37:46    124s] RC Extraction called in multi-corner(2) mode.
[12/03 21:37:46    124s] RCMode: PreRoute
[12/03 21:37:46    124s]       RC Corner Indexes            0       1   
[12/03 21:37:46    124s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:37:46    124s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:46    124s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:46    124s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:46    124s] Shrink Factor                : 1.00000
[12/03 21:37:46    124s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/03 21:37:46    124s] Using capacitance table file ...
[12/03 21:37:46    124s] 
[12/03 21:37:46    124s] Trim Metal Layers:
[12/03 21:37:46    124s] LayerId::1 widthSet size::4
[12/03 21:37:46    124s] LayerId::2 widthSet size::4
[12/03 21:37:46    124s] LayerId::3 widthSet size::4
[12/03 21:37:46    124s] LayerId::4 widthSet size::4
[12/03 21:37:46    124s] LayerId::5 widthSet size::4
[12/03 21:37:46    124s] LayerId::6 widthSet size::3
[12/03 21:37:46    124s] Updating RC grid for preRoute extraction ...
[12/03 21:37:46    124s] eee: pegSigSF::1.070000
[12/03 21:37:46    124s] Initializing multi-corner capacitance tables ... 
[12/03 21:37:46    124s] Initializing multi-corner resistance tables ...
[12/03 21:37:46    124s] eee: l::1 avDens::0.122929 usedTrk::671.133978 availTrk::5459.525265 sigTrk::671.133978
[12/03 21:37:46    124s] eee: l::2 avDens::0.173177 usedTrk::886.289487 availTrk::5117.817339 sigTrk::886.289487
[12/03 21:37:46    124s] eee: l::3 avDens::0.221931 usedTrk::1159.122834 availTrk::5222.907199 sigTrk::1159.122834
[12/03 21:37:46    124s] eee: l::4 avDens::0.159824 usedTrk::882.163219 availTrk::5519.592047 sigTrk::882.163219
[12/03 21:37:46    124s] eee: l::5 avDens::0.036771 usedTrk::174.644986 availTrk::4749.592047 sigTrk::174.644986
[12/03 21:37:46    124s] eee: l::6 avDens::0.067939 usedTrk::90.359311 availTrk::1330.000000 sigTrk::90.359311
[12/03 21:37:46    124s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:46    124s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301952 ; uaWl: 1.000000 ; uaWlH: 0.338569 ; aWlH: 0.000000 ; Pmax: 0.859900 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:37:46    124s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1538.520M)
[12/03 21:37:46    124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1538.5M
[12/03 21:37:46    124s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1538.5M
[12/03 21:37:46    124s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1538.5M
[12/03 21:37:46    124s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.004, MEM:1538.5M
[12/03 21:37:46    124s] Fast DP-INIT is on for default
[12/03 21:37:46    124s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.012, MEM:1538.5M
[12/03 21:37:46    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.017, MEM:1538.5M
[12/03 21:37:46    124s] Starting delay calculation for Setup views
[12/03 21:37:46    124s] #################################################################################
[12/03 21:37:46    124s] # Design Stage: PreRoute
[12/03 21:37:46    124s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:37:46    124s] # Design Mode: 180nm
[12/03 21:37:46    124s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:37:46    124s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:37:46    124s] # Signoff Settings: SI Off 
[12/03 21:37:46    124s] #################################################################################
[12/03 21:37:46    124s] Calculate delays in BcWc mode...
[12/03 21:37:46    124s] Topological Sorting (REAL = 0:00:00.0, MEM = 1544.6M, InitMEM = 1544.6M)
[12/03 21:37:46    124s] Start delay calculation (fullDC) (1 T). (MEM=1544.56)
[12/03 21:37:46    124s] End AAE Lib Interpolated Model. (MEM=1556.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:37:46    124s] Total number of fetched objects 4316
[12/03 21:37:46    124s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:37:46    124s] End delay calculation. (MEM=1573.52 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:37:46    124s] End delay calculation (fullDC). (MEM=1573.52 CPU=0:00:00.4 REAL=0:00:00.0)
[12/03 21:37:46    124s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1573.5M) ***
[12/03 21:37:46    124s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:05 mem=1573.5M)
[12/03 21:37:46    124s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:46    124s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:46    124s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.220  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   333   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    52 (1164)     |   -3.064   |    52 (1164)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.608%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1441.3M, totSessionCpu=0:02:05 **
[12/03 21:37:46    124s] *** InitOpt #1 [finish] : cpu/real = 0:00:00.9/0:00:01.5 (0.6), totSession cpu/real = 0:02:04.7/0:18:12.7 (0.1), mem = 1545.8M
[12/03 21:37:46    124s] 
[12/03 21:37:46    124s] =============================================================================================
[12/03 21:37:46    124s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/03 21:37:46    124s] =============================================================================================
[12/03 21:37:46    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:46    124s] ---------------------------------------------------------------------------------------------
[12/03 21:37:46    124s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:46    124s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  30.1 % )     0:00:00.5 /  0:00:00.1    0.3
[12/03 21:37:46    124s] [ ExtractRC              ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.0    0.5
[12/03 21:37:46    124s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.5 /  0:00:00.5    0.9
[12/03 21:37:46    124s] [ FullDelayCalc          ]      1   0:00:00.5  (  31.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/03 21:37:46    124s] [ OptSummaryReport       ]      1   0:00:00.1  (   9.2 % )     0:00:00.7 /  0:00:00.5    0.8
[12/03 21:37:46    124s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:46    124s] [ DrvReport              ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/03 21:37:46    124s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:46    124s] [ LibAnalyzerInit        ]      2   0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.1    0.9
[12/03 21:37:46    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:46    124s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:46    124s] [ MISC                   ]          0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.0    0.2
[12/03 21:37:46    124s] ---------------------------------------------------------------------------------------------
[12/03 21:37:46    124s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.9    0.6
[12/03 21:37:46    124s] ---------------------------------------------------------------------------------------------
[12/03 21:37:46    124s] 
[12/03 21:37:46    124s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/03 21:37:46    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:46    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:46    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1545.8M
[12/03 21:37:46    124s] z: 2, totalTracks: 1
[12/03 21:37:46    124s] z: 4, totalTracks: 1
[12/03 21:37:46    124s] z: 6, totalTracks: 1
[12/03 21:37:46    124s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:46    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:     Starting CMU at level 3, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1545.8M
[12/03 21:37:46    124s] 
[12/03 21:37:46    124s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:46    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.005, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1545.8M
[12/03 21:37:46    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1545.8MB).
[12/03 21:37:46    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.013, MEM:1545.8M
[12/03 21:37:46    124s] TotalInstCnt at PhyDesignMc Initialization: 4,306
[12/03 21:37:46    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:46    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.007, MEM:1545.8M
[12/03 21:37:46    124s] TotalInstCnt at PhyDesignMc Destruction: 4,306
[12/03 21:37:46    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:46    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:46    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1545.8M
[12/03 21:37:46    124s] z: 2, totalTracks: 1
[12/03 21:37:46    124s] z: 4, totalTracks: 1
[12/03 21:37:46    124s] z: 6, totalTracks: 1
[12/03 21:37:46    124s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:46    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:     Starting CMU at level 3, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1545.8M
[12/03 21:37:46    124s] 
[12/03 21:37:46    124s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:46    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.010, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1545.8M
[12/03 21:37:46    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1545.8MB).
[12/03 21:37:46    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.024, MEM:1545.8M
[12/03 21:37:46    124s] TotalInstCnt at PhyDesignMc Initialization: 4,306
[12/03 21:37:46    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:46    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1545.8M
[12/03 21:37:46    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.007, MEM:1545.8M
[12/03 21:37:46    124s] TotalInstCnt at PhyDesignMc Destruction: 4,306
[12/03 21:37:46    124s] *** Starting optimizing excluded clock nets MEM= 1545.8M) ***
[12/03 21:37:46    124s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1545.8M) ***
[12/03 21:37:46    124s] The useful skew maximum allowed delay set by user is: 1
[12/03 21:37:47    124s] Deleting Lib Analyzer.
[12/03 21:37:47    124s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:02:04.8/0:18:12.9 (0.1), mem = 1545.8M
[12/03 21:37:47    124s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:47    124s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:47    124s] Info: 7 io nets excluded
[12/03 21:37:47    124s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:47    124s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:47    124s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:47    124s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:47    124s] *Info: 2 ununiquified hinsts
[12/03 21:37:47    124s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:47    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:47    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:47    124s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/03 21:37:47    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.1
[12/03 21:37:47    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:47    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:47    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1545.8M
[12/03 21:37:47    124s] z: 2, totalTracks: 1
[12/03 21:37:47    124s] z: 4, totalTracks: 1
[12/03 21:37:47    124s] z: 6, totalTracks: 1
[12/03 21:37:47    124s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:47    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1545.8M
[12/03 21:37:47    124s] OPERPROF:     Starting CMU at level 3, MEM:1545.8M
[12/03 21:37:47    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1545.8M
[12/03 21:37:47    124s] 
[12/03 21:37:47    124s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:47    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.003, MEM:1545.8M
[12/03 21:37:47    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1545.8M
[12/03 21:37:47    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1545.8M
[12/03 21:37:47    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1545.8MB).
[12/03 21:37:47    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.014, MEM:1545.8M
[12/03 21:37:47    124s] TotalInstCnt at PhyDesignMc Initialization: 4,306
[12/03 21:37:47    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1545.8M
[12/03 21:37:47    124s] ### Creating TopoMgr, started
[12/03 21:37:47    124s] ### Creating TopoMgr, finished
[12/03 21:37:47    124s] 
[12/03 21:37:47    124s] Footprint cell information for calculating maxBufDist
[12/03 21:37:47    124s] *info: There are 1 candidate Buffer cell
[12/03 21:37:47    124s] *info: There are 6 candidate Inverter cell
[12/03 21:37:47    124s] 
[12/03 21:37:47    124s] #optDebug: Start CG creation (mem=1545.8M)
[12/03 21:37:47    124s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/03 21:37:47    125s] (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgPrt (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgEgp (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgPbk (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgNrb(cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgObs (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgCon (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s]  ...processing cgPdm (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=1648.9M)
[12/03 21:37:47    125s] ### Creating RouteCongInterface, started
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] Creating Lib Analyzer ...
[12/03 21:37:47    125s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:47    125s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:47    125s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:47    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=1664.9M
[12/03 21:37:47    125s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=1664.9M
[12/03 21:37:47    125s] Creating Lib Analyzer, finished. 
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] #optDebug: {0, 1.000}
[12/03 21:37:47    125s] ### Creating RouteCongInterface, finished
[12/03 21:37:47    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1684.0M
[12/03 21:37:47    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1684.0M
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] Netlist preparation processing... 
[12/03 21:37:47    125s] Removed 107 instances
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[15] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[14] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[13] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[12] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[11] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[10] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[9] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[8] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[7] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[6] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[5] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[4] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[3] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[2] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: addr[1] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: mem_out[15] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: mem_out[14] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: mem_out[13] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: mem_out[12] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (IMPOPT-7098):	WARNING: mem_out[11] is an undriven net with 1 fanouts.
[12/03 21:37:47    125s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[12/03 21:37:47    125s] To increase the message display limit, refer to the product command reference manual.
[12/03 21:37:47    125s] *info: Marking 0 isolation instances dont touch
[12/03 21:37:47    125s] *info: Marking 0 level shifter instances dont touch
[12/03 21:37:47    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1664.9M
[12/03 21:37:47    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1615.9M
[12/03 21:37:47    125s] TotalInstCnt at PhyDesignMc Destruction: 4,199
[12/03 21:37:47    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.1
[12/03 21:37:47    125s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:02:05.6/0:18:13.8 (0.1), mem = 1615.9M
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] =============================================================================================
[12/03 21:37:47    125s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/03 21:37:47    125s] =============================================================================================
[12/03 21:37:47    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:47    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:47    125s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:37:47    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:47    125s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/03 21:37:47    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/03 21:37:47    125s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  62.4 % )     0:00:00.6 /  0:00:00.5    0.9
[12/03 21:37:47    125s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:37:47    125s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:37:47    125s] [ MISC                   ]          0:00:00.2  (  23.9 % )     0:00:00.2 /  0:00:00.1    0.5
[12/03 21:37:47    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:47    125s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.8
[12/03 21:37:47    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:47    125s] 
[12/03 21:37:47    125s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:47    125s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:48    125s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:48    125s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:48    125s] Deleting Lib Analyzer.
[12/03 21:37:48    125s] Begin: GigaOpt high fanout net optimization
[12/03 21:37:48    125s] GigaOpt HFN: use maxLocalDensity 1.2
[12/03 21:37:48    125s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/03 21:37:48    125s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:02:05.6/0:18:13.9 (0.1), mem = 1615.9M
[12/03 21:37:48    125s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:48    125s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:48    125s] Info: 7 io nets excluded
[12/03 21:37:48    125s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:48    125s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:48    125s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:48    125s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:48    125s] *Info: 2 ununiquified hinsts
[12/03 21:37:48    125s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:48    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.2
[12/03 21:37:48    125s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:48    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1615.9M
[12/03 21:37:48    125s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:37:48    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1615.9M
[12/03 21:37:48    125s] z: 2, totalTracks: 1
[12/03 21:37:48    125s] z: 4, totalTracks: 1
[12/03 21:37:48    125s] z: 6, totalTracks: 1
[12/03 21:37:48    125s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:48    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.9M
[12/03 21:37:48    125s] OPERPROF:     Starting CMU at level 3, MEM:1615.9M
[12/03 21:37:48    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1615.9M
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:48    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1615.9M
[12/03 21:37:48    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1615.9M
[12/03 21:37:48    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1615.9M
[12/03 21:37:48    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1615.9MB).
[12/03 21:37:48    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.018, MEM:1615.9M
[12/03 21:37:48    125s] TotalInstCnt at PhyDesignMc Initialization: 4,199
[12/03 21:37:48    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1615.9M
[12/03 21:37:48    125s] ### Creating RouteCongInterface, started
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] Creating Lib Analyzer ...
[12/03 21:37:48    125s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:48    125s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:48    125s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:48    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=1615.9M
[12/03 21:37:48    125s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=1615.9M
[12/03 21:37:48    125s] Creating Lib Analyzer, finished. 
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] #optDebug: {0, 1.000}
[12/03 21:37:48    125s] ### Creating RouteCongInterface, finished
[12/03 21:37:48    125s] {MG  {5 0 51.4 1.25754} }
[12/03 21:37:48    125s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:37:48    125s] Total-nets :: 4224, Stn-nets :: 75, ratio :: 1.77557 %
[12/03 21:37:48    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1615.9M
[12/03 21:37:48    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.007, MEM:1613.9M
[12/03 21:37:48    125s] TotalInstCnt at PhyDesignMc Destruction: 4,199
[12/03 21:37:48    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.2
[12/03 21:37:48    125s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:02:05.8/0:18:14.2 (0.1), mem = 1613.9M
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] =============================================================================================
[12/03 21:37:48    125s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/03 21:37:48    125s] =============================================================================================
[12/03 21:37:48    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:48    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    125s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  25.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:37:48    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    125s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/03 21:37:48    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/03 21:37:48    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    125s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    125s] [ MISC                   ]          0:00:00.2  (  57.6 % )     0:00:00.2 /  0:00:00.1    0.7
[12/03 21:37:48    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    125s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[12/03 21:37:48    125s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/03 21:37:48    125s] End: GigaOpt high fanout net optimization
[12/03 21:37:48    125s] Begin: GigaOpt DRV Optimization
[12/03 21:37:48    125s] Begin: Processing multi-driver nets
[12/03 21:37:48    125s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:02:05.8/0:18:14.2 (0.1), mem = 1613.9M
[12/03 21:37:48    125s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:48    125s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:48    125s] Info: 7 io nets excluded
[12/03 21:37:48    125s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:48    125s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:48    125s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:48    125s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:48    125s] *Info: 2 ununiquified hinsts
[12/03 21:37:48    125s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:48    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.3
[12/03 21:37:48    125s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:48    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1613.9M
[12/03 21:37:48    125s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:37:48    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1613.9M
[12/03 21:37:48    125s] z: 2, totalTracks: 1
[12/03 21:37:48    125s] z: 4, totalTracks: 1
[12/03 21:37:48    125s] z: 6, totalTracks: 1
[12/03 21:37:48    125s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:48    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1613.9M
[12/03 21:37:48    125s] OPERPROF:     Starting CMU at level 3, MEM:1613.9M
[12/03 21:37:48    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1613.9M
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:48    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.008, MEM:1613.9M
[12/03 21:37:48    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1613.9M
[12/03 21:37:48    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1613.9M
[12/03 21:37:48    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1613.9MB).
[12/03 21:37:48    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.017, MEM:1613.9M
[12/03 21:37:48    125s] TotalInstCnt at PhyDesignMc Initialization: 4,199
[12/03 21:37:48    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1613.9M
[12/03 21:37:48    125s] ### Creating RouteCongInterface, started
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/03 21:37:48    125s] 
[12/03 21:37:48    125s] #optDebug: {0, 1.000}
[12/03 21:37:48    125s] ### Creating RouteCongInterface, finished
[12/03 21:37:48    125s] {MG  {5 0 51.4 1.25754} }
[12/03 21:37:48    125s] *** Starting multi-driver net buffering ***
[12/03 21:37:48    126s] z: 2, totalTracks: 1
[12/03 21:37:48    126s] z: 4, totalTracks: 1
[12/03 21:37:48    126s] z: 6, totalTracks: 1
[12/03 21:37:48    126s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:48    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1633.0M
[12/03 21:37:48    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.002, MEM:1633.0M
[12/03 21:37:48    126s] *summary: 2 non-ignored multi-driver nets.
[12/03 21:37:48    126s] *       : 2 unbuffered.
[12/03 21:37:48    126s] *       : 0 bufferable.
[12/03 21:37:48    126s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=1633.0M) ***
[12/03 21:37:48    126s] Total-nets :: 4224, Stn-nets :: 75, ratio :: 1.77557 %
[12/03 21:37:48    126s] TotalInstCnt at PhyDesignMc Destruction: 4,199
[12/03 21:37:48    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.3
[12/03 21:37:48    126s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.8), totSession cpu/real = 0:02:06.0/0:18:14.4 (0.1), mem = 1613.9M
[12/03 21:37:48    126s] 
[12/03 21:37:48    126s] =============================================================================================
[12/03 21:37:48    126s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/03 21:37:48    126s] =============================================================================================
[12/03 21:37:48    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:48    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  18.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/03 21:37:48    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:48    126s] [ MISC                   ]          0:00:00.2  (  78.3 % )     0:00:00.2 /  0:00:00.1    0.8
[12/03 21:37:48    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    126s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.7
[12/03 21:37:48    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:48    126s] 
[12/03 21:37:48    126s] End: Processing multi-driver nets
[12/03 21:37:48    126s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/03 21:37:48    126s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:02:06.0/0:18:14.4 (0.1), mem = 1613.9M
[12/03 21:37:48    126s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:48    126s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:48    126s] Info: 7 io nets excluded
[12/03 21:37:48    126s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:48    126s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:48    126s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:48    126s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:48    126s] *Info: 2 ununiquified hinsts
[12/03 21:37:48    126s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:48    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.4
[12/03 21:37:48    126s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:48    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1613.9M
[12/03 21:37:48    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:1613.9M
[12/03 21:37:48    126s] z: 2, totalTracks: 1
[12/03 21:37:48    126s] z: 4, totalTracks: 1
[12/03 21:37:48    126s] z: 6, totalTracks: 1
[12/03 21:37:48    126s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:48    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF:     Starting CMU at level 3, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1613.9M
[12/03 21:37:48    126s] 
[12/03 21:37:48    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:48    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.007, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1613.9M
[12/03 21:37:48    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1613.9M
[12/03 21:37:48    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1613.9MB).
[12/03 21:37:48    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.022, MEM:1613.9M
[12/03 21:37:48    126s] TotalInstCnt at PhyDesignMc Initialization: 4,199
[12/03 21:37:48    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1613.9M
[12/03 21:37:48    126s] ### Creating RouteCongInterface, started
[12/03 21:37:48    126s] 
[12/03 21:37:48    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/03 21:37:48    126s] 
[12/03 21:37:48    126s] #optDebug: {0, 1.000}
[12/03 21:37:48    126s] ### Creating RouteCongInterface, finished
[12/03 21:37:48    126s] {MG  {5 0 51.4 1.25754} }
[12/03 21:37:48    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1633.0M
[12/03 21:37:48    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1633.0M
[12/03 21:37:48    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:37:48    126s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/03 21:37:48    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:37:48    126s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/03 21:37:48    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:37:48    126s] Info: violation cost 1805.240112 (cap = 0.000000, tran = 1805.240112, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:37:48    126s] |    67|  1394|    -3.39|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       0|       0|       0| 68.24%|          |         |
[12/03 21:37:49    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:37:49    126s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|      31|      77|       0| 69.20%| 0:00:01.0|  1688.7M|
[12/03 21:37:49    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:37:49    126s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0| 69.20%| 0:00:00.0|  1688.7M|
[12/03 21:37:49    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:37:49    126s] Bottom Preferred Layer:
[12/03 21:37:49    126s]     None
[12/03 21:37:49    126s] Via Pillar Rule:
[12/03 21:37:49    126s]     None
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1688.7M) ***
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] Total-nets :: 4332, Stn-nets :: 75, ratio :: 1.7313 %
[12/03 21:37:49    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1669.6M
[12/03 21:37:49    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1627.6M
[12/03 21:37:49    126s] TotalInstCnt at PhyDesignMc Destruction: 4,307
[12/03 21:37:49    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.4
[12/03 21:37:49    126s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:02:06.7/0:18:15.2 (0.1), mem = 1627.6M
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] =============================================================================================
[12/03 21:37:49    126s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/03 21:37:49    126s] =============================================================================================
[12/03 21:37:49    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:49    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:49    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:37:49    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:49    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.5
[12/03 21:37:49    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:49    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:49    126s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[12/03 21:37:49    126s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:49    126s] [ OptEval                ]      3   0:00:00.1  (  17.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:37:49    126s] [ OptCommit              ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/03 21:37:49    126s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.0    0.9
[12/03 21:37:49    126s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/03 21:37:49    126s] [ IncrDelayCalc          ]     61   0:00:00.2  (  26.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/03 21:37:49    126s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/03 21:37:49    126s] [ DrvComputeSummary      ]      3   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.0    0.0
[12/03 21:37:49    126s] [ MISC                   ]          0:00:00.2  (  24.5 % )     0:00:00.2 /  0:00:00.1    0.7
[12/03 21:37:49    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:49    126s]  DrvOpt #3 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.8
[12/03 21:37:49    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] End: GigaOpt DRV Optimization
[12/03 21:37:49    126s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/03 21:37:49    126s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1509.1M, totSessionCpu=0:02:07 **
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] Active setup views:
[12/03 21:37:49    126s]  wc
[12/03 21:37:49    126s]   Dominating endpoints: 0
[12/03 21:37:49    126s]   Dominating TNS: -0.000
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/03 21:37:49    126s] Deleting Lib Analyzer.
[12/03 21:37:49    126s] Begin: GigaOpt Global Optimization
[12/03 21:37:49    126s] *info: use new DP (enabled)
[12/03 21:37:49    126s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/03 21:37:49    126s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:49    126s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:49    126s] Info: 7 io nets excluded
[12/03 21:37:49    126s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:49    126s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:49    126s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:49    126s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:49    126s] *Info: 2 ununiquified hinsts
[12/03 21:37:49    126s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:49    126s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:06.7/0:18:15.3 (0.1), mem = 1627.6M
[12/03 21:37:49    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.5
[12/03 21:37:49    126s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:49    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1627.6M
[12/03 21:37:49    126s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:37:49    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.6M
[12/03 21:37:49    126s] z: 2, totalTracks: 1
[12/03 21:37:49    126s] z: 4, totalTracks: 1
[12/03 21:37:49    126s] z: 6, totalTracks: 1
[12/03 21:37:49    126s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:49    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1627.6M
[12/03 21:37:49    126s] OPERPROF:     Starting CMU at level 3, MEM:1627.6M
[12/03 21:37:49    126s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1627.6M
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:49    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.005, MEM:1627.6M
[12/03 21:37:49    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1627.6M
[12/03 21:37:49    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1627.6M
[12/03 21:37:49    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1627.6MB).
[12/03 21:37:49    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.015, MEM:1627.6M
[12/03 21:37:49    126s] TotalInstCnt at PhyDesignMc Initialization: 4,307
[12/03 21:37:49    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1627.6M
[12/03 21:37:49    126s] ### Creating RouteCongInterface, started
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] Creating Lib Analyzer ...
[12/03 21:37:49    126s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:49    126s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:49    126s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:49    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=1627.6M
[12/03 21:37:49    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=1627.6M
[12/03 21:37:49    126s] Creating Lib Analyzer, finished. 
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/03 21:37:49    126s] 
[12/03 21:37:49    126s] #optDebug: {0, 1.000}
[12/03 21:37:49    126s] ### Creating RouteCongInterface, finished
[12/03 21:37:49    126s] {MG  {5 0 51.4 1.25754} }
[12/03 21:37:49    126s] *info: 7 io nets excluded
[12/03 21:37:49    126s] *info: 2 clock nets excluded
[12/03 21:37:49    126s] *info: 2 multi-driver nets excluded.
[12/03 21:37:49    126s] *info: 185 no-driver nets excluded.
[12/03 21:37:49    126s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:49    126s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:49    126s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:49    126s] Type 'man IMPOPT-3213' for more detail.
[12/03 21:37:49    126s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:49    126s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:49    126s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:49    126s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:49    126s] *Info: 2 ununiquified hinsts
[12/03 21:37:49    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1649.7M
[12/03 21:37:49    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1650.7M
[12/03 21:37:49    126s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/03 21:37:49    126s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/03 21:37:49    126s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[12/03 21:37:49    126s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/03 21:37:49    126s] |   0.000|   0.000|   69.20%|   0:00:00.0| 1650.7M|        wc|       NA| NA                                     |
[12/03 21:37:49    126s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1650.7M) ***
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1650.7M) ***
[12/03 21:37:50    126s] Bottom Preferred Layer:
[12/03 21:37:50    126s]     None
[12/03 21:37:50    126s] Via Pillar Rule:
[12/03 21:37:50    126s]     None
[12/03 21:37:50    126s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/03 21:37:50    126s] Total-nets :: 4332, Stn-nets :: 75, ratio :: 1.7313 %
[12/03 21:37:50    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1631.6M
[12/03 21:37:50    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1629.6M
[12/03 21:37:50    126s] TotalInstCnt at PhyDesignMc Destruction: 4,307
[12/03 21:37:50    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.5
[12/03 21:37:50    126s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.6 (0.4), totSession cpu/real = 0:02:06.9/0:18:15.9 (0.1), mem = 1629.6M
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] =============================================================================================
[12/03 21:37:50    126s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/03 21:37:50    126s] =============================================================================================
[12/03 21:37:50    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:50    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:37:50    126s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:37:50    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:37:50    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:37:50    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    126s] [ TransformInit          ]      1   0:00:00.1  (  22.8 % )     0:00:00.1 /  0:00:00.1    0.7
[12/03 21:37:50    126s] [ MISC                   ]          0:00:00.4  (  59.1 % )     0:00:00.4 /  0:00:00.0    0.1
[12/03 21:37:50    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    126s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.2    0.4
[12/03 21:37:50    126s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] End: GigaOpt Global Optimization
[12/03 21:37:50    126s] *** Timing Is met
[12/03 21:37:50    126s] *** Check timing (0:00:00.0)
[12/03 21:37:50    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/03 21:37:50    126s] Deleting Lib Analyzer.
[12/03 21:37:50    126s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/03 21:37:50    126s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:50    126s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:50    126s] Info: 7 io nets excluded
[12/03 21:37:50    126s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:50    126s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:50    126s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:50    126s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:50    126s] *Info: 2 ununiquified hinsts
[12/03 21:37:50    126s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:50    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1629.6M
[12/03 21:37:50    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1629.6M
[12/03 21:37:50    126s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/03 21:37:50    126s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:50    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1648.7M
[12/03 21:37:50    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:1648.7M
[12/03 21:37:50    126s] z: 2, totalTracks: 1
[12/03 21:37:50    126s] z: 4, totalTracks: 1
[12/03 21:37:50    126s] z: 6, totalTracks: 1
[12/03 21:37:50    126s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:50    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1648.7M
[12/03 21:37:50    126s] OPERPROF:     Starting CMU at level 3, MEM:1648.7M
[12/03 21:37:50    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1648.7M
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:50    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.009, MEM:1648.7M
[12/03 21:37:50    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1648.7M
[12/03 21:37:50    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1648.7M
[12/03 21:37:50    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1648.7MB).
[12/03 21:37:50    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.021, MEM:1648.7M
[12/03 21:37:50    126s] TotalInstCnt at PhyDesignMc Initialization: 4,307
[12/03 21:37:50    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1648.7M
[12/03 21:37:50    126s] Begin: Area Reclaim Optimization
[12/03 21:37:50    126s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:02:07.0/0:18:16.0 (0.1), mem = 1648.7M
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] Creating Lib Analyzer ...
[12/03 21:37:50    126s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:50    126s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:50    126s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:50    126s] 
[12/03 21:37:50    126s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:50    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=1650.7M
[12/03 21:37:50    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=1650.7M
[12/03 21:37:50    127s] Creating Lib Analyzer, finished. 
[12/03 21:37:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.6
[12/03 21:37:50    127s] ### Creating RouteCongInterface, started
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] #optDebug: {0, 1.000}
[12/03 21:37:50    127s] ### Creating RouteCongInterface, finished
[12/03 21:37:50    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1650.7M
[12/03 21:37:50    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1650.7M
[12/03 21:37:50    127s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.20
[12/03 21:37:50    127s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:50    127s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/03 21:37:50    127s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:50    127s] |   69.20%|        -|   0.000|   0.000|   0:00:00.0| 1650.7M|
[12/03 21:37:50    127s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/03 21:37:50    127s] |   69.20%|        0|   0.000|   0.000|   0:00:00.0| 1651.7M|
[12/03 21:37:50    127s] |   69.07%|       13|   0.000|   0.000|   0:00:00.0| 1694.4M|
[12/03 21:37:50    127s] |   69.03%|       17|   0.000|   0.000|   0:00:00.0| 1694.4M|
[12/03 21:37:50    127s] |   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1694.4M|
[12/03 21:37:50    127s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/03 21:37:50    127s] |   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1694.4M|
[12/03 21:37:50    127s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:50    127s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.03
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 12 Resize = 17 **
[12/03 21:37:50    127s] --------------------------------------------------------------
[12/03 21:37:50    127s] |                                   | Total     | Sequential |
[12/03 21:37:50    127s] --------------------------------------------------------------
[12/03 21:37:50    127s] | Num insts resized                 |      17  |       0    |
[12/03 21:37:50    127s] | Num insts undone                  |       0  |       0    |
[12/03 21:37:50    127s] | Num insts Downsized               |      17  |       0    |
[12/03 21:37:50    127s] | Num insts Samesized               |       0  |       0    |
[12/03 21:37:50    127s] | Num insts Upsized                 |       0  |       0    |
[12/03 21:37:50    127s] | Num multiple commits+uncommits    |       0  |       -    |
[12/03 21:37:50    127s] --------------------------------------------------------------
[12/03 21:37:50    127s] Bottom Preferred Layer:
[12/03 21:37:50    127s]     None
[12/03 21:37:50    127s] Via Pillar Rule:
[12/03 21:37:50    127s]     None
[12/03 21:37:50    127s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[12/03 21:37:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.6
[12/03 21:37:50    127s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.7 (0.8), totSession cpu/real = 0:02:07.5/0:18:16.7 (0.1), mem = 1694.4M
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] =============================================================================================
[12/03 21:37:50    127s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/03 21:37:50    127s] =============================================================================================
[12/03 21:37:50    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:50    127s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    127s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:37:50    127s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:37:50    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    127s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/03 21:37:50    127s] [ OptGetWeight           ]    267   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    127s] [ OptEval                ]    267   0:00:00.2  (  27.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/03 21:37:50    127s] [ OptCommit              ]    267   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:50    127s] [ IncrTimingUpdate       ]     16   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:37:50    127s] [ PostCommitDelayUpdate  ]    267   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.5
[12/03 21:37:50    127s] [ IncrDelayCalc          ]     66   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.6
[12/03 21:37:50    127s] [ MISC                   ]          0:00:00.2  (  30.7 % )     0:00:00.2 /  0:00:00.1    0.3
[12/03 21:37:50    127s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    127s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.5    0.8
[12/03 21:37:50    127s] ---------------------------------------------------------------------------------------------
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] Executing incremental physical updates
[12/03 21:37:50    127s] Executing incremental physical updates
[12/03 21:37:50    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1675.3M
[12/03 21:37:50    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.008, MEM:1633.3M
[12/03 21:37:50    127s] TotalInstCnt at PhyDesignMc Destruction: 4,293
[12/03 21:37:50    127s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1633.27M, totSessionCpu=0:02:07).
[12/03 21:37:50    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1633.3M
[12/03 21:37:50    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.002, MEM:1633.3M
[12/03 21:37:50    127s] **INFO: Flow update: Design is easy to close.
[12/03 21:37:50    127s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:02:07.5/0:18:16.7 (0.1), mem = 1633.3M
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] *** Start incrementalPlace ***
[12/03 21:37:50    127s] User Input Parameters:
[12/03 21:37:50    127s] - Congestion Driven    : On
[12/03 21:37:50    127s] - Timing Driven        : On
[12/03 21:37:50    127s] - Area-Violation Based : On
[12/03 21:37:50    127s] - Start Rollback Level : -5
[12/03 21:37:50    127s] - Legalized            : On
[12/03 21:37:50    127s] - Window Based         : Off
[12/03 21:37:50    127s] - eDen incr mode       : Off
[12/03 21:37:50    127s] - Small incr mode      : Off
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] no activity file in design. spp won't run.
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:37:50    127s] Deleting Lib Analyzer.
[12/03 21:37:50    127s] 
[12/03 21:37:50    127s] TimeStamp Deleting Cell Server End ...
[12/03 21:37:50    127s] Effort level <high> specified for reg2reg path_group
[12/03 21:37:50    127s] No Views given, use default active views for adaptive view pruning
[12/03 21:37:50    127s] SKP will enable view:
[12/03 21:37:50    127s]   wc
[12/03 21:37:50    127s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1633.3M
[12/03 21:37:50    127s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1633.3M
[12/03 21:37:50    127s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1633.3M
[12/03 21:37:50    127s] Starting Early Global Route congestion estimation: mem = 1633.3M
[12/03 21:37:50    127s] (I)       Started Import and model ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Started Create place DB ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Started Import place data ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Started Read instances and placement ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Started Read nets ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       Started Create route DB ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       == Non-default Options ==
[12/03 21:37:50    127s] (I)       Maximum routing layer                              : 6
[12/03 21:37:50    127s] (I)       Number of threads                                  : 1
[12/03 21:37:50    127s] (I)       Use non-blocking free Dbs wires                    : false
[12/03 21:37:50    127s] (I)       Method to set GCell size                           : row
[12/03 21:37:50    127s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:37:50    127s] (I)       Started Import route data (1T) ( Curr Mem: 1633.27 MB )
[12/03 21:37:50    127s] (I)       ============== Pin Summary ==============
[12/03 21:37:50    127s] (I)       +-------+--------+---------+------------+
[12/03 21:37:50    127s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:37:50    127s] (I)       +-------+--------+---------+------------+
[12/03 21:37:50    127s] (I)       |     1 |  13081 |   99.84 |        Pin |
[12/03 21:37:50    127s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:37:50    127s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:37:50    127s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:37:50    127s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:37:51    127s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:37:51    127s] (I)       +-------+--------+---------+------------+
[12/03 21:37:51    127s] (I)       Use row-based GCell size
[12/03 21:37:51    127s] (I)       Use row-based GCell align
[12/03 21:37:51    127s] (I)       GCell unit size   : 7840
[12/03 21:37:51    127s] (I)       GCell multiplier  : 1
[12/03 21:37:51    127s] (I)       GCell row height  : 7840
[12/03 21:37:51    127s] (I)       Actual row height : 7840
[12/03 21:37:51    127s] (I)       GCell align ref   : 507360 507360
[12/03 21:37:51    127s] [NR-eGR] Track table information for default rule: 
[12/03 21:37:51    127s] [NR-eGR] METAL1 has no routable track
[12/03 21:37:51    127s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:37:51    127s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:37:51    127s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:37:51    127s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:37:51    127s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:37:51    127s] (I)       ============== Default via ===============
[12/03 21:37:51    127s] (I)       +---+------------------+-----------------+
[12/03 21:37:51    127s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:37:51    127s] (I)       +---+------------------+-----------------+
[12/03 21:37:51    127s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:37:51    127s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:37:51    127s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:37:51    127s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:37:51    127s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/03 21:37:51    127s] (I)       +---+------------------+-----------------+
[12/03 21:37:51    127s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read routing blockages ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read instance blockages ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read PG blockages ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] [NR-eGR] Read 824 PG shapes
[12/03 21:37:51    127s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read boundary cut boxes ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:37:51    127s] [NR-eGR] #Instance Blockages : 14384
[12/03 21:37:51    127s] [NR-eGR] #PG Blockages       : 824
[12/03 21:37:51    127s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:37:51    127s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:37:51    127s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read blackboxes ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:37:51    127s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read prerouted ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:37:51    127s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read unlegalized nets ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read nets ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] [NR-eGR] Read numTotalNets=4318  numIgnoredNets=0
[12/03 21:37:51    127s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Set up via pillars ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       early_global_route_priority property id does not exist.
[12/03 21:37:51    127s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Model blockages into capacity
[12/03 21:37:51    127s] (I)       Read Num Blocks=15208  Num Prerouted Wires=0  Num CS=0
[12/03 21:37:51    127s] (I)       Started Initialize 3D capacity ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Layer 1 (V) : #blockages 10845 : #preroutes 0
[12/03 21:37:51    127s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:37:51    127s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:37:51    127s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:37:51    127s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:37:51    127s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       -- layer congestion ratio --
[12/03 21:37:51    127s] (I)       Layer 1 : 0.100000
[12/03 21:37:51    127s] (I)       Layer 2 : 0.700000
[12/03 21:37:51    127s] (I)       Layer 3 : 0.700000
[12/03 21:37:51    127s] (I)       Layer 4 : 0.700000
[12/03 21:37:51    127s] (I)       Layer 5 : 0.700000
[12/03 21:37:51    127s] (I)       Layer 6 : 0.700000
[12/03 21:37:51    127s] (I)       ----------------------------
[12/03 21:37:51    127s] (I)       Number of ignored nets                =      0
[12/03 21:37:51    127s] (I)       Number of connected nets              =      0
[12/03 21:37:51    127s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:37:51    127s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:37:51    127s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:37:51    127s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.12 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.13 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Read aux data ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Others data preparation ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:37:51    127s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Started Create route kernel ( Curr Mem: 1633.27 MB )
[12/03 21:37:51    127s] (I)       Ndr track 0 does not exist
[12/03 21:37:51    127s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:37:51    127s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:37:51    127s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:37:51    127s] (I)       Site width          :  1120  (dbu)
[12/03 21:37:51    127s] (I)       Row height          :  7840  (dbu)
[12/03 21:37:51    127s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:37:51    127s] (I)       GCell width         :  7840  (dbu)
[12/03 21:37:51    127s] (I)       GCell height        :  7840  (dbu)
[12/03 21:37:51    127s] (I)       Grid                :   148   206     6
[12/03 21:37:51    127s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:37:51    127s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 21:37:51    127s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 21:37:51    127s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:37:51    127s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:37:51    127s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:37:51    127s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:37:51    127s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:37:51    127s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 21:37:51    127s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:37:51    127s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:37:51    127s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:37:51    127s] (I)       --------------------------------------------------------
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] [NR-eGR] ============ Routing rule table ============
[12/03 21:37:51    127s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/03 21:37:51    127s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:37:51    127s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:37:51    127s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:51    127s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:51    127s] [NR-eGR] ========================================
[12/03 21:37:51    127s] [NR-eGR] 
[12/03 21:37:51    127s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:37:51    127s] (I)       blocked tracks on layer2 : = 128995 / 214446 (60.15%)
[12/03 21:37:51    127s] (I)       blocked tracks on layer3 : = 98987 / 213712 (46.32%)
[12/03 21:37:51    127s] (I)       blocked tracks on layer4 : = 119328 / 214446 (55.64%)
[12/03 21:37:51    127s] (I)       blocked tracks on layer5 : = 119158 / 213712 (55.76%)
[12/03 21:37:51    127s] (I)       blocked tracks on layer6 : = 56559 / 107120 (52.80%)
[12/03 21:37:51    127s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.18 sec, Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Reset routing kernel
[12/03 21:37:51    127s] (I)       Started Global Routing ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Started Initialization ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       totalPins=13088  totalGlobalPin=12775 (97.61%)
[12/03 21:37:51    127s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Started Net group 1 ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Started Generate topology ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       total 2D Cap : 450317 = (212953 H, 237364 V)
[12/03 21:37:51    127s] [NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 6]
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1a Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1a ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Started Pattern routing (1T) ( Curr Mem: 1634.50 MB )
[12/03 21:37:51    127s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Usage: 28575 = (12315 H, 16260 V) = (5.78% H, 6.85% V) = (4.827e+04um H, 6.374e+04um V)
[12/03 21:37:51    127s] (I)       Started Add via demand to 2D ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1b Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1b ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Usage: 28575 = (12315 H, 16260 V) = (5.78% H, 6.85% V) = (4.827e+04um H, 6.374e+04um V)
[12/03 21:37:51    127s] (I)       Overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 1.120140e+05um
[12/03 21:37:51    127s] (I)       Congestion metric : 0.02%H 0.03%V, 0.04%HV
[12/03 21:37:51    127s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 21:37:51    127s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1c Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1c ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Usage: 28575 = (12315 H, 16260 V) = (5.78% H, 6.85% V) = (4.827e+04um H, 6.374e+04um V)
[12/03 21:37:51    127s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1d Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1d ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Usage: 28575 = (12315 H, 16260 V) = (5.78% H, 6.85% V) = (4.827e+04um H, 6.374e+04um V)
[12/03 21:37:51    127s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1e Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1e ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Started Route legalization ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Usage: 28575 = (12315 H, 16260 V) = (5.78% H, 6.85% V) = (4.827e+04um H, 6.374e+04um V)
[12/03 21:37:51    127s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 1.120140e+05um
[12/03 21:37:51    127s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] (I)       ============  Phase 1l Route ============
[12/03 21:37:51    127s] (I)       Started Phase 1l ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Started Layer assignment (1T) ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Started Clean cong LA ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 21:37:51    127s] (I)       Layer  2:      90449     14499        83      112854       99526    (53.14%) 
[12/03 21:37:51    127s] (I)       Layer  3:     116490     12235         0       87710      124264    (41.38%) 
[12/03 21:37:51    127s] (I)       Layer  4:      96189      8343         2      110257      102123    (51.91%) 
[12/03 21:37:51    127s] (I)       Layer  5:      96090      1871         2      111398      100576    (52.55%) 
[12/03 21:37:51    127s] (I)       Layer  6:      50944       819         0       53287       52902    (50.18%) 
[12/03 21:37:51    127s] (I)       Total:        450162     37767        87      475506      479391    (49.80%) 
[12/03 21:37:51    127s] (I)       
[12/03 21:37:51    127s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 21:37:51    127s] [NR-eGR]                        OverCon           OverCon            
[12/03 21:37:51    127s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/03 21:37:51    127s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/03 21:37:51    127s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:51    127s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:51    127s] [NR-eGR]  METAL2  (2)        72( 0.51%)         2( 0.01%)   ( 0.52%) 
[12/03 21:37:51    127s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:51    127s] [NR-eGR]  METAL4  (4)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:37:51    127s] [NR-eGR]  METAL5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:37:51    127s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:51    127s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:51    127s] [NR-eGR] Total               76( 0.10%)         2( 0.00%)   ( 0.10%) 
[12/03 21:37:51    127s] [NR-eGR] 
[12/03 21:37:51    127s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.15 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Started Export 3D cong map ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       total 2D Cap : 453255 = (214045 H, 239210 V)
[12/03 21:37:51    127s] (I)       Started Export 2D cong map ( Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/03 21:37:51    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[12/03 21:37:51    127s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1637.25 MB )
[12/03 21:37:51    127s] Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1637.2M
[12/03 21:37:51    127s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.340, MEM:1637.2M
[12/03 21:37:51    127s] OPERPROF: Starting HotSpotCal at level 1, MEM:1637.2M
[12/03 21:37:51    127s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:51    127s] [hotspot] |            |   max hotspot | total hotspot |
[12/03 21:37:51    127s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:51    127s] [hotspot] | normalized |          0.00 |          0.00 |
[12/03 21:37:51    127s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:51    127s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/03 21:37:51    127s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/03 21:37:51    127s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.010, MEM:1637.2M
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] === incrementalPlace Internal Loop 1 ===
[12/03 21:37:51    127s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/03 21:37:51    127s] OPERPROF: Starting IPInitSPData at level 1, MEM:1637.2M
[12/03 21:37:51    127s] z: 2, totalTracks: 1
[12/03 21:37:51    127s] z: 4, totalTracks: 1
[12/03 21:37:51    127s] z: 6, totalTracks: 1
[12/03 21:37:51    127s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/03 21:37:51    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.2M
[12/03 21:37:51    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1637.2M
[12/03 21:37:51    127s] OPERPROF:   Starting post-place ADS at level 2, MEM:1637.2M
[12/03 21:37:51    127s] ADSU 0.690 -> 0.690. site 42504.000 -> 42504.000. GS 31.360
[12/03 21:37:51    127s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.004, REAL:0.004, MEM:1637.2M
[12/03 21:37:51    127s] OPERPROF:   Starting spMPad at level 2, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:     Starting spContextMPad at level 3, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.003, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.004, MEM:1633.2M
[12/03 21:37:51    127s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1633.2M
[12/03 21:37:51    127s] no activity file in design. spp won't run.
[12/03 21:37:51    127s] [spp] 0
[12/03 21:37:51    127s] [adp] 0:1:1:3
[12/03 21:37:51    127s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.002, MEM:1633.2M
[12/03 21:37:51    127s] SP #FI/SF FL/PI 0/0 4293/0
[12/03 21:37:51    127s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.014, REAL:0.036, MEM:1633.2M
[12/03 21:37:51    127s] PP off. flexM 0
[12/03 21:37:51    127s] OPERPROF: Starting CDPad at level 1, MEM:1633.2M
[12/03 21:37:51    127s] 3DP is on.
[12/03 21:37:51    127s] 3DP OF M2 0.015, M4 0.000. Diff 0, Offset 0
[12/03 21:37:51    127s] design sh 0.127.
[12/03 21:37:51    127s] design sh 0.118.
[12/03 21:37:51    127s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/03 21:37:51    127s] design sh 0.105.
[12/03 21:37:51    127s] CDPadU 0.889 -> 0.799. R=0.690, N=4293, GS=3.920
[12/03 21:37:51    127s] OPERPROF: Finished CDPad at level 1, CPU:0.024, REAL:0.039, MEM:1634.2M
[12/03 21:37:51    127s] OPERPROF: Starting InitSKP at level 1, MEM:1634.2M
[12/03 21:37:51    127s] no activity file in design. spp won't run.
[12/03 21:37:51    127s] no activity file in design. spp won't run.
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:37:51    127s] TLC MultiMap info (StdDelay):
[12/03 21:37:51    127s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:37:51    127s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:37:51    127s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:37:51    127s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:37:51    127s]  Setting StdDelay to: 40.9ps
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:37:51    127s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/03 21:37:51    127s] OPERPROF: Finished InitSKP at level 1, CPU:0.161, REAL:0.163, MEM:1638.4M
[12/03 21:37:51    127s] NP #FI/FS/SF FL/PI: 0/13/0 4293/0
[12/03 21:37:51    127s] no activity file in design. spp won't run.
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] AB Est...
[12/03 21:37:51    127s] OPERPROF: Starting npPlace at level 1, MEM:1640.4M
[12/03 21:37:51    127s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1651.1M
[12/03 21:37:51    127s] Iteration  4: Skipped, with CDP Off
[12/03 21:37:51    127s] 
[12/03 21:37:51    127s] AB Est...
[12/03 21:37:51    127s] OPERPROF: Starting npPlace at level 1, MEM:1651.1M
[12/03 21:37:51    127s] OPERPROF: Finished npPlace at level 1, CPU:0.008, REAL:0.009, MEM:1651.1M
[12/03 21:37:51    127s] Iteration  5: Skipped, with CDP Off
[12/03 21:37:51    127s] OPERPROF: Starting npPlace at level 1, MEM:1651.1M
[12/03 21:37:51    127s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/03 21:37:51    127s] No instances found in the vector
[12/03 21:37:51    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1651.1M, DRC: 0)
[12/03 21:37:51    127s] 0 (out of 0) MH cells were successfully legalized.
[12/03 21:37:52    128s] Iteration  6: Total net bbox = 8.682e+04 (3.65e+04 5.03e+04)
[12/03 21:37:52    128s]               Est.  stn bbox = 1.055e+05 (4.49e+04 6.05e+04)
[12/03 21:37:52    128s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1641.9M
[12/03 21:37:52    128s] OPERPROF: Finished npPlace at level 1, CPU:0.454, REAL:0.462, MEM:1641.9M
[12/03 21:37:52    128s] no activity file in design. spp won't run.
[12/03 21:37:52    128s] NP #FI/FS/SF FL/PI: 0/13/0 4293/0
[12/03 21:37:52    128s] no activity file in design. spp won't run.
[12/03 21:37:52    128s] OPERPROF: Starting npPlace at level 1, MEM:1641.9M
[12/03 21:37:52    128s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/03 21:37:52    128s] No instances found in the vector
[12/03 21:37:52    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1641.9M, DRC: 0)
[12/03 21:37:52    128s] 0 (out of 0) MH cells were successfully legalized.
[12/03 21:37:52    129s] Iteration  7: Total net bbox = 8.970e+04 (3.79e+04 5.18e+04)
[12/03 21:37:52    129s]               Est.  stn bbox = 1.088e+05 (4.66e+04 6.22e+04)
[12/03 21:37:52    129s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1636.9M
[12/03 21:37:52    129s] OPERPROF: Finished npPlace at level 1, CPU:0.813, REAL:0.819, MEM:1636.9M
[12/03 21:37:52    129s] no activity file in design. spp won't run.
[12/03 21:37:52    129s] NP #FI/FS/SF FL/PI: 0/13/0 4293/0
[12/03 21:37:52    129s] no activity file in design. spp won't run.
[12/03 21:37:52    129s] OPERPROF: Starting npPlace at level 1, MEM:1636.9M
[12/03 21:37:52    129s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/03 21:37:52    129s] No instances found in the vector
[12/03 21:37:52    129s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1636.9M, DRC: 0)
[12/03 21:37:52    129s] 0 (out of 0) MH cells were successfully legalized.
[12/03 21:37:53    130s] Iteration  8: Total net bbox = 9.273e+04 (3.95e+04 5.32e+04)
[12/03 21:37:53    130s]               Est.  stn bbox = 1.118e+05 (4.82e+04 6.36e+04)
[12/03 21:37:53    130s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1633.9M
[12/03 21:37:53    130s] OPERPROF: Finished npPlace at level 1, CPU:1.073, REAL:1.084, MEM:1633.9M
[12/03 21:37:54    130s] no activity file in design. spp won't run.
[12/03 21:37:54    130s] NP #FI/FS/SF FL/PI: 0/13/0 4293/0
[12/03 21:37:54    130s] no activity file in design. spp won't run.
[12/03 21:37:54    130s] OPERPROF: Starting npPlace at level 1, MEM:1633.9M
[12/03 21:37:54    130s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/03 21:37:54    130s] No instances found in the vector
[12/03 21:37:54    130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9M, DRC: 0)
[12/03 21:37:54    130s] 0 (out of 0) MH cells were successfully legalized.
[12/03 21:37:56    132s] Iteration  9: Total net bbox = 9.831e+04 (4.26e+04 5.57e+04)
[12/03 21:37:56    132s]               Est.  stn bbox = 1.171e+05 (5.12e+04 6.59e+04)
[12/03 21:37:56    132s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1633.9M
[12/03 21:37:56    132s] OPERPROF: Finished npPlace at level 1, CPU:2.382, REAL:2.390, MEM:1633.9M
[12/03 21:37:56    132s] no activity file in design. spp won't run.
[12/03 21:37:56    132s] NP #FI/FS/SF FL/PI: 0/13/0 4293/0
[12/03 21:37:56    132s] no activity file in design. spp won't run.
[12/03 21:37:56    132s] OPERPROF: Starting npPlace at level 1, MEM:1633.9M
[12/03 21:37:56    132s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/03 21:37:56    132s] No instances found in the vector
[12/03 21:37:56    132s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9M, DRC: 0)
[12/03 21:37:56    132s] 0 (out of 0) MH cells were successfully legalized.
[12/03 21:37:57    133s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] Iteration 10: Total net bbox = 9.826e+04 (4.30e+04 5.53e+04)
[12/03 21:37:57    133s]               Est.  stn bbox = 1.169e+05 (5.15e+04 6.54e+04)
[12/03 21:37:57    133s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1633.9M
[12/03 21:37:57    133s] OPERPROF: Finished npPlace at level 1, CPU:1.020, REAL:1.028, MEM:1633.9M
[12/03 21:37:57    133s] Move report: Timing Driven Placement moves 4293 insts, mean move: 13.99 um, max move: 161.98 um 
[12/03 21:37:57    133s] 	Max move on inst (cpu/datapath/shifterUnit/FE_OFC73_src1_14): (439.04, 445.76) --> (469.51, 314.25)
[12/03 21:37:57    133s] no activity file in design. spp won't run.
[12/03 21:37:57    133s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1633.9M
[12/03 21:37:57    133s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 21:37:57    133s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.002, REAL:0.002, MEM:1633.9M
[12/03 21:37:57    133s] 
[12/03 21:37:57    133s] Finished Incremental Placement (cpu=0:00:06.1, real=0:00:06.0, mem=1633.9M)
[12/03 21:37:57    133s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/03 21:37:57    133s] Type 'man IMPSP-9025' for more detail.
[12/03 21:37:57    133s] CongRepair sets shifter mode to gplace
[12/03 21:37:57    133s] TDRefine: refinePlace mode is spiral
[12/03 21:37:57    133s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1633.9M
[12/03 21:37:57    133s] z: 2, totalTracks: 1
[12/03 21:37:57    133s] z: 4, totalTracks: 1
[12/03 21:37:57    133s] z: 6, totalTracks: 1
[12/03 21:37:57    133s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:37:57    133s] All LLGs are deleted
[12/03 21:37:57    133s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1633.9M
[12/03 21:37:57    133s] Core basic site is core7T
[12/03 21:37:57    133s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:1633.9M
[12/03 21:37:57    133s] Fast DP-INIT is on for default
[12/03 21:37:57    133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:37:57    133s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.002, REAL:0.019, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:         Starting CMU at level 5, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.005, MEM:1633.9M
[12/03 21:37:57    133s] 
[12/03 21:37:57    133s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:57    133s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.028, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:57    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9MB).
[12/03 21:37:57    133s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.035, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.006, REAL:0.036, MEM:1633.9M
[12/03 21:37:57    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4150751.2
[12/03 21:37:57    133s] OPERPROF:   Starting RefinePlace at level 2, MEM:1633.9M
[12/03 21:37:57    133s] *** Starting refinePlace (0:02:14 mem=1633.9M) ***
[12/03 21:37:57    133s] Total net bbox length = 9.995e+04 (4.453e+04 5.542e+04) (ext = 4.719e+02)
[12/03 21:37:57    133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:37:57    133s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1633.9M
[12/03 21:37:57    133s] Starting refinePlace ...
[12/03 21:37:57    133s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/03 21:37:57    133s] ** Cut row section cpu time 0:00:00.0.
[12/03 21:37:57    133s]    Spread Effort: high, pre-route mode, useDDP on.
[12/03 21:37:57    133s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9MB) @(0:02:14 - 0:02:14).
[12/03 21:37:57    133s] Move report: preRPlace moves 4293 insts, mean move: 1.15 um, max move: 3.71 um 
[12/03 21:37:57    133s] 	Max move on inst (cpu/datapath/regFile/U1091): (358.93, 369.42) --> (357.28, 367.36)
[12/03 21:37:57    133s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/03 21:37:57    133s] wireLenOptFixPriorityInst 0 inst fixed
[12/03 21:37:57    133s] Placement tweakage begins.
[12/03 21:37:57    133s] wire length = 1.184e+05
[12/03 21:37:57    133s] wire length = 1.133e+05
[12/03 21:37:57    133s] Placement tweakage ends.
[12/03 21:37:57    133s] Move report: tweak moves 645 insts, mean move: 4.32 um, max move: 15.12 um 
[12/03 21:37:57    133s] 	Max move on inst (cpu/datapath/regFile/U1402): (335.44, 406.56) --> (350.56, 406.56)
[12/03 21:37:57    133s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1633.9MB) @(0:02:14 - 0:02:14).
[12/03 21:37:57    133s] 
[12/03 21:37:57    133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[12/03 21:37:57    133s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/03 21:37:57    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9MB) @(0:02:14 - 0:02:14).
[12/03 21:37:57    133s] Move report: Detail placement moves 4293 insts, mean move: 1.76 um, max move: 16.31 um 
[12/03 21:37:57    133s] 	Max move on inst (cpu/datapath/regFile/U1391): (354.41, 326.07) --> (339.92, 324.24)
[12/03 21:37:57    133s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1633.9MB
[12/03 21:37:57    133s] Statistics of distance of Instance movement in refine placement:
[12/03 21:37:57    133s]   maximum (X+Y) =        16.31 um
[12/03 21:37:57    133s]   inst (cpu/datapath/regFile/U1391) with max move: (354.408, 326.065) -> (339.92, 324.24)
[12/03 21:37:57    133s]   mean    (X+Y) =         1.76 um
[12/03 21:37:57    133s] Summary Report:
[12/03 21:37:57    133s] Instances move: 4293 (out of 4293 movable)
[12/03 21:37:57    133s] Instances flipped: 0
[12/03 21:37:57    133s] Mean displacement: 1.76 um
[12/03 21:37:57    133s] Max displacement: 16.31 um (Instance: cpu/datapath/regFile/U1391) (354.408, 326.065) -> (339.92, 324.24)
[12/03 21:37:57    133s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[12/03 21:37:57    133s] Total instances moved : 4293
[12/03 21:37:57    133s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.194, REAL:0.227, MEM:1633.9M
[12/03 21:37:57    133s] Total net bbox length = 9.611e+04 (4.035e+04 5.575e+04) (ext = 4.886e+02)
[12/03 21:37:57    133s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1633.9MB
[12/03 21:37:57    133s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1633.9MB) @(0:02:14 - 0:02:14).
[12/03 21:37:57    133s] *** Finished refinePlace (0:02:14 mem=1633.9M) ***
[12/03 21:37:57    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4150751.2
[12/03 21:37:57    133s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.199, REAL:0.254, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.298, MEM:1633.9M
[12/03 21:37:57    133s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1633.9M
[12/03 21:37:57    133s] Starting Early Global Route congestion estimation: mem = 1633.9M
[12/03 21:37:57    133s] (I)       Started Import and model ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Create place DB ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Import place data ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read instances and placement ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read nets ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Create route DB ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       == Non-default Options ==
[12/03 21:37:57    133s] (I)       Maximum routing layer                              : 6
[12/03 21:37:57    133s] (I)       Number of threads                                  : 1
[12/03 21:37:57    133s] (I)       Use non-blocking free Dbs wires                    : false
[12/03 21:37:57    133s] (I)       Method to set GCell size                           : row
[12/03 21:37:57    133s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:37:57    133s] (I)       Started Import route data (1T) ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       ============== Pin Summary ==============
[12/03 21:37:57    133s] (I)       +-------+--------+---------+------------+
[12/03 21:37:57    133s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:37:57    133s] (I)       +-------+--------+---------+------------+
[12/03 21:37:57    133s] (I)       |     1 |  13081 |   99.84 |        Pin |
[12/03 21:37:57    133s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:37:57    133s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:37:57    133s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:37:57    133s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:37:57    133s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:37:57    133s] (I)       +-------+--------+---------+------------+
[12/03 21:37:57    133s] (I)       Use row-based GCell size
[12/03 21:37:57    133s] (I)       Use row-based GCell align
[12/03 21:37:57    133s] (I)       GCell unit size   : 7840
[12/03 21:37:57    133s] (I)       GCell multiplier  : 1
[12/03 21:37:57    133s] (I)       GCell row height  : 7840
[12/03 21:37:57    133s] (I)       Actual row height : 7840
[12/03 21:37:57    133s] (I)       GCell align ref   : 507360 507360
[12/03 21:37:57    133s] [NR-eGR] Track table information for default rule: 
[12/03 21:37:57    133s] [NR-eGR] METAL1 has no routable track
[12/03 21:37:57    133s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:37:57    133s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:37:57    133s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:37:57    133s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:37:57    133s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:37:57    133s] (I)       ============== Default via ===============
[12/03 21:37:57    133s] (I)       +---+------------------+-----------------+
[12/03 21:37:57    133s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:37:57    133s] (I)       +---+------------------+-----------------+
[12/03 21:37:57    133s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:37:57    133s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:37:57    133s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:37:57    133s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:37:57    133s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/03 21:37:57    133s] (I)       +---+------------------+-----------------+
[12/03 21:37:57    133s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read routing blockages ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read instance blockages ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read PG blockages ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] [NR-eGR] Read 824 PG shapes
[12/03 21:37:57    133s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read boundary cut boxes ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:37:57    133s] [NR-eGR] #Instance Blockages : 14384
[12/03 21:37:57    133s] [NR-eGR] #PG Blockages       : 824
[12/03 21:37:57    133s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:37:57    133s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:37:57    133s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read blackboxes ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:37:57    133s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read prerouted ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:37:57    133s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read unlegalized nets ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read nets ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] [NR-eGR] Read numTotalNets=4318  numIgnoredNets=0
[12/03 21:37:57    133s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Set up via pillars ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       early_global_route_priority property id does not exist.
[12/03 21:37:57    133s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Model blockages into capacity
[12/03 21:37:57    133s] (I)       Read Num Blocks=15208  Num Prerouted Wires=0  Num CS=0
[12/03 21:37:57    133s] (I)       Started Initialize 3D capacity ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Layer 1 (V) : #blockages 10845 : #preroutes 0
[12/03 21:37:57    133s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:37:57    133s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:37:57    133s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:37:57    133s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:37:57    133s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       -- layer congestion ratio --
[12/03 21:37:57    133s] (I)       Layer 1 : 0.100000
[12/03 21:37:57    133s] (I)       Layer 2 : 0.700000
[12/03 21:37:57    133s] (I)       Layer 3 : 0.700000
[12/03 21:37:57    133s] (I)       Layer 4 : 0.700000
[12/03 21:37:57    133s] (I)       Layer 5 : 0.700000
[12/03 21:37:57    133s] (I)       Layer 6 : 0.700000
[12/03 21:37:57    133s] (I)       ----------------------------
[12/03 21:37:57    133s] (I)       Number of ignored nets                =      0
[12/03 21:37:57    133s] (I)       Number of connected nets              =      0
[12/03 21:37:57    133s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:37:57    133s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:37:57    133s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:37:57    133s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.13 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.15 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Read aux data ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Others data preparation ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:37:57    133s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Create route kernel ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Ndr track 0 does not exist
[12/03 21:37:57    133s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:37:57    133s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:37:57    133s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:37:57    133s] (I)       Site width          :  1120  (dbu)
[12/03 21:37:57    133s] (I)       Row height          :  7840  (dbu)
[12/03 21:37:57    133s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:37:57    133s] (I)       GCell width         :  7840  (dbu)
[12/03 21:37:57    133s] (I)       GCell height        :  7840  (dbu)
[12/03 21:37:57    133s] (I)       Grid                :   148   206     6
[12/03 21:37:57    133s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:37:57    133s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 21:37:57    133s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 21:37:57    133s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:37:57    133s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:37:57    133s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:37:57    133s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:37:57    133s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:37:57    133s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 21:37:57    133s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:37:57    133s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:37:57    133s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:37:57    133s] (I)       --------------------------------------------------------
[12/03 21:37:57    133s] 
[12/03 21:37:57    133s] [NR-eGR] ============ Routing rule table ============
[12/03 21:37:57    133s] [NR-eGR] Rule id: 0  Nets: 4311 
[12/03 21:37:57    133s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:37:57    133s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:37:57    133s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:57    133s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:37:57    133s] [NR-eGR] ========================================
[12/03 21:37:57    133s] [NR-eGR] 
[12/03 21:37:57    133s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:37:57    133s] (I)       blocked tracks on layer2 : = 129710 / 214446 (60.49%)
[12/03 21:37:57    133s] (I)       blocked tracks on layer3 : = 98987 / 213712 (46.32%)
[12/03 21:37:57    133s] (I)       blocked tracks on layer4 : = 119328 / 214446 (55.64%)
[12/03 21:37:57    133s] (I)       blocked tracks on layer5 : = 119158 / 213712 (55.76%)
[12/03 21:37:57    133s] (I)       blocked tracks on layer6 : = 56559 / 107120 (52.80%)
[12/03 21:37:57    133s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.19 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Reset routing kernel
[12/03 21:37:57    133s] (I)       Started Global Routing ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Initialization ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       totalPins=13088  totalGlobalPin=12769 (97.56%)
[12/03 21:37:57    133s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Net group 1 ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Generate topology ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       total 2D Cap : 449916 = (212953 H, 236963 V)
[12/03 21:37:57    133s] [NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 6]
[12/03 21:37:57    133s] (I)       
[12/03 21:37:57    133s] (I)       ============  Phase 1a Route ============
[12/03 21:37:57    133s] (I)       Started Phase 1a ( Curr Mem: 1633.86 MB )
[12/03 21:37:57    133s] (I)       Started Pattern routing (1T) ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Usage: 28067 = (12066 H, 16001 V) = (5.67% H, 6.75% V) = (4.730e+04um H, 6.272e+04um V)
[12/03 21:37:58    133s] (I)       Started Add via demand to 2D ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] (I)       ============  Phase 1b Route ============
[12/03 21:37:58    133s] (I)       Started Phase 1b ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Usage: 28067 = (12066 H, 16001 V) = (5.67% H, 6.75% V) = (4.730e+04um H, 6.272e+04um V)
[12/03 21:37:58    133s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.100226e+05um
[12/03 21:37:58    133s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/03 21:37:58    133s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 21:37:58    133s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] (I)       ============  Phase 1c Route ============
[12/03 21:37:58    133s] (I)       Started Phase 1c ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Usage: 28067 = (12066 H, 16001 V) = (5.67% H, 6.75% V) = (4.730e+04um H, 6.272e+04um V)
[12/03 21:37:58    133s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] (I)       ============  Phase 1d Route ============
[12/03 21:37:58    133s] (I)       Started Phase 1d ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Usage: 28067 = (12066 H, 16001 V) = (5.67% H, 6.75% V) = (4.730e+04um H, 6.272e+04um V)
[12/03 21:37:58    133s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] (I)       ============  Phase 1e Route ============
[12/03 21:37:58    133s] (I)       Started Phase 1e ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Route legalization ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Usage: 28067 = (12066 H, 16001 V) = (5.67% H, 6.75% V) = (4.730e+04um H, 6.272e+04um V)
[12/03 21:37:58    133s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.100226e+05um
[12/03 21:37:58    133s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] (I)       ============  Phase 1l Route ============
[12/03 21:37:58    133s] (I)       Started Phase 1l ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Layer assignment (1T) ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Clean cong LA ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 21:37:58    133s] (I)       Layer  2:      90143     14049        51      112875       99505    (53.15%) 
[12/03 21:37:58    133s] (I)       Layer  3:     116490     12230         0       87710      124264    (41.38%) 
[12/03 21:37:58    133s] (I)       Layer  4:      96189      8049         2      110257      102123    (51.91%) 
[12/03 21:37:58    133s] (I)       Layer  5:      96090      1769         6      111398      100576    (52.55%) 
[12/03 21:37:58    133s] (I)       Layer  6:      50944      1229         0       53287       52902    (50.18%) 
[12/03 21:37:58    133s] (I)       Total:        449856     37326        59      475527      479370    (49.80%) 
[12/03 21:37:58    133s] (I)       
[12/03 21:37:58    133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 21:37:58    133s] [NR-eGR]                        OverCon           OverCon            
[12/03 21:37:58    133s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/03 21:37:58    133s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/03 21:37:58    133s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:58    133s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:58    133s] [NR-eGR]  METAL2  (2)        49( 0.34%)         0( 0.00%)   ( 0.34%) 
[12/03 21:37:58    133s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:58    133s] [NR-eGR]  METAL4  (4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/03 21:37:58    133s] [NR-eGR]  METAL5  (5)         2( 0.01%)         1( 0.01%)   ( 0.02%) 
[12/03 21:37:58    133s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/03 21:37:58    133s] [NR-eGR] ---------------------------------------------------------------
[12/03 21:37:58    133s] [NR-eGR] Total               52( 0.07%)         1( 0.00%)   ( 0.07%) 
[12/03 21:37:58    133s] [NR-eGR] 
[12/03 21:37:58    133s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.17 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Export 3D cong map ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       total 2D Cap : 452941 = (214045 H, 238896 V)
[12/03 21:37:58    133s] (I)       Started Export 2D cong map ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[12/03 21:37:58    133s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[12/03 21:37:58    133s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1633.9M
[12/03 21:37:58    133s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.064, REAL:0.370, MEM:1633.9M
[12/03 21:37:58    133s] OPERPROF: Starting HotSpotCal at level 1, MEM:1633.9M
[12/03 21:37:58    133s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:58    133s] [hotspot] |            |   max hotspot | total hotspot |
[12/03 21:37:58    133s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:58    133s] [hotspot] | normalized |          0.00 |          0.00 |
[12/03 21:37:58    133s] [hotspot] +------------+---------------+---------------+
[12/03 21:37:58    133s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/03 21:37:58    133s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/03 21:37:58    133s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:1633.9M
[12/03 21:37:58    133s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1633.9M
[12/03 21:37:58    133s] Starting Early Global Route wiring: mem = 1633.9M
[12/03 21:37:58    133s] (I)       ============= Track Assignment ============
[12/03 21:37:58    133s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Track Assignment (1T) ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/03 21:37:58    133s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Run Multi-thread track assignment
[12/03 21:37:58    133s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] (I)       Started Export ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Started Export DB wires ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Started Export all nets ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Started Set wire vias ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    133s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:58    133s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13081
[12/03 21:37:58    133s] [NR-eGR] METAL2  (2V) length: 3.223051e+04um, number of vias: 17008
[12/03 21:37:58    134s] [NR-eGR] METAL3  (3H) length: 4.365732e+04um, number of vias: 3219
[12/03 21:37:58    134s] [NR-eGR] METAL4  (4V) length: 3.070467e+04um, number of vias: 475
[12/03 21:37:58    134s] [NR-eGR] METAL5  (5H) length: 5.593280e+03um, number of vias: 115
[12/03 21:37:58    134s] [NR-eGR] METAL6  (6V) length: 4.825475e+03um, number of vias: 0
[12/03 21:37:58    134s] [NR-eGR] Total length: 1.170112e+05um, number of vias: 33898
[12/03 21:37:58    134s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:58    134s] [NR-eGR] Total eGR-routed clock nets wire length: 3.712200e+03um 
[12/03 21:37:58    134s] [NR-eGR] --------------------------------------------------------------------------
[12/03 21:37:58    134s] (I)       Started Update net boxes ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Started Update timing ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Started Postprocess design ( Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[12/03 21:37:58    134s] Early Global Route wiring runtime: 0.12 seconds, mem = 1633.9M
[12/03 21:37:58    134s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.052, REAL:0.120, MEM:1633.9M
[12/03 21:37:58    134s] 0 delay mode for cte disabled.
[12/03 21:37:58    134s] SKP cleared!
[12/03 21:37:58    134s] 
[12/03 21:37:58    134s] *** Finished incrementalPlace (cpu=0:00:06.5, real=0:00:08.0)***
[12/03 21:37:58    134s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1633.9M
[12/03 21:37:58    134s] All LLGs are deleted
[12/03 21:37:58    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1633.9M
[12/03 21:37:58    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/03 21:37:58    134s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.002, MEM:1631.9M
[12/03 21:37:58    134s] Start to check current routing status for nets...
[12/03 21:37:58    134s] All nets are already routed correctly.
[12/03 21:37:58    134s] End to check current routing status for nets (mem=1631.9M)
[12/03 21:37:58    134s] 
[12/03 21:37:58    134s] Creating Lib Analyzer ...
[12/03 21:37:58    134s] 
[12/03 21:37:58    134s] Trim Metal Layers:
[12/03 21:37:58    134s] LayerId::1 widthSet size::4
[12/03 21:37:58    134s] LayerId::2 widthSet size::4
[12/03 21:37:58    134s] LayerId::3 widthSet size::4
[12/03 21:37:58    134s] LayerId::4 widthSet size::4
[12/03 21:37:58    134s] LayerId::5 widthSet size::4
[12/03 21:37:58    134s] LayerId::6 widthSet size::3
[12/03 21:37:58    134s] Updating RC grid for preRoute extraction ...
[12/03 21:37:58    134s] eee: pegSigSF::1.070000
[12/03 21:37:58    134s] Initializing multi-corner capacitance tables ... 
[12/03 21:37:58    134s] Initializing multi-corner resistance tables ...
[12/03 21:37:58    134s] eee: l::1 avDens::0.122929 usedTrk::671.133978 availTrk::5459.525265 sigTrk::671.133978
[12/03 21:37:58    134s] eee: l::2 avDens::0.163930 usedTrk::827.489134 availTrk::5047.817339 sigTrk::827.489134
[12/03 21:37:58    134s] eee: l::3 avDens::0.216839 usedTrk::1116.850814 availTrk::5150.610434 sigTrk::1116.850814
[12/03 21:37:58    134s] eee: l::4 avDens::0.154885 usedTrk::854.902955 availTrk::5519.592047 sigTrk::854.902955
[12/03 21:37:58    134s] eee: l::5 avDens::0.035711 usedTrk::177.113367 availTrk::4959.592047 sigTrk::177.113367
[12/03 21:37:58    134s] eee: l::6 avDens::0.083741 usedTrk::123.098852 availTrk::1470.000000 sigTrk::123.098852
[12/03 21:37:58    134s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:58    134s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280082 ; uaWl: 1.000000 ; uaWlH: 0.351448 ; aWlH: 0.000000 ; Pmax: 0.863200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 80 ; 
[12/03 21:37:58    134s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:37:58    134s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:37:58    134s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:37:58    134s] 
[12/03 21:37:58    134s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:58    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=1637.9M
[12/03 21:37:58    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=1637.9M
[12/03 21:37:58    134s] Creating Lib Analyzer, finished. 
[12/03 21:37:58    134s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4306 and nets=4505 using extraction engine 'preRoute' .
[12/03 21:37:58    134s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:37:58    134s] RC Extraction called in multi-corner(2) mode.
[12/03 21:37:58    134s] RCMode: PreRoute
[12/03 21:37:58    134s]       RC Corner Indexes            0       1   
[12/03 21:37:58    134s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:37:58    134s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:58    134s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:58    134s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:37:58    134s] Shrink Factor                : 1.00000
[12/03 21:37:58    134s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/03 21:37:58    134s] Using capacitance table file ...
[12/03 21:37:58    134s] 
[12/03 21:37:58    134s] Trim Metal Layers:
[12/03 21:37:58    134s] LayerId::1 widthSet size::4
[12/03 21:37:58    134s] LayerId::2 widthSet size::4
[12/03 21:37:58    134s] LayerId::3 widthSet size::4
[12/03 21:37:58    134s] LayerId::4 widthSet size::4
[12/03 21:37:58    134s] LayerId::5 widthSet size::4
[12/03 21:37:58    134s] LayerId::6 widthSet size::3
[12/03 21:37:58    134s] Updating RC grid for preRoute extraction ...
[12/03 21:37:58    134s] eee: pegSigSF::1.070000
[12/03 21:37:58    134s] Initializing multi-corner capacitance tables ... 
[12/03 21:37:58    134s] Initializing multi-corner resistance tables ...
[12/03 21:37:58    134s] eee: l::1 avDens::0.122929 usedTrk::671.133978 availTrk::5459.525265 sigTrk::671.133978
[12/03 21:37:58    134s] eee: l::2 avDens::0.163930 usedTrk::827.489134 availTrk::5047.817339 sigTrk::827.489134
[12/03 21:37:58    134s] eee: l::3 avDens::0.216839 usedTrk::1116.850814 availTrk::5150.610434 sigTrk::1116.850814
[12/03 21:37:58    134s] eee: l::4 avDens::0.154885 usedTrk::854.902955 availTrk::5519.592047 sigTrk::854.902955
[12/03 21:37:58    134s] eee: l::5 avDens::0.035711 usedTrk::177.113367 availTrk::4959.592047 sigTrk::177.113367
[12/03 21:37:58    134s] eee: l::6 avDens::0.083741 usedTrk::123.098852 availTrk::1470.000000 sigTrk::123.098852
[12/03 21:37:58    134s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:37:58    134s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280082 ; uaWl: 1.000000 ; uaWlH: 0.351448 ; aWlH: 0.000000 ; Pmax: 0.863200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 80 ; 
[12/03 21:37:58    134s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1637.875M)
[12/03 21:37:58    134s] Compute RC Scale Done ...
[12/03 21:37:58    134s] **optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1492.7M, totSessionCpu=0:02:14 **
[12/03 21:37:58    134s] #################################################################################
[12/03 21:37:58    134s] # Design Stage: PreRoute
[12/03 21:37:58    134s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:37:58    134s] # Design Mode: 180nm
[12/03 21:37:58    134s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:37:58    134s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:37:58    134s] # Signoff Settings: SI Off 
[12/03 21:37:58    134s] #################################################################################
[12/03 21:37:58    134s] Calculate delays in BcWc mode...
[12/03 21:37:58    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 1631.9M, InitMEM = 1631.9M)
[12/03 21:37:58    134s] Start delay calculation (fullDC) (1 T). (MEM=1631.89)
[12/03 21:37:58    134s] End AAE Lib Interpolated Model. (MEM=1643.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:37:58    134s] Total number of fetched objects 4303
[12/03 21:37:58    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:37:58    134s] End delay calculation. (MEM=1651.84 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:37:58    134s] End delay calculation (fullDC). (MEM=1651.84 CPU=0:00:00.4 REAL=0:00:00.0)
[12/03 21:37:58    134s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1651.8M) ***
[12/03 21:37:59    134s] *** IncrReplace #1 [finish] : cpu/real = 0:00:07.2/0:00:08.2 (0.9), totSession cpu/real = 0:02:14.7/0:18:24.9 (0.1), mem = 1651.8M
[12/03 21:37:59    134s] 
[12/03 21:37:59    134s] =============================================================================================
[12/03 21:37:59    134s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/03 21:37:59    134s] =============================================================================================
[12/03 21:37:59    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:59    134s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    134s] [ ExtractRC              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.7
[12/03 21:37:59    134s] [ FullDelayCalc          ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/03 21:37:59    134s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    134s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:37:59    134s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    134s] [ MISC                   ]          0:00:07.6  (  93.3 % )     0:00:07.6 /  0:00:06.7    0.9
[12/03 21:37:59    134s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    134s]  IncrReplace #1 TOTAL               0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:07.2    0.9
[12/03 21:37:59    134s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    134s] 
[12/03 21:37:59    134s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:59    134s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:59    134s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:59    134s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:37:59    134s] *** Timing Is met
[12/03 21:37:59    134s] *** Check timing (0:00:00.0)
[12/03 21:37:59    134s] *** Timing Is met
[12/03 21:37:59    134s] *** Check timing (0:00:00.0)
[12/03 21:37:59    134s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/03 21:37:59    134s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:37:59    134s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:37:59    134s] Info: 7 io nets excluded
[12/03 21:37:59    134s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:37:59    134s] Type 'man IMPECO-560' for more detail.
[12/03 21:37:59    134s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:37:59    134s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:37:59    134s] *Info: 2 ununiquified hinsts
[12/03 21:37:59    134s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:37:59    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1667.8M
[12/03 21:37:59    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1667.8M
[12/03 21:37:59    134s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:37:59    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=1686.9M
[12/03 21:37:59    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:1686.9M
[12/03 21:37:59    134s] z: 2, totalTracks: 1
[12/03 21:37:59    134s] z: 4, totalTracks: 1
[12/03 21:37:59    134s] z: 6, totalTracks: 1
[12/03 21:37:59    134s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/03 21:37:59    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1686.9M
[12/03 21:37:59    134s] Core basic site is core7T
[12/03 21:37:59    134s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:1686.9M
[12/03 21:37:59    134s] Fast DP-INIT is on for default
[12/03 21:37:59    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:37:59    134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.013, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:     Starting CMU at level 3, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1686.9M
[12/03 21:37:59    134s] 
[12/03 21:37:59    134s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:37:59    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.024, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1686.9M
[12/03 21:37:59    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1686.9MB).
[12/03 21:37:59    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.037, MEM:1686.9M
[12/03 21:37:59    134s] TotalInstCnt at PhyDesignMc Initialization: 4,293
[12/03 21:37:59    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=1686.9M
[12/03 21:37:59    134s] Begin: Area Reclaim Optimization
[12/03 21:37:59    134s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:02:14.8/0:18:25.1 (0.1), mem = 1686.9M
[12/03 21:37:59    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.7
[12/03 21:37:59    134s] ### Creating RouteCongInterface, started
[12/03 21:37:59    134s] 
[12/03 21:37:59    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/03 21:37:59    134s] 
[12/03 21:37:59    134s] #optDebug: {0, 1.000}
[12/03 21:37:59    134s] ### Creating RouteCongInterface, finished
[12/03 21:37:59    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1686.9M
[12/03 21:37:59    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1686.9M
[12/03 21:37:59    134s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1686.9M
[12/03 21:37:59    134s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1686.9M
[12/03 21:37:59    134s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.03
[12/03 21:37:59    134s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:59    134s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/03 21:37:59    134s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:59    134s] |   69.03%|        -|   0.000|   0.000|   0:00:00.0| 1702.9M|
[12/03 21:37:59    134s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/03 21:37:59    134s] |   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
[12/03 21:37:59    135s] |   68.99%|        3|   0.000|   0.000|   0:00:00.0| 1702.9M|
[12/03 21:37:59    135s] |   68.99%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
[12/03 21:37:59    135s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/03 21:37:59    135s] |   68.99%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
[12/03 21:37:59    135s] +---------+---------+--------+--------+------------+--------+
[12/03 21:37:59    135s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.99
[12/03 21:37:59    135s] 
[12/03 21:37:59    135s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 0 **
[12/03 21:37:59    135s] --------------------------------------------------------------
[12/03 21:37:59    135s] |                                   | Total     | Sequential |
[12/03 21:37:59    135s] --------------------------------------------------------------
[12/03 21:37:59    135s] | Num insts resized                 |       0  |       0    |
[12/03 21:37:59    135s] | Num insts undone                  |       0  |       0    |
[12/03 21:37:59    135s] | Num insts Downsized               |       0  |       0    |
[12/03 21:37:59    135s] | Num insts Samesized               |       0  |       0    |
[12/03 21:37:59    135s] | Num insts Upsized                 |       0  |       0    |
[12/03 21:37:59    135s] | Num multiple commits+uncommits    |       0  |       -    |
[12/03 21:37:59    135s] --------------------------------------------------------------
[12/03 21:37:59    135s] Bottom Preferred Layer:
[12/03 21:37:59    135s]     None
[12/03 21:37:59    135s] Via Pillar Rule:
[12/03 21:37:59    135s]     None
[12/03 21:37:59    135s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[12/03 21:37:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1702.9M
[12/03 21:37:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:       Starting CMU at level 4, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.000, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.006, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.004, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.030, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.035, MEM:1697.9M
[12/03 21:37:59    135s] TDRefine: refinePlace mode is spiral
[12/03 21:37:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4150751.3
[12/03 21:37:59    135s] OPERPROF: Starting RefinePlace at level 1, MEM:1697.9M
[12/03 21:37:59    135s] *** Starting refinePlace (0:02:15 mem=1697.9M) ***
[12/03 21:37:59    135s] Total net bbox length = 9.589e+04 (4.034e+04 5.555e+04) (ext = 4.886e+02)
[12/03 21:37:59    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:37:59    135s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1697.9M
[12/03 21:37:59    135s] Starting refinePlace ...
[12/03 21:37:59    135s] One DDP V2 for no tweak run.
[12/03 21:37:59    135s] 
[12/03 21:37:59    135s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[12/03 21:37:59    135s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/03 21:37:59    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1697.9MB) @(0:02:15 - 0:02:15).
[12/03 21:37:59    135s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:37:59    135s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.9MB
[12/03 21:37:59    135s] Statistics of distance of Instance movement in refine placement:
[12/03 21:37:59    135s]   maximum (X+Y) =         0.00 um
[12/03 21:37:59    135s]   mean    (X+Y) =         0.00 um
[12/03 21:37:59    135s] Summary Report:
[12/03 21:37:59    135s] Instances move: 0 (out of 4290 movable)
[12/03 21:37:59    135s] Instances flipped: 0
[12/03 21:37:59    135s] Mean displacement: 0.00 um
[12/03 21:37:59    135s] Max displacement: 0.00 um 
[12/03 21:37:59    135s] Total instances moved : 0
[12/03 21:37:59    135s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.036, MEM:1697.9M
[12/03 21:37:59    135s] Total net bbox length = 9.589e+04 (4.034e+04 5.555e+04) (ext = 4.886e+02)
[12/03 21:37:59    135s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.9MB
[12/03 21:37:59    135s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1697.9MB) @(0:02:15 - 0:02:15).
[12/03 21:37:59    135s] *** Finished refinePlace (0:02:15 mem=1697.9M) ***
[12/03 21:37:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4150751.3
[12/03 21:37:59    135s] OPERPROF: Finished RefinePlace at level 1, CPU:0.036, REAL:0.061, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1697.9M
[12/03 21:37:59    135s] *** maximum move = 0.00 um ***
[12/03 21:37:59    135s] *** Finished re-routing un-routed nets (1697.9M) ***
[12/03 21:37:59    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Starting CMU at level 3, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.003, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.011, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1697.9M
[12/03 21:37:59    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.017, MEM:1697.9M
[12/03 21:37:59    135s] 
[12/03 21:37:59    135s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1697.9M) ***
[12/03 21:37:59    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.7
[12/03 21:37:59    135s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.7 (0.6), totSession cpu/real = 0:02:15.3/0:18:25.8 (0.1), mem = 1697.9M
[12/03 21:37:59    135s] 
[12/03 21:37:59    135s] =============================================================================================
[12/03 21:37:59    135s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/03 21:37:59    135s] =============================================================================================
[12/03 21:37:59    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:37:59    135s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    135s] [ RefinePlace            ]      1   0:00:00.2  (  21.4 % )     0:00:00.2 /  0:00:00.1    0.5
[12/03 21:37:59    135s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:37:59    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ OptSingleIteration     ]      4   0:00:00.1  (   7.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/03 21:37:59    135s] [ OptGetWeight           ]    180   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ OptEval                ]    180   0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/03 21:37:59    135s] [ OptCommit              ]    180   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/03 21:37:59    135s] [ PostCommitDelayUpdate  ]    180   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/03 21:37:59    135s] [ IncrDelayCalc          ]     11   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:37:59    135s] [ MISC                   ]          0:00:00.3  (  45.1 % )     0:00:00.3 /  0:00:00.1    0.4
[12/03 21:37:59    135s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    135s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.4    0.6
[12/03 21:37:59    135s] ---------------------------------------------------------------------------------------------
[12/03 21:37:59    135s] 
[12/03 21:37:59    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1678.8M
[12/03 21:37:59    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:1636.8M
[12/03 21:37:59    135s] TotalInstCnt at PhyDesignMc Destruction: 4,290
[12/03 21:37:59    135s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1636.84M, totSessionCpu=0:02:15).
[12/03 21:37:59    135s] **INFO: Flow update: Design timing is met.
[12/03 21:38:00    135s] Begin: GigaOpt postEco DRV Optimization
[12/03 21:38:00    135s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/03 21:38:00    135s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:15.3/0:18:25.9 (0.1), mem = 1636.8M
[12/03 21:38:00    135s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:38:00    135s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:38:00    135s] Info: 7 io nets excluded
[12/03 21:38:00    135s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:38:00    135s] Type 'man IMPECO-560' for more detail.
[12/03 21:38:00    135s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:38:00    135s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:38:00    135s] *Info: 2 ununiquified hinsts
[12/03 21:38:00    135s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:38:00    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.8
[12/03 21:38:00    135s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:38:00    135s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=1636.8M
[12/03 21:38:00    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1636.8M
[12/03 21:38:00    135s] z: 2, totalTracks: 1
[12/03 21:38:00    135s] z: 4, totalTracks: 1
[12/03 21:38:00    135s] z: 6, totalTracks: 1
[12/03 21:38:00    135s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:38:00    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.8M
[12/03 21:38:00    135s] OPERPROF:     Starting CMU at level 3, MEM:1636.8M
[12/03 21:38:00    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1636.8M
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:38:00    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.004, MEM:1636.8M
[12/03 21:38:00    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1636.8M
[12/03 21:38:00    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1636.8M
[12/03 21:38:00    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1636.8MB).
[12/03 21:38:00    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.017, MEM:1636.8M
[12/03 21:38:00    135s] TotalInstCnt at PhyDesignMc Initialization: 4,290
[12/03 21:38:00    135s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=1636.8M
[12/03 21:38:00    135s] ### Creating RouteCongInterface, started
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] #optDebug: {0, 1.000}
[12/03 21:38:00    135s] ### Creating RouteCongInterface, finished
[12/03 21:38:00    135s] {MG  {5 0 51.4 1.25754} }
[12/03 21:38:00    135s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1636.8M
[12/03 21:38:00    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1636.8M
[12/03 21:38:00    135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1655.9M
[12/03 21:38:00    135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1655.9M
[12/03 21:38:00    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:38:00    135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/03 21:38:00    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:38:00    135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/03 21:38:00    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:38:00    135s] Info: violation cost 0.768836 (cap = 0.000000, tran = 0.768836, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:38:00    135s] |     1|    10|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       0|       0|       0| 68.99%|          |         |
[12/03 21:38:00    135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:38:00    135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       1|       0|       0| 69.01%| 0:00:00.0|  1701.1M|
[12/03 21:38:00    135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:38:00    135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       0|       0|       0| 69.01%| 0:00:00.0|  1701.1M|
[12/03 21:38:00    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:38:00    135s] Bottom Preferred Layer:
[12/03 21:38:00    135s]     None
[12/03 21:38:00    135s] Via Pillar Rule:
[12/03 21:38:00    135s]     None
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1701.1M) ***
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Total-nets :: 4316, Stn-nets :: 13, ratio :: 0.301205 %
[12/03 21:38:00    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1682.0M
[12/03 21:38:00    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1637.0M
[12/03 21:38:00    135s] TotalInstCnt at PhyDesignMc Destruction: 4,291
[12/03 21:38:00    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.8
[12/03 21:38:00    135s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:02:15.5/0:18:26.2 (0.1), mem = 1637.0M
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] =============================================================================================
[12/03 21:38:00    135s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/03 21:38:00    135s] =============================================================================================
[12/03 21:38:00    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:38:00    135s] ---------------------------------------------------------------------------------------------
[12/03 21:38:00    135s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:38:00    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/03 21:38:00    135s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:38:00    135s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ OptEval                ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:00    135s] [ DrvFindVioNets         ]      3   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:38:00    135s] [ DrvComputeSummary      ]      3   0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.0    0.4
[12/03 21:38:00    135s] [ MISC                   ]          0:00:00.2  (  63.8 % )     0:00:00.2 /  0:00:00.1    0.7
[12/03 21:38:00    135s] ---------------------------------------------------------------------------------------------
[12/03 21:38:00    135s]  DrvOpt #4 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[12/03 21:38:00    135s] ---------------------------------------------------------------------------------------------
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] End: GigaOpt postEco DRV Optimization
[12/03 21:38:00    135s] **INFO: Flow update: Design timing is met.
[12/03 21:38:00    135s] Running refinePlace -preserveRouting true -hardFence false
[12/03 21:38:00    135s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1637.0M
[12/03 21:38:00    135s] z: 2, totalTracks: 1
[12/03 21:38:00    135s] z: 4, totalTracks: 1
[12/03 21:38:00    135s] z: 6, totalTracks: 1
[12/03 21:38:00    135s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/03 21:38:00    135s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:         Starting CMU at level 5, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.003, MEM:1637.0M
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:38:00    135s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.007, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:1637.0M
[12/03 21:38:00    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1637.0MB).
[12/03 21:38:00    135s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.018, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.005, REAL:0.018, MEM:1637.0M
[12/03 21:38:00    135s] TDRefine: refinePlace mode is spiral
[12/03 21:38:00    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4150751.4
[12/03 21:38:00    135s] OPERPROF:   Starting RefinePlace at level 2, MEM:1637.0M
[12/03 21:38:00    135s] *** Starting refinePlace (0:02:15 mem=1637.0M) ***
[12/03 21:38:00    135s] Total net bbox length = 9.593e+04 (4.034e+04 5.559e+04) (ext = 4.886e+02)
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Starting Small incrNP...
[12/03 21:38:00    135s] User Input Parameters:
[12/03 21:38:00    135s] - Congestion Driven    : Off
[12/03 21:38:00    135s] - Timing Driven        : Off
[12/03 21:38:00    135s] - Area-Violation Based : Off
[12/03 21:38:00    135s] - Start Rollback Level : -5
[12/03 21:38:00    135s] - Legalized            : On
[12/03 21:38:00    135s] - Window Based         : Off
[12/03 21:38:00    135s] - eDen incr mode       : Off
[12/03 21:38:00    135s] - Small incr mode      : On
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1637.0M
[12/03 21:38:00    135s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:1637.0M
[12/03 21:38:00    135s] default core: bins with density > 0.750 = 23.44 % ( 15 / 64 )
[12/03 21:38:00    135s] Density distribution unevenness ratio = 4.969%
[12/03 21:38:00    135s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:1637.0M
[12/03 21:38:00    135s] cost 0.805714, thresh 1.000000
[12/03 21:38:00    135s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1637.0M)
[12/03 21:38:00    135s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/03 21:38:00    135s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1637.0M
[12/03 21:38:00    135s] Starting refinePlace ...
[12/03 21:38:00    135s] One DDP V2 for no tweak run.
[12/03 21:38:00    135s]   Spread Effort: high, pre-route mode, useDDP on.
[12/03 21:38:00    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1637.0MB) @(0:02:16 - 0:02:16).
[12/03 21:38:00    135s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:38:00    135s] wireLenOptFixPriorityInst 330 inst fixed
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[12/03 21:38:00    135s] Move report: legalization moves 5 insts, mean move: 2.69 um, max move: 5.04 um spiral
[12/03 21:38:00    135s] 	Max move on inst (cpu/datapath/pc_ALU/U43): (497.28, 359.52) --> (498.40, 363.44)
[12/03 21:38:00    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1641.1MB) @(0:02:16 - 0:02:16).
[12/03 21:38:00    135s] Move report: Detail placement moves 5 insts, mean move: 2.69 um, max move: 5.04 um 
[12/03 21:38:00    135s] 	Max move on inst (cpu/datapath/pc_ALU/U43): (497.28, 359.52) --> (498.40, 363.44)
[12/03 21:38:00    135s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1641.1MB
[12/03 21:38:00    135s] Statistics of distance of Instance movement in refine placement:
[12/03 21:38:00    135s]   maximum (X+Y) =         5.04 um
[12/03 21:38:00    135s]   inst (cpu/datapath/pc_ALU/U43) with max move: (497.28, 359.52) -> (498.4, 363.44)
[12/03 21:38:00    135s]   mean    (X+Y) =         2.69 um
[12/03 21:38:00    135s] Summary Report:
[12/03 21:38:00    135s] Instances move: 5 (out of 4291 movable)
[12/03 21:38:00    135s] Instances flipped: 0
[12/03 21:38:00    135s] Mean displacement: 2.69 um
[12/03 21:38:00    135s] Max displacement: 5.04 um (Instance: cpu/datapath/pc_ALU/U43) (497.28, 359.52) -> (498.4, 363.44)
[12/03 21:38:00    135s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/03 21:38:00    135s] Total instances moved : 5
[12/03 21:38:00    135s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.039, REAL:0.070, MEM:1641.1M
[12/03 21:38:00    135s] Total net bbox length = 9.594e+04 (4.034e+04 5.560e+04) (ext = 4.886e+02)
[12/03 21:38:00    135s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1641.1MB
[12/03 21:38:00    135s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1641.1MB) @(0:02:15 - 0:02:16).
[12/03 21:38:00    135s] *** Finished refinePlace (0:02:16 mem=1641.1M) ***
[12/03 21:38:00    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4150751.4
[12/03 21:38:00    135s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.045, REAL:0.090, MEM:1641.1M
[12/03 21:38:00    135s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1641.1M
[12/03 21:38:00    135s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.005, MEM:1637.1M
[12/03 21:38:00    135s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.055, REAL:0.118, MEM:1637.1M
[12/03 21:38:00    135s] **INFO: Flow update: Design timing is met.
[12/03 21:38:00    135s] **INFO: Flow update: Design timing is met.
[12/03 21:38:00    135s] **INFO: Flow update: Design timing is met.
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Active setup views:
[12/03 21:38:00    135s]  wc
[12/03 21:38:00    135s]   Dominating endpoints: 0
[12/03 21:38:00    135s]   Dominating TNS: -0.000
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'preRoute' .
[12/03 21:38:00    135s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:38:00    135s] RC Extraction called in multi-corner(2) mode.
[12/03 21:38:00    135s] RCMode: PreRoute
[12/03 21:38:00    135s]       RC Corner Indexes            0       1   
[12/03 21:38:00    135s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:38:00    135s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:38:00    135s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:38:00    135s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:38:00    135s] Shrink Factor                : 1.00000
[12/03 21:38:00    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/03 21:38:00    135s] Using capacitance table file ...
[12/03 21:38:00    135s] RC Grid backup saved.
[12/03 21:38:00    135s] 
[12/03 21:38:00    135s] Trim Metal Layers:
[12/03 21:38:00    135s] LayerId::1 widthSet size::4
[12/03 21:38:00    135s] LayerId::2 widthSet size::4
[12/03 21:38:00    135s] LayerId::3 widthSet size::4
[12/03 21:38:00    135s] LayerId::4 widthSet size::4
[12/03 21:38:00    135s] LayerId::5 widthSet size::4
[12/03 21:38:00    135s] LayerId::6 widthSet size::3
[12/03 21:38:00    135s] Skipped RC grid update for preRoute extraction.
[12/03 21:38:00    135s] eee: pegSigSF::1.070000
[12/03 21:38:00    135s] Initializing multi-corner capacitance tables ... 
[12/03 21:38:00    135s] Initializing multi-corner resistance tables ...
[12/03 21:38:00    135s] eee: l::1 avDens::0.122929 usedTrk::671.133978 availTrk::5459.525265 sigTrk::671.133978
[12/03 21:38:00    135s] eee: l::2 avDens::0.163930 usedTrk::827.489134 availTrk::5047.817339 sigTrk::827.489134
[12/03 21:38:00    135s] eee: l::3 avDens::0.216839 usedTrk::1116.850814 availTrk::5150.610434 sigTrk::1116.850814
[12/03 21:38:00    135s] eee: l::4 avDens::0.154885 usedTrk::854.902955 availTrk::5519.592047 sigTrk::854.902955
[12/03 21:38:00    135s] eee: l::5 avDens::0.035711 usedTrk::177.113367 availTrk::4959.592047 sigTrk::177.113367
[12/03 21:38:00    135s] eee: l::6 avDens::0.083741 usedTrk::123.098852 availTrk::1470.000000 sigTrk::123.098852
[12/03 21:38:00    135s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:38:00    135s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280082 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.863200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 80 ; 
[12/03 21:38:00    135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1623.559M)
[12/03 21:38:00    135s] Skewing Data Summary (End_of_FINAL)
[12/03 21:38:00    135s] --------------------------------------------------
[12/03 21:38:00    135s]  Total skewed count:0
[12/03 21:38:00    135s] --------------------------------------------------
[12/03 21:38:00    135s] Starting delay calculation for Setup views
[12/03 21:38:00    135s] #################################################################################
[12/03 21:38:00    135s] # Design Stage: PreRoute
[12/03 21:38:00    135s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:38:00    135s] # Design Mode: 180nm
[12/03 21:38:00    135s] # Analysis Mode: MMMC Non-OCV 
[12/03 21:38:00    135s] # Parasitics Mode: No SPEF/RCDB 
[12/03 21:38:00    135s] # Signoff Settings: SI Off 
[12/03 21:38:00    135s] #################################################################################
[12/03 21:38:00    135s] Calculate delays in BcWc mode...
[12/03 21:38:00    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 1625.6M, InitMEM = 1625.6M)
[12/03 21:38:00    135s] Start delay calculation (fullDC) (1 T). (MEM=1625.57)
[12/03 21:38:00    135s] End AAE Lib Interpolated Model. (MEM=1637.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:38:01    136s] Total number of fetched objects 4301
[12/03 21:38:01    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:38:01    136s] End delay calculation. (MEM=1652.79 CPU=0:00:00.3 REAL=0:00:01.0)
[12/03 21:38:01    136s] End delay calculation (fullDC). (MEM=1652.79 CPU=0:00:00.4 REAL=0:00:01.0)
[12/03 21:38:01    136s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1652.8M) ***
[12/03 21:38:01    136s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:16 mem=1652.8M)
[12/03 21:38:01    136s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Import and model ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Create place DB ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Import place data ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read instances and placement ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read nets ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Create route DB ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       == Non-default Options ==
[12/03 21:38:01    136s] (I)       Build term to term wires                           : false
[12/03 21:38:01    136s] (I)       Maximum routing layer                              : 6
[12/03 21:38:01    136s] (I)       Number of threads                                  : 1
[12/03 21:38:01    136s] (I)       Method to set GCell size                           : row
[12/03 21:38:01    136s] (I)       Counted 730 PG shapes. We will not process PG shapes layer by layer.
[12/03 21:38:01    136s] (I)       Started Import route data (1T) ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       ============== Pin Summary ==============
[12/03 21:38:01    136s] (I)       +-------+--------+---------+------------+
[12/03 21:38:01    136s] (I)       | Layer | # pins | % total |      Group |
[12/03 21:38:01    136s] (I)       +-------+--------+---------+------------+
[12/03 21:38:01    136s] (I)       |     1 |  13075 |   99.84 |        Pin |
[12/03 21:38:01    136s] (I)       |     2 |      7 |    0.05 | Pin access |
[12/03 21:38:01    136s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 21:38:01    136s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 21:38:01    136s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 21:38:01    136s] (I)       |     6 |     14 |    0.11 |      Upper |
[12/03 21:38:01    136s] (I)       +-------+--------+---------+------------+
[12/03 21:38:01    136s] (I)       Use row-based GCell size
[12/03 21:38:01    136s] (I)       Use row-based GCell align
[12/03 21:38:01    136s] (I)       GCell unit size   : 7840
[12/03 21:38:01    136s] (I)       GCell multiplier  : 1
[12/03 21:38:01    136s] (I)       GCell row height  : 7840
[12/03 21:38:01    136s] (I)       Actual row height : 7840
[12/03 21:38:01    136s] (I)       GCell align ref   : 507360 507360
[12/03 21:38:01    136s] [NR-eGR] Track table information for default rule: 
[12/03 21:38:01    136s] [NR-eGR] METAL1 has no routable track
[12/03 21:38:01    136s] [NR-eGR] METAL2 has single uniform track structure
[12/03 21:38:01    136s] [NR-eGR] METAL3 has single uniform track structure
[12/03 21:38:01    136s] [NR-eGR] METAL4 has single uniform track structure
[12/03 21:38:01    136s] [NR-eGR] METAL5 has single uniform track structure
[12/03 21:38:01    136s] [NR-eGR] METAL6 has single uniform track structure
[12/03 21:38:01    136s] (I)       ============== Default via ===============
[12/03 21:38:01    136s] (I)       +---+------------------+-----------------+
[12/03 21:38:01    136s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 21:38:01    136s] (I)       +---+------------------+-----------------+
[12/03 21:38:01    136s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 21:38:01    136s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 21:38:01    136s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 21:38:01    136s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 21:38:01    136s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/03 21:38:01    136s] (I)       +---+------------------+-----------------+
[12/03 21:38:01    136s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read routing blockages ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read instance blockages ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read PG blockages ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] [NR-eGR] Read 824 PG shapes
[12/03 21:38:01    136s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read boundary cut boxes ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] [NR-eGR] #Routing Blockages  : 0
[12/03 21:38:01    136s] [NR-eGR] #Instance Blockages : 14384
[12/03 21:38:01    136s] [NR-eGR] #PG Blockages       : 824
[12/03 21:38:01    136s] [NR-eGR] #Halo Blockages     : 0
[12/03 21:38:01    136s] [NR-eGR] #Boundary Blockages : 0
[12/03 21:38:01    136s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read blackboxes ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 21:38:01    136s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read prerouted ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 21:38:01    136s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read unlegalized nets ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read nets ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] [NR-eGR] Read numTotalNets=4316  numIgnoredNets=0
[12/03 21:38:01    136s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Set up via pillars ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       early_global_route_priority property id does not exist.
[12/03 21:38:01    136s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Model blockages into capacity
[12/03 21:38:01    136s] (I)       Read Num Blocks=15208  Num Prerouted Wires=0  Num CS=0
[12/03 21:38:01    136s] (I)       Started Initialize 3D capacity ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Layer 1 (V) : #blockages 10845 : #preroutes 0
[12/03 21:38:01    136s] (I)       Layer 2 (H) : #blockages 4093 : #preroutes 0
[12/03 21:38:01    136s] (I)       Layer 3 (V) : #blockages 206 : #preroutes 0
[12/03 21:38:01    136s] (I)       Layer 4 (H) : #blockages 42 : #preroutes 0
[12/03 21:38:01    136s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[12/03 21:38:01    136s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       -- layer congestion ratio --
[12/03 21:38:01    136s] (I)       Layer 1 : 0.100000
[12/03 21:38:01    136s] (I)       Layer 2 : 0.700000
[12/03 21:38:01    136s] (I)       Layer 3 : 0.700000
[12/03 21:38:01    136s] (I)       Layer 4 : 0.700000
[12/03 21:38:01    136s] (I)       Layer 5 : 0.700000
[12/03 21:38:01    136s] (I)       Layer 6 : 0.700000
[12/03 21:38:01    136s] (I)       ----------------------------
[12/03 21:38:01    136s] (I)       Number of ignored nets                =      0
[12/03 21:38:01    136s] (I)       Number of connected nets              =      0
[12/03 21:38:01    136s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/03 21:38:01    136s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 21:38:01    136s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 21:38:01    136s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.13 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.15 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Read aux data ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Others data preparation ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/03 21:38:01    136s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Create route kernel ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Ndr track 0 does not exist
[12/03 21:38:01    136s] (I)       ---------------------Grid Graph Info--------------------
[12/03 21:38:01    136s] (I)       Routing area        : (0, 0) - (1165920, 1617760)
[12/03 21:38:01    136s] (I)       Core area           : (507360, 507360) - (1125600, 1111040)
[12/03 21:38:01    136s] (I)       Site width          :  1120  (dbu)
[12/03 21:38:01    136s] (I)       Row height          :  7840  (dbu)
[12/03 21:38:01    136s] (I)       GCell row height    :  7840  (dbu)
[12/03 21:38:01    136s] (I)       GCell width         :  7840  (dbu)
[12/03 21:38:01    136s] (I)       GCell height        :  7840  (dbu)
[12/03 21:38:01    136s] (I)       Grid                :   148   206     6
[12/03 21:38:01    136s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 21:38:01    136s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 21:38:01    136s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 21:38:01    136s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 21:38:01    136s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 21:38:01    136s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 21:38:01    136s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 21:38:01    136s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 21:38:01    136s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 21:38:01    136s] (I)       Total num of tracks :     0  1041  1444  1041  1444   520
[12/03 21:38:01    136s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 21:38:01    136s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 21:38:01    136s] (I)       --------------------------------------------------------
[12/03 21:38:01    136s] 
[12/03 21:38:01    136s] [NR-eGR] ============ Routing rule table ============
[12/03 21:38:01    136s] [NR-eGR] Rule id: 0  Nets: 4309 
[12/03 21:38:01    136s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 21:38:01    136s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 21:38:01    136s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:38:01    136s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 21:38:01    136s] [NR-eGR] ========================================
[12/03 21:38:01    136s] [NR-eGR] 
[12/03 21:38:01    136s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 21:38:01    136s] (I)       blocked tracks on layer2 : = 129710 / 214446 (60.49%)
[12/03 21:38:01    136s] (I)       blocked tracks on layer3 : = 98987 / 213712 (46.32%)
[12/03 21:38:01    136s] (I)       blocked tracks on layer4 : = 119328 / 214446 (55.64%)
[12/03 21:38:01    136s] (I)       blocked tracks on layer5 : = 119158 / 213712 (55.76%)
[12/03 21:38:01    136s] (I)       blocked tracks on layer6 : = 56559 / 107120 (52.80%)
[12/03 21:38:01    136s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.21 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Reset routing kernel
[12/03 21:38:01    136s] (I)       Started Global Routing ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Initialization ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       totalPins=13082  totalGlobalPin=12765 (97.58%)
[12/03 21:38:01    136s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Net group 1 ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Generate topology ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       total 2D Cap : 449916 = (212953 H, 236963 V)
[12/03 21:38:01    136s] [NR-eGR] Layer group 1: route 4309 net(s) in layer range [2, 6]
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1a Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1a ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Pattern routing (1T) ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Usage: 28016 = (12066 H, 15950 V) = (5.67% H, 6.73% V) = (4.730e+04um H, 6.252e+04um V)
[12/03 21:38:01    136s] (I)       Started Add via demand to 2D ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1b Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1b ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Usage: 28016 = (12066 H, 15950 V) = (5.67% H, 6.73% V) = (4.730e+04um H, 6.252e+04um V)
[12/03 21:38:01    136s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.098227e+05um
[12/03 21:38:01    136s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/03 21:38:01    136s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 21:38:01    136s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1c Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1c ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Usage: 28016 = (12066 H, 15950 V) = (5.67% H, 6.73% V) = (4.730e+04um H, 6.252e+04um V)
[12/03 21:38:01    136s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1d Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1d ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Usage: 28016 = (12066 H, 15950 V) = (5.67% H, 6.73% V) = (4.730e+04um H, 6.252e+04um V)
[12/03 21:38:01    136s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1e Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1e ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Route legalization ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Usage: 28016 = (12066 H, 15950 V) = (5.67% H, 6.73% V) = (4.730e+04um H, 6.252e+04um V)
[12/03 21:38:01    136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.098227e+05um
[12/03 21:38:01    136s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] (I)       ============  Phase 1l Route ============
[12/03 21:38:01    136s] (I)       Started Phase 1l ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Started Layer assignment (1T) ( Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.79 MB )
[12/03 21:38:01    136s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Started Clean cong LA ( Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 21:38:01    136s] (I)       Layer  2:      90143     14046        52      112875       99505    (53.15%) 
[12/03 21:38:01    136s] (I)       Layer  3:     116490     12231         0       87710      124264    (41.38%) 
[12/03 21:38:01    136s] (I)       Layer  4:      96189      8051         2      110257      102123    (51.91%) 
[12/03 21:38:01    136s] (I)       Layer  5:      96090      1759         5      111398      100576    (52.55%) 
[12/03 21:38:01    136s] (I)       Layer  6:      50944      1170         0       53287       52902    (50.18%) 
[12/03 21:38:01    136s] (I)       Total:        449856     37257        59      475527      479370    (49.80%) 
[12/03 21:38:01    136s] (I)       
[12/03 21:38:01    136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 21:38:01    136s] [NR-eGR]                        OverCon            
[12/03 21:38:01    136s] [NR-eGR]                         #Gcell     %Gcell
[12/03 21:38:01    136s] [NR-eGR]       Layer                (2)    OverCon 
[12/03 21:38:01    136s] [NR-eGR] ----------------------------------------------
[12/03 21:38:01    136s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/03 21:38:01    136s] [NR-eGR]  METAL2  (2)        50( 0.35%)   ( 0.35%) 
[12/03 21:38:01    136s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/03 21:38:01    136s] [NR-eGR]  METAL4  (4)         1( 0.01%)   ( 0.01%) 
[12/03 21:38:01    136s] [NR-eGR]  METAL5  (5)         3( 0.02%)   ( 0.02%) 
[12/03 21:38:01    136s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/03 21:38:01    136s] [NR-eGR] ----------------------------------------------
[12/03 21:38:01    136s] [NR-eGR] Total               54( 0.07%)   ( 0.07%) 
[12/03 21:38:01    136s] [NR-eGR] 
[12/03 21:38:01    136s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.11 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Started Export 3D cong map ( Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       total 2D Cap : 452941 = (214045 H, 238896 V)
[12/03 21:38:01    136s] (I)       Started Export 2D cong map ( Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 21:38:01    136s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/03 21:38:01    136s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.32 sec, Curr Mem: 1660.79 MB )
[12/03 21:38:01    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:1660.8M
[12/03 21:38:01    136s] [hotspot] +------------+---------------+---------------+
[12/03 21:38:01    136s] [hotspot] |            |   max hotspot | total hotspot |
[12/03 21:38:01    136s] [hotspot] +------------+---------------+---------------+
[12/03 21:38:01    136s] [hotspot] | normalized |          0.00 |          0.00 |
[12/03 21:38:01    136s] [hotspot] +------------+---------------+---------------+
[12/03 21:38:01    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/03 21:38:01    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/03 21:38:01    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.010, MEM:1660.8M
[12/03 21:38:01    136s] Reported timing to dir ./timingReports
[12/03 21:38:01    136s] **optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 1526.4M, totSessionCpu=0:02:16 **
[12/03 21:38:01    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1612.8M
[12/03 21:38:01    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.002, MEM:1612.8M
[12/03 21:38:01    136s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:38:01    136s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:38:01    136s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:38:01    136s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:38:01    136s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:38:01    136s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:38:02    136s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:38:02    136s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:38:02    136s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.015  |  4.015  | 16.949  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:38:02    136s] Density: 69.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:17, mem = 1526.1M, totSessionCpu=0:02:16 **
[12/03 21:38:02    136s] *** Finished optDesign ***
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.5 real=0:00:18.5)
[12/03 21:38:02    136s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[12/03 21:38:02    136s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.2 real=0:00:00.7)
[12/03 21:38:02    136s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.0 real=0:00:01.6)
[12/03 21:38:02    136s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.7 real=0:00:07.7)
[12/03 21:38:02    136s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[12/03 21:38:02    136s] Info: pop threads available for lower-level modules during optimization.
[12/03 21:38:02    136s] Deleting Lib Analyzer.
[12/03 21:38:02    136s] clean pInstBBox. size 0
[12/03 21:38:02    136s] All LLGs are deleted
[12/03 21:38:02    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1628.1M
[12/03 21:38:02    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1628.1M
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] TimeStamp Deleting Cell Server End ...
[12/03 21:38:02    136s] #optDebug: fT-D <X 1 0 0 0>
[12/03 21:38:02    136s] VSMManager cleared!
[12/03 21:38:02    136s] **place_opt_design ... cpu = 0:00:13, real = 0:00:17, mem = 1576.1M **
[12/03 21:38:02    136s] *** Finished GigaPlace ***
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] *** Summary of all messages that are not suppressed in this session:
[12/03 21:38:02    136s] Severity  ID               Count  Summary                                  
[12/03 21:38:02    136s] WARNING   IMPECO-560          20  The netlist is not unique, because the m...
[12/03 21:38:02    136s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/03 21:38:02    136s] WARNING   IMPOPT-3115          9  Netlist is not uniquified, optimization ...
[12/03 21:38:02    136s] WARNING   IMPOPT-3213         10  The netlist contains multi-instanciated ...
[12/03 21:38:02    136s] WARNING   IMPOPT-7098         45  WARNING: %s is an undriven net with %d f...
[12/03 21:38:02    136s] *** Message Summary: 85 warning(s), 0 error(s)
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] *** place_opt_design #1 [finish] : cpu/real = 0:00:12.7/0:00:17.2 (0.7), totSession cpu/real = 0:02:16.5/0:18:28.3 (0.1), mem = 1576.1M
[12/03 21:38:02    136s] 
[12/03 21:38:02    136s] =============================================================================================
[12/03 21:38:02    136s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/03 21:38:02    136s] =============================================================================================
[12/03 21:38:02    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:38:02    136s] ---------------------------------------------------------------------------------------------
[12/03 21:38:02    136s] [ InitOpt                ]      1   0:00:00.3  (   1.7 % )     0:00:01.5 /  0:00:00.9    0.6
[12/03 21:38:02    136s] [ GlobalOpt              ]      1   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.2    0.4
[12/03 21:38:02    136s] [ DrvOpt                 ]      4   0:00:01.6  (   9.2 % )     0:00:01.6 /  0:00:01.2    0.8
[12/03 21:38:02    136s] [ SimplifyNetlist        ]      1   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.8    0.8
[12/03 21:38:02    136s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:38:02    136s] [ AreaOpt                ]      2   0:00:01.2  (   7.2 % )     0:00:01.4 /  0:00:00.9    0.6
[12/03 21:38:02    136s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:38:02    136s] [ GlobalPlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:02    136s] [ IncrReplace            ]      1   0:00:07.7  (  44.9 % )     0:00:08.2 /  0:00:07.2    0.9
[12/03 21:38:02    136s] [ RefinePlace            ]      2   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.1    0.5
[12/03 21:38:02    136s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   4.5 % )     0:00:00.8 /  0:00:00.2    0.3
[12/03 21:38:02    136s] [ ExtractRC              ]      3   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.6
[12/03 21:38:02    136s] [ TimingUpdate           ]      4   0:00:00.1  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/03 21:38:02    136s] [ FullDelayCalc          ]      3   0:00:01.3  (   7.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/03 21:38:02    136s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.3 % )     0:00:01.6 /  0:00:00.8    0.5
[12/03 21:38:02    136s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[12/03 21:38:02    136s] [ DrvReport              ]      2   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:00.1    0.2
[12/03 21:38:02    136s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.1    0.8
[12/03 21:38:02    136s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:38:02    136s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:38:02    136s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.4
[12/03 21:38:02    136s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:38:02    136s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/03 21:38:02    136s] [ MISC                   ]          0:00:00.6  (   3.8 % )     0:00:00.6 /  0:00:00.3    0.5
[12/03 21:38:02    136s] ---------------------------------------------------------------------------------------------
[12/03 21:38:02    136s]  place_opt_design #1 TOTAL          0:00:17.2  ( 100.0 % )     0:00:17.2 /  0:00:12.7    0.7
[12/03 21:38:02    136s] ---------------------------------------------------------------------------------------------
[12/03 21:38:02    136s] 
[12/03 21:42:12    157s] <CMD> saveDesign DBS/16bitcpu_place.enc
[12/03 21:42:12    157s] #% Begin save design ... (date=12/03 21:42:12, mem=1467.7M)
[12/03 21:42:12    157s] % Begin Save ccopt configuration ... (date=12/03 21:42:12, mem=1467.7M)
[12/03 21:42:12    157s] % End Save ccopt configuration ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
[12/03 21:42:12    157s] % Begin Save netlist data ... (date=12/03 21:42:12, mem=1467.8M)
[12/03 21:42:12    157s] Writing Binary DB to DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:42:12    157s] % End Save netlist data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
[12/03 21:42:12    157s] Saving symbol-table file ...
[12/03 21:42:12    157s] Saving congestion map file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:42:12    157s] % Begin Save AAE data ... (date=12/03 21:42:12, mem=1467.8M)
[12/03 21:42:12    157s] Saving AAE Data ...
[12/03 21:42:12    157s] % End Save AAE data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
[12/03 21:42:12    157s] Saving preference file DBS/16bitcpu_place.enc.dat.tmp/gui.pref.tcl ...
[12/03 21:42:12    157s] Saving mode setting ...
[12/03 21:42:12    157s] Saving global file ...
[12/03 21:42:12    157s] % Begin Save floorplan data ... (date=12/03 21:42:12, mem=1467.9M)
[12/03 21:42:12    157s] Saving floorplan file ...
[12/03 21:42:12    158s] % End Save floorplan data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
[12/03 21:42:12    158s] Saving PG file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:42:12 2022)
[12/03 21:42:12    158s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1576.8M) ***
[12/03 21:42:12    158s] Saving Drc markers ...
[12/03 21:42:12    158s] ... No Drc file written since there is no markers found.
[12/03 21:42:12    158s] % Begin Save placement data ... (date=12/03 21:42:12, mem=1467.9M)
[12/03 21:42:12    158s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:42:12    158s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:42:12    158s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1579.8M) ***
[12/03 21:42:12    158s] % End Save placement data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
[12/03 21:42:12    158s] % Begin Save routing data ... (date=12/03 21:42:12, mem=1467.9M)
[12/03 21:42:12    158s] Saving route file ...
[12/03 21:42:12    158s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1576.8M) ***
[12/03 21:42:12    158s] % End Save routing data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
[12/03 21:42:12    158s] Saving property file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.prop
[12/03 21:42:12    158s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1579.8M) ***
[12/03 21:42:13    158s] Saving rc congestion map DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.congmap.gz ...
[12/03 21:42:13    158s] % Begin Save power constraints data ... (date=12/03 21:42:13, mem=1467.9M)
[12/03 21:42:13    158s] % End Save power constraints data ... (date=12/03 21:42:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
[12/03 21:42:13    158s] Generated self-contained design 16bitcpu_place.enc.dat.tmp
[12/03 21:42:13    158s] #% End save design ... (date=12/03 21:42:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=1468.2M, current mem=1468.2M)
[12/03 21:42:14    158s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:42:14    158s] 
[12/03 21:43:41    166s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[12/03 21:43:42    166s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[12/03 21:43:45    166s] <CMD> setLayerPreference layoutObj -isVisible 1
[12/03 21:43:45    166s] <CMD> setLayerPreference layoutObj -isVisible 0
[12/03 21:43:49    167s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[12/03 21:43:51    167s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[12/03 21:44:12    169s] <CMD> setLayerPreference node_cell -isVisible 1
[12/03 21:44:13    169s] <CMD> setLayerPreference node_cell -isVisible 0
[12/03 21:44:14    169s] <CMD> setLayerPreference node_cell -isVisible 1
[12/03 21:44:18    169s] <CMD> setLayerPreference node_cell -isVisible 0
[12/03 21:44:19    169s] <CMD> setLayerPreference node_net -isVisible 0
[12/03 21:44:24    170s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/03 21:44:25    170s] <CMD> setLayerPreference node_floorplan -isVisible 0
[12/03 21:44:26    170s] <CMD> setLayerPreference node_floorplan -isVisible 1
[12/03 21:44:40    171s] <CMD> setLayerPreference node_cell -isVisible 1
[12/03 21:44:42    172s] <CMD> setLayerPreference node_net -isVisible 1
[12/03 21:47:30    186s] <CMD> ccopt_design -cts
[12/03 21:47:30    186s] #% Begin ccopt_design (date=12/03 21:47:30, mem=1470.9M)
[12/03 21:47:30    186s] Turning off fast DC mode.
[12/03 21:47:30    186s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:03:06.3/0:27:56.2 (0.1), mem = 1576.6M
[12/03 21:47:30    186s] Runtime...
[12/03 21:47:30    186s] **INFO: User's settings:
[12/03 21:47:30    186s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/03 21:47:30    186s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/03 21:47:30    186s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/03 21:47:30    186s] setNanoRouteMode -timingEngine                      {}
[12/03 21:47:30    186s] setDesignMode -process                              180
[12/03 21:47:30    186s] setExtractRCMode -coupling_c_th                     3
[12/03 21:47:30    186s] setExtractRCMode -engine                            preRoute
[12/03 21:47:30    186s] setExtractRCMode -relative_c_th                     0.03
[12/03 21:47:30    186s] setExtractRCMode -total_c_th                        5
[12/03 21:47:30    186s] setDelayCalMode -enable_high_fanout                 true
[12/03 21:47:30    186s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/03 21:47:30    186s] setDelayCalMode -engine                             aae
[12/03 21:47:30    186s] setDelayCalMode -ignoreNetLoad                      false
[12/03 21:47:30    186s] setDelayCalMode -socv_accuracy_mode                 low
[12/03 21:47:30    186s] setPlaceMode -place_design_floorplan_mode           false
[12/03 21:47:30    186s] setPlaceMode -place_detail_check_route              false
[12/03 21:47:30    186s] setPlaceMode -place_detail_preserve_routing         true
[12/03 21:47:30    186s] setPlaceMode -place_detail_remove_affected_routing  false
[12/03 21:47:30    186s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/03 21:47:30    186s] setPlaceMode -place_global_clock_gate_aware         true
[12/03 21:47:30    186s] setPlaceMode -place_global_cong_effort              auto
[12/03 21:47:30    186s] setPlaceMode -place_global_ignore_scan              true
[12/03 21:47:30    186s] setPlaceMode -place_global_ignore_spare             false
[12/03 21:47:30    186s] setPlaceMode -place_global_module_aware_spare       false
[12/03 21:47:30    186s] setPlaceMode -place_global_place_io_pins            true
[12/03 21:47:30    186s] setPlaceMode -place_global_reorder_scan             true
[12/03 21:47:30    186s] setPlaceMode -powerDriven                           false
[12/03 21:47:30    186s] setPlaceMode -timingDriven                          true
[12/03 21:47:30    186s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/03 21:47:30    186s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/03 21:47:30    186s] (ccopt_design): create_ccopt_clock_tree_spec
[12/03 21:47:30    186s] Creating clock tree spec for modes (timing configs): constraint
[12/03 21:47:30    186s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/03 21:47:30    186s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:47:30    186s] Summary for sequential cells identification: 
[12/03 21:47:30    186s]   Identified SBFF number: 4
[12/03 21:47:30    186s]   Identified MBFF number: 0
[12/03 21:47:30    186s]   Identified SB Latch number: 0
[12/03 21:47:30    186s]   Identified MB Latch number: 0
[12/03 21:47:30    186s]   Not identified SBFF number: 0
[12/03 21:47:30    186s]   Not identified MBFF number: 0
[12/03 21:47:30    186s]   Not identified SB Latch number: 0
[12/03 21:47:30    186s]   Not identified MB Latch number: 0
[12/03 21:47:30    186s]   Number of sequential cells which are not FFs: 0
[12/03 21:47:30    186s]  Visiting view : wc
[12/03 21:47:30    186s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:47:30    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:47:30    186s]  Visiting view : bc
[12/03 21:47:30    186s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:47:30    186s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:47:30    186s] TLC MultiMap info (StdDelay):
[12/03 21:47:30    186s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 21:47:30    186s]   : bc + bc + 1 + bc := 22.2ps
[12/03 21:47:30    186s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 21:47:30    186s]   : wc + wc + 1 + wc := 40.9ps
[12/03 21:47:30    186s]  Setting StdDelay to: 40.9ps
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:47:30    186s] Reset timing graph...
[12/03 21:47:30    186s] Ignoring AAE DB Resetting ...
[12/03 21:47:30    186s] Reset timing graph done.
[12/03 21:47:30    186s] Ignoring AAE DB Resetting ...
[12/03 21:47:30    186s] Analyzing clock structure...
[12/03 21:47:30    186s] Analyzing clock structure done.
[12/03 21:47:30    186s] Reset timing graph...
[12/03 21:47:30    186s] Ignoring AAE DB Resetting ...
[12/03 21:47:30    186s] Reset timing graph done.
[12/03 21:47:30    186s] Extracting original clock gating for clk...
[12/03 21:47:30    186s]   clock_tree clk contains 330 sinks and 0 clock gates.
[12/03 21:47:30    186s]   Extraction for clk complete.
[12/03 21:47:30    186s] Extracting original clock gating for clk done.
[12/03 21:47:30    186s] The skew group clk/constraint was created. It contains 330 sinks and 1 sources.
[12/03 21:47:30    186s] Checking clock tree convergence...
[12/03 21:47:30    186s] Checking clock tree convergence done.
[12/03 21:47:30    186s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/03 21:47:30    186s] Set place::cacheFPlanSiteMark to 1
[12/03 21:47:30    186s] CCOpt::Phase::Initialization...
[12/03 21:47:30    186s] Check Prerequisites...
[12/03 21:47:30    186s] Leaving CCOpt scope - CheckPlace...
[12/03 21:47:30    186s] OPERPROF: Starting checkPlace at level 1, MEM:1578.6M
[12/03 21:47:30    186s] z: 2, totalTracks: 1
[12/03 21:47:30    186s] z: 4, totalTracks: 1
[12/03 21:47:30    186s] z: 6, totalTracks: 1
[12/03 21:47:30    186s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/03 21:47:30    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1578.6M
[12/03 21:47:30    186s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1578.6M
[12/03 21:47:30    186s] Core basic site is core7T
[12/03 21:47:30    186s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1578.6M
[12/03 21:47:30    186s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1578.6M
[12/03 21:47:30    186s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:47:30    186s] SiteArray: use 237,568 bytes
[12/03 21:47:30    186s] SiteArray: current memory after site array memory allocation 1578.6M
[12/03 21:47:30    186s] SiteArray: FP blocked sites are writable
[12/03 21:47:30    186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.016, MEM:1578.6M
[12/03 21:47:30    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.017, MEM:1578.6M
[12/03 21:47:30    186s] Begin checking placement ... (start mem=1578.6M, init mem=1578.6M)
[12/03 21:47:30    186s] Begin checking exclusive groups violation ...
[12/03 21:47:30    186s] There are 0 groups to check, max #box is 0, total #box is 0
[12/03 21:47:30    186s] Finished checking exclusive groups violations. Found 0 Vio.
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] Running CheckPlace using 1 thread in normal mode...
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] ...checkPlace normal is done!
[12/03 21:47:30    186s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1578.6M
[12/03 21:47:30    186s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.003, MEM:1578.6M
[12/03 21:47:30    186s] IO instance overlap:4
[12/03 21:47:30    186s] *info: Placed = 4291          
[12/03 21:47:30    186s] *info: Unplaced = 0           
[12/03 21:47:30    186s] Placement Density:69.01%(64385/93305)
[12/03 21:47:30    186s] Placement Density (including fixed std cells):69.01%(64385/93305)
[12/03 21:47:30    186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1578.6M
[12/03 21:47:30    186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1578.6M
[12/03 21:47:30    186s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1578.6M)
[12/03 21:47:30    186s] OPERPROF: Finished checkPlace at level 1, CPU:0.026, REAL:0.065, MEM:1578.6M
[12/03 21:47:30    186s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/03 21:47:30    186s] Innovus will update I/O latencies
[12/03 21:47:30    186s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/03 21:47:30    186s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/03 21:47:30    186s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:47:30    186s] Type 'man IMPECO-560' for more detail.
[12/03 21:47:30    186s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_engine'.

[12/03 21:47:30    186s] *** Summary of all messages that are not suppressed in this session:
[12/03 21:47:30    186s] Severity  ID               Count  Summary                                  
[12/03 21:47:30    186s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/03 21:47:30    186s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[12/03 21:47:30    186s] *** Message Summary: 1 warning(s), 1 error(s)
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.5), totSession cpu/real = 0:03:06.5/0:27:56.6 (0.1), mem = 1578.6M
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] =============================================================================================
[12/03 21:47:30    186s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/03 21:47:30    186s] =============================================================================================
[12/03 21:47:30    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:47:30    186s] ---------------------------------------------------------------------------------------------
[12/03 21:47:30    186s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:47:30    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:47:30    186s] [ MISC                   ]          0:00:00.4  (  99.8 % )     0:00:00.4 /  0:00:00.2    0.5
[12/03 21:47:30    186s] ---------------------------------------------------------------------------------------------
[12/03 21:47:30    186s]  ccopt_design #1 TOTAL              0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.5
[12/03 21:47:30    186s] ---------------------------------------------------------------------------------------------
[12/03 21:47:30    186s] 
[12/03 21:47:30    186s] #% End ccopt_design (date=12/03 21:47:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1470.9M, current mem=1446.7M)
[12/03 21:47:30    186s] 
[12/03 21:48:48    192s] <CMD> saveDesign DBS/16bitcpu_cts.enc
[12/03 21:48:48    192s] #% Begin save design ... (date=12/03 21:48:48, mem=1447.1M)
[12/03 21:48:48    193s] % Begin Save ccopt configuration ... (date=12/03 21:48:48, mem=1447.1M)
[12/03 21:48:48    193s] % End Save ccopt configuration ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.3M, current mem=1447.3M)
[12/03 21:48:48    193s] % Begin Save netlist data ... (date=12/03 21:48:48, mem=1447.3M)
[12/03 21:48:48    193s] Writing Binary DB to DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:48:48    193s] % End Save netlist data ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:48    193s] Saving symbol-table file ...
[12/03 21:48:48    193s] Saving congestion map file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:48:48    193s] % Begin Save AAE data ... (date=12/03 21:48:48, mem=1447.4M)
[12/03 21:48:48    193s] Saving AAE Data ...
[12/03 21:48:48    193s] % End Save AAE data ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:48    193s] Saving preference file DBS/16bitcpu_cts.enc.dat/gui.pref.tcl ...
[12/03 21:48:48    193s] Saving mode setting ...
[12/03 21:48:48    193s] Saving global file ...
[12/03 21:48:49    193s] % Begin Save floorplan data ... (date=12/03 21:48:49, mem=1447.4M)
[12/03 21:48:49    193s] Saving floorplan file ...
[12/03 21:48:49    193s] % End Save floorplan data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:49    193s] Saving PG file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:48:49 2022)
[12/03 21:48:49    193s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1568.3M) ***
[12/03 21:48:49    193s] Saving Drc markers ...
[12/03 21:48:49    193s] ... 4 markers are saved ...
[12/03 21:48:49    193s] ... 0 geometry drc markers are saved ...
[12/03 21:48:49    193s] ... 0 antenna drc markers are saved ...
[12/03 21:48:49    193s] % Begin Save placement data ... (date=12/03 21:48:49, mem=1447.4M)
[12/03 21:48:49    193s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:48:49    193s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:48:49    193s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1571.3M) ***
[12/03 21:48:49    193s] % End Save placement data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:49    193s] % Begin Save routing data ... (date=12/03 21:48:49, mem=1447.4M)
[12/03 21:48:49    193s] Saving route file ...
[12/03 21:48:49    193s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1568.3M) ***
[12/03 21:48:49    193s] % End Save routing data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:49    193s] Saving property file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.prop
[12/03 21:48:49    193s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.3M) ***
[12/03 21:48:49    193s] Saving rc congestion map DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.congmap.gz ...
[12/03 21:48:49    193s] % Begin Save power constraints data ... (date=12/03 21:48:49, mem=1447.4M)
[12/03 21:48:49    193s] % End Save power constraints data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
[12/03 21:48:50    193s] Generated self-contained design 16bitcpu_cts.enc.dat
[12/03 21:48:50    193s] #% End save design ... (date=12/03 21:48:50, total cpu=0:00:00.3, real=0:00:02.0, peak res=1447.5M, current mem=1447.5M)
[12/03 21:48:50    193s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:48:50    193s] 
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[12/03 21:49:35    197s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/03 21:49:35    197s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/03 21:49:35    197s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/03 21:49:35    197s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/03 21:49:35    197s] Running Native NanoRoute ...
[12/03 21:49:35    197s] <CMD> routeDesign -globalDetail
[12/03 21:49:35    197s] ### Time Record (routeDesign) is installed.
[12/03 21:49:35    197s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1449.03 (MB), peak = 1546.11 (MB)
[12/03 21:49:35    197s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/03 21:49:35    197s] **INFO: User settings:
[12/03 21:49:35    197s] setNanoRouteMode -drouteEndIteration                            1
[12/03 21:49:35    197s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[12/03 21:49:35    197s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/03 21:49:35    197s] setNanoRouteMode -grouteExpTdStdDelay                           40.9
[12/03 21:49:35    197s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/03 21:49:35    197s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/03 21:49:35    197s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/03 21:49:35    197s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/03 21:49:35    197s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/03 21:49:35    197s] setNanoRouteMode -routeWithSiDriven                             true
[12/03 21:49:35    197s] setNanoRouteMode -routeWithTimingDriven                         true
[12/03 21:49:35    197s] setNanoRouteMode -timingEngine                                  {}
[12/03 21:49:35    197s] setDesignMode -process                                          180
[12/03 21:49:35    197s] setExtractRCMode -coupling_c_th                                 3
[12/03 21:49:35    197s] setExtractRCMode -engine                                        preRoute
[12/03 21:49:35    197s] setExtractRCMode -relative_c_th                                 0.03
[12/03 21:49:35    197s] setExtractRCMode -total_c_th                                    5
[12/03 21:49:35    197s] setDelayCalMode -enable_high_fanout                             true
[12/03 21:49:35    197s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/03 21:49:35    197s] setDelayCalMode -engine                                         aae
[12/03 21:49:35    197s] setDelayCalMode -ignoreNetLoad                                  false
[12/03 21:49:35    197s] setDelayCalMode -socv_accuracy_mode                             low
[12/03 21:49:35    197s] setSIMode -separate_delta_delay_on_data                         true
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] #wc has no qx tech file defined
[12/03 21:49:35    197s] #No active RC corner or QRC tech file is missing.
[12/03 21:49:35    197s] #**INFO: setDesignMode -flowEffort standard
[12/03 21:49:35    197s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/03 21:49:35    197s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/03 21:49:35    197s] OPERPROF: Starting checkPlace at level 1, MEM:1563.5M
[12/03 21:49:35    197s] z: 2, totalTracks: 1
[12/03 21:49:35    197s] z: 4, totalTracks: 1
[12/03 21:49:35    197s] z: 6, totalTracks: 1
[12/03 21:49:35    197s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/03 21:49:35    197s] All LLGs are deleted
[12/03 21:49:35    197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1563.5M
[12/03 21:49:35    197s] Core basic site is core7T
[12/03 21:49:35    197s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:1563.5M
[12/03 21:49:35    197s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:49:35    197s] SiteArray: use 237,568 bytes
[12/03 21:49:35    197s] SiteArray: current memory after site array memory allocation 1563.5M
[12/03 21:49:35    197s] SiteArray: FP blocked sites are writable
[12/03 21:49:35    197s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.019, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.024, MEM:1563.5M
[12/03 21:49:35    197s] Begin checking placement ... (start mem=1563.5M, init mem=1563.5M)
[12/03 21:49:35    197s] Begin checking exclusive groups violation ...
[12/03 21:49:35    197s] There are 0 groups to check, max #box is 0, total #box is 0
[12/03 21:49:35    197s] Finished checking exclusive groups violations. Found 0 Vio.
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] Running CheckPlace using 1 thread in normal mode...
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] ...checkPlace normal is done!
[12/03 21:49:35    197s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.003, MEM:1563.5M
[12/03 21:49:35    197s] IO instance overlap:4
[12/03 21:49:35    197s] *info: Placed = 4291          
[12/03 21:49:35    197s] *info: Unplaced = 0           
[12/03 21:49:35    197s] Placement Density:69.01%(64385/93305)
[12/03 21:49:35    197s] Placement Density (including fixed std cells):69.01%(64385/93305)
[12/03 21:49:35    197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1563.5M
[12/03 21:49:35    197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1563.5M
[12/03 21:49:35    197s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1563.5M)
[12/03 21:49:35    197s] OPERPROF: Finished checkPlace at level 1, CPU:0.027, REAL:0.089, MEM:1563.5M
[12/03 21:49:35    197s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/03 21:49:35    197s] *** Changed status on (0) nets in Clock.
[12/03 21:49:35    197s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1563.5M) ***
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] globalDetailRoute
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] ### Time Record (globalDetailRoute) is installed.
[12/03 21:49:35    197s] #Start globalDetailRoute on Sat Dec  3 21:49:35 2022
[12/03 21:49:35    197s] #
[12/03 21:49:35    197s] ### Time Record (Pre Callback) is installed.
[12/03 21:49:35    197s] ### Time Record (Pre Callback) is uninstalled.
[12/03 21:49:35    197s] ### Time Record (DB Import) is installed.
[12/03 21:49:35    197s] ### Time Record (Timing Data Generation) is installed.
[12/03 21:49:35    197s] #Generating timing data, please wait...
[12/03 21:49:35    197s] #4321 total nets, 4309 already routed, 4309 will ignore in trialRoute
[12/03 21:49:35    197s] ### run_trial_route starts on Sat Dec  3 21:49:35 2022 with memory = 1449.21 (MB), peak = 1546.11 (MB)
[12/03 21:49:35    197s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/03 21:49:35    197s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/03 21:49:35    197s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/03 21:49:35    197s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/03 21:49:35    197s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:35    197s] ### dump_timing_file starts on Sat Dec  3 21:49:35 2022 with memory = 1450.48 (MB), peak = 1546.11 (MB)
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:49:35    197s] 
[12/03 21:49:35    197s] TimeStamp Deleting Cell Server End ...
[12/03 21:49:35    197s] ### extractRC starts on Sat Dec  3 21:49:35 2022 with memory = 1450.48 (MB), peak = 1546.11 (MB)
[12/03 21:49:35    197s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:49:35    197s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:35    197s] #Dump tif for version 2.1
[12/03 21:49:36    197s] End AAE Lib Interpolated Model. (MEM=1580.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:49:36    197s] Total number of fetched objects 4301
[12/03 21:49:36    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:49:36    197s] End delay calculation. (MEM=1606.29 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:49:36    198s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1449.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:36    198s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:36    198s] #Done generating timing data.
[12/03 21:49:36    198s] ### Time Record (Timing Data Generation) is uninstalled.
[12/03 21:49:36    198s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/addr[0] of net addr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[0] of net mem_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:49:36    198s] ### Net info: total nets: 4503
[12/03 21:49:36    198s] ### Net info: dirty nets: 78
[12/03 21:49:36    198s] ### Net info: marked as disconnected nets: 0
[12/03 21:49:36    198s] #num needed restored net=0
[12/03 21:49:36    198s] #need_extraction net=0 (total=4503)
[12/03 21:49:36    198s] ### Net info: fully routed nets: 0
[12/03 21:49:36    198s] ### Net info: trivial (< 2 pins) nets: 194
[12/03 21:49:36    198s] ### Net info: unrouted nets: 4309
[12/03 21:49:36    198s] ### Net info: re-extraction nets: 0
[12/03 21:49:36    198s] ### Net info: ignored nets: 0
[12/03 21:49:36    198s] ### Net info: skip routing nets: 0
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN mem_out[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN r in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN w_a in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #WARNING (NRDB-733) PIN w_b in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:49:36    198s] #Start reading timing information from file .timing_file_4150751.tif.gz ...
[12/03 21:49:36    198s] #Read in timing information for 52 ports, 4304 instances from timing file .timing_file_4150751.tif.gz.
[12/03 21:49:36    198s] ### import design signature (4): route=108371695 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=511473161 dirty_area=626732185 del_dirty_area=0 cell=678497600 placement=1349140944 pin_access=1 inst_pattern=1 halo=0
[12/03 21:49:36    198s] ### Time Record (DB Import) is uninstalled.
[12/03 21:49:36    198s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/03 21:49:36    198s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca610c664ca5ac6e15a559231a63c79283
[12/03 21:49:36    198s] #       258387be7da9d425956b6246f874dcfdbae5eab43f0061748bd9c621cdce08c58121954c
[12/03 21:49:36    198s] #       6c30e5f8c2e8393c7dbc92c572f5f67e642c0784a4b1ded4a65fc3e04c0fce78dfd8faf9
[12/03 21:49:36    198s] #       974801956e9d81e4b3ebda35945f56df9a0b94a6d243ebff70ce18d0e98a822310249038
[12/03 21:49:36    198s] #       df87db51a3527affeb8809f3a5e0fbe1c1ce02e7b3b810b3b8c4399c0b059c6e15fd3990
[12/03 21:49:36    198s] #       546da7fdf8945c897814997c202f213320bbe2b82f8add74fc28721e5b8c6014906b535f
[12/03 21:49:36    198s] #       23b564488638af6da9fb32586387db7f9201b19d35934a89fba4474dce6386d134071159
[12/03 21:49:36    198s] #       7e9ae5f13a93fd3c7d03f5f718d5
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] ### Time Record (Data Preparation) is installed.
[12/03 21:49:36    198s] #RTESIG:78da95d34d4fc320180060cffe8a376c879a6c9397523e8e33d9b59a657a5dd0d2ad4947
[12/03 21:49:36    198s] #       93420ffe7bd17899a965e5084fde2f60b17cdbed8130bac162ed9116478472cf904a26d6
[12/03 21:49:36    198s] #       98737c64f4188f5e9fc8fd62f9fc72604c0142d6b8604fb65fc1e06d0fde86d0b8d3c32f
[12/03 21:49:36    198s] #       91026ad37a0bd97bd7b52ba83e9db9341f50d9da0c6df8c3396340a7230a8e409040e643
[12/03 21:49:36    198s] #       1f77478dcee975d61113fbcb21f4c38d9545ce6771216671897338171a38dd68fabd20ab
[12/03 21:49:36    198s] #       dbce84f12eb916e95114f28679095900d996875d596ea7c78f42f1d4c38846033937a773
[12/03 21:49:36    198s] #       22968c93213e185799be8ad6bae1f29f64405ce7eca45218e3fd349b48acc5f5958c1ac5
[12/03 21:49:36    198s] #       5386d15c8148fc125aa8749cc97aeebe00ed7f2584
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:49:36    198s] ### Time Record (Global Routing) is installed.
[12/03 21:49:36    198s] ### Time Record (Global Routing) is uninstalled.
[12/03 21:49:36    198s] #Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
[12/03 21:49:36    198s] #Total number of routable nets = 4309.
[12/03 21:49:36    198s] #Total number of nets in the design = 4503.
[12/03 21:49:36    198s] #4309 routable nets do not have any wires.
[12/03 21:49:36    198s] #4309 nets will be global routed.
[12/03 21:49:36    198s] ### Time Record (Data Preparation) is installed.
[12/03 21:49:36    198s] #Start routing data preparation on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Minimum voltage of a net in the design = 0.000.
[12/03 21:49:36    198s] #Maximum voltage of a net in the design = 1.980.
[12/03 21:49:36    198s] #Voltage range [0.000 - 1.980] has 4501 nets.
[12/03 21:49:36    198s] #Voltage range [1.620 - 1.980] has 1 net.
[12/03 21:49:36    198s] #Voltage range [0.000 - 0.000] has 1 net.
[12/03 21:49:36    198s] ### Time Record (Cell Pin Access) is installed.
[12/03 21:49:36    198s] #Rebuild pin access data for design.
[12/03 21:49:36    198s] #Initial pin access analysis.
[12/03 21:49:36    198s] #Detail pin access analysis.
[12/03 21:49:36    198s] ### Time Record (Cell Pin Access) is uninstalled.
[12/03 21:49:36    198s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/03 21:49:36    198s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:49:36    198s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:49:36    198s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:49:36    198s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:49:36    198s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/03 21:49:36    198s] #Monitoring time of adding inner blkg by smac
[12/03 21:49:36    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.70 (MB), peak = 1546.11 (MB)
[12/03 21:49:36    198s] #Regenerating Ggrids automatically.
[12/03 21:49:36    198s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/03 21:49:36    198s] #Using automatically generated G-grids.
[12/03 21:49:36    198s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/03 21:49:36    198s] #Done routing data preparation.
[12/03 21:49:36    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.06 (MB), peak = 1546.11 (MB)
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Finished routing data preparation on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Cpu time = 00:00:00
[12/03 21:49:36    198s] #Elapsed time = 00:00:00
[12/03 21:49:36    198s] #Increased memory = 10.12 (MB)
[12/03 21:49:36    198s] #Total memory = 1463.06 (MB)
[12/03 21:49:36    198s] #Peak memory = 1546.11 (MB)
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:49:36    198s] ### Time Record (Global Routing) is installed.
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Start global routing on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Start global routing initialization on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Number of eco nets is 0
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] #Start global routing data preparation on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  3 21:49:36 2022 with memory = 1463.06 (MB), peak = 1546.11 (MB)
[12/03 21:49:36    198s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:36    198s] #Start routing resource analysis on Sat Dec  3 21:49:36 2022
[12/03 21:49:36    198s] #
[12/03 21:49:36    198s] ### init_is_bin_blocked starts on Sat Dec  3 21:49:36 2022 with memory = 1463.06 (MB), peak = 1546.11 (MB)
[12/03 21:49:36    198s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:36    198s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  3 21:49:36 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### adjust_flow_cap starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### adjust_partial_route_blockage starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### set_via_blocked starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### copy_flow starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] #Routing resource analysis is done on Sat Dec  3 21:49:37 2022
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] ### report_flow_cap starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] #  Resource Analysis:
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/03 21:49:37    198s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/03 21:49:37    198s] #  --------------------------------------------------------------
[12/03 21:49:37    198s] #  METAL1         H         371        1073        6624    70.38%
[12/03 21:49:37    198s] #  METAL2         V         423         618        6624    51.40%
[12/03 21:49:37    198s] #  METAL3         H         781         663        6624    40.96%
[12/03 21:49:37    198s] #  METAL4         V         462         579        6624    51.04%
[12/03 21:49:37    198s] #  METAL5         H         641         803        6624    52.22%
[12/03 21:49:37    198s] #  METAL6         V         241         279        6624    51.21%
[12/03 21:49:37    198s] #  --------------------------------------------------------------
[12/03 21:49:37    198s] #  Total                   2920      57.40%       39744    52.87%
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### analyze_m2_tracks starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### report_initial_resource starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### mark_pg_pins_accessibility starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### set_net_region starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #Global routing data preparation is done on Sat Dec  3 21:49:37 2022
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] ### prepare_level starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init level 1 starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### Level 1 hgrid = 69 X 96
[12/03 21:49:37    198s] ### init level 2 starts on Sat Dec  3 21:49:37 2022 with memory = 1463.81 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### Level 2 hgrid = 18 X 24  (large_net only)
[12/03 21:49:37    198s] ### prepare_level_flow starts on Sat Dec  3 21:49:37 2022 with memory = 1464.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init_flow_edge starts on Sat Dec  3 21:49:37 2022 with memory = 1464.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### init_flow_edge starts on Sat Dec  3 21:49:37 2022 with memory = 1467.54 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #Global routing initialization is done on Sat Dec  3 21:49:37 2022
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.73 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] ### routing large nets 
[12/03 21:49:37    198s] #start global routing iteration 1...
[12/03 21:49:37    198s] ### init_flow_edge starts on Sat Dec  3 21:49:37 2022 with memory = 1467.73 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### routing at level 2 (topmost level) iter 0
[12/03 21:49:37    198s] ### Uniform Hboxes (4x6)
[12/03 21:49:37    198s] ### routing at level 1 iter 0 for 0 hboxes
[12/03 21:49:37    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #start global routing iteration 2...
[12/03 21:49:37    198s] ### init_flow_edge starts on Sat Dec  3 21:49:37 2022 with memory = 1472.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### cal_flow starts on Sat Dec  3 21:49:37 2022 with memory = 1472.16 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### routing at level 1 (topmost level) iter 0
[12/03 21:49:37    198s] ### measure_qor starts on Sat Dec  3 21:49:37 2022 with memory = 1477.75 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### measure_congestion starts on Sat Dec  3 21:49:37 2022 with memory = 1477.75 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    198s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1474.03 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    198s] #
[12/03 21:49:37    198s] #start global routing iteration 3...
[12/03 21:49:37    198s] ### routing at level 1 (topmost level) iter 1
[12/03 21:49:37    199s] ### measure_qor starts on Sat Dec  3 21:49:37 2022 with memory = 1476.07 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    199s] ### measure_congestion starts on Sat Dec  3 21:49:37 2022 with memory = 1476.07 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    199s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    199s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:37    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    199s] #
[12/03 21:49:37    199s] ### route_end starts on Sat Dec  3 21:49:37 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:37    199s] #
[12/03 21:49:37    199s] #Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
[12/03 21:49:37    199s] #Total number of routable nets = 4309.
[12/03 21:49:37    199s] #Total number of nets in the design = 4503.
[12/03 21:49:37    199s] #
[12/03 21:49:37    199s] #4309 routable nets have routed wires.
[12/03 21:49:37    199s] #
[12/03 21:49:37    199s] #Routed nets constraints summary:
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #        Rules   Unconstrained  
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #      Default            4309  
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #        Total            4309  
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #
[12/03 21:49:37    199s] #Routing constraints summary of the whole design:
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #        Rules   Unconstrained  
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:37    199s] #      Default            4309  
[12/03 21:49:37    199s] #-----------------------------
[12/03 21:49:38    199s] #        Total            4309  
[12/03 21:49:38    199s] #-----------------------------
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] ### cal_base_flow starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### init_flow_edge starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### cal_flow starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### report_overcon starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #                 OverCon       OverCon       OverCon       OverCon          
[12/03 21:49:38    199s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/03 21:49:38    199s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[12/03 21:49:38    199s] #  ----------------------------------------------------------------------------------------
[12/03 21:49:38    199s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.15  
[12/03 21:49:38    199s] #  METAL2       87(2.67%)     56(1.72%)     12(0.37%)      1(0.03%)   (4.79%)     0.34  
[12/03 21:49:38    199s] #  METAL3        1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)     0.24  
[12/03 21:49:38    199s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.14  
[12/03 21:49:38    199s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/03 21:49:38    199s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/03 21:49:38    199s] #  ----------------------------------------------------------------------------------------
[12/03 21:49:38    199s] #     Total     88(0.46%)     56(0.29%)     12(0.06%)      1(0.01%)   (0.82%)
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/03 21:49:38    199s] #  Overflow after GR: 0.01% H + 0.82% V
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### cal_base_flow starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### init_flow_edge starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### cal_flow starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### export_cong_map starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### PDZT_Export::export_cong_map starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### import_cong_map starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] #Hotspot report including placement blocked areas
[12/03 21:49:38    199s] OPERPROF: Starting HotSpotCal at level 1, MEM:1559.4M
[12/03 21:49:38    199s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/03 21:49:38    199s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/03 21:49:38    199s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/03 21:49:38    199s] [hotspot] |   METAL1(H)    |              2.00 |              2.00 |   250.88   486.07   282.24   501.75 |
[12/03 21:49:38    199s] [hotspot] |   METAL2(V)    |              5.00 |             35.00 |   266.56   470.39   313.60   517.44 |
[12/03 21:49:38    199s] [hotspot] |   METAL3(H)    |              1.00 |              2.00 |   250.88   658.56   266.56   674.24 |
[12/03 21:49:38    199s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[12/03 21:49:38    199s] [hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[12/03 21:49:38    199s] [hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[12/03 21:49:38    199s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/03 21:49:38    199s] [hotspot] |      worst     | (METAL2)     5.00 | (METAL2)    35.00 |                                     |
[12/03 21:49:38    199s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/03 21:49:38    199s] [hotspot] |   all layers   |              1.00 |              2.00 |                                     |
[12/03 21:49:38    199s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/03 21:49:38    199s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[12/03 21:49:38    199s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.00/2.00 (area is in unit of 4 std-cell row bins)
[12/03 21:49:38    199s] [hotspot] max/total 1.00/2.00, big hotspot (>10) total 0.00
[12/03 21:49:38    199s] [hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[12/03 21:49:38    199s] [hotspot] +-----+-------------------------------------+---------------+
[12/03 21:49:38    199s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/03 21:49:38    199s] [hotspot] +-----+-------------------------------------+---------------+
[12/03 21:49:38    199s] [hotspot] |  1  |   250.88   658.56   266.56   674.24 |        1.00   |
[12/03 21:49:38    199s] [hotspot] +-----+-------------------------------------+---------------+
[12/03 21:49:38    199s] [hotspot] |  2  |   548.79   658.56   564.48   674.24 |        1.00   |
[12/03 21:49:38    199s] [hotspot] +-----+-------------------------------------+---------------+
[12/03 21:49:38    199s] Top 2 hotspots total area: 2.00
[12/03 21:49:38    199s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.038, MEM:1559.4M
[12/03 21:49:38    199s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### update starts on Sat Dec  3 21:49:38 2022 with memory = 1473.58 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] #Complete Global Routing.
[12/03 21:49:38    199s] #Total wire length = 107428 um.
[12/03 21:49:38    199s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL1 = 76 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL2 = 24620 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL3 = 40219 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL4 = 35969 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL5 = 5922 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL6 = 622 um.
[12/03 21:49:38    199s] #Total number of vias = 21249
[12/03 21:49:38    199s] #Up-Via Summary (total 21249):
[12/03 21:49:38    199s] #           
[12/03 21:49:38    199s] #-----------------------
[12/03 21:49:38    199s] # METAL1          11837
[12/03 21:49:38    199s] # METAL2           6763
[12/03 21:49:38    199s] # METAL3           2410
[12/03 21:49:38    199s] # METAL4            225
[12/03 21:49:38    199s] # METAL5             14
[12/03 21:49:38    199s] #-----------------------
[12/03 21:49:38    199s] #                 21249 
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### report_overcon starts on Sat Dec  3 21:49:38 2022 with memory = 1473.94 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### report_overcon starts on Sat Dec  3 21:49:38 2022 with memory = 1473.94 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] #Max overcon = 7 tracks.
[12/03 21:49:38    199s] #Total overcon = 0.82%.
[12/03 21:49:38    199s] #Worst layer Gcell overcon rate = 0.02%.
[12/03 21:49:38    199s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### global_route design signature (7): route=976134490 net_attr=1189143743
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #Global routing statistics:
[12/03 21:49:38    199s] #Cpu time = 00:00:01
[12/03 21:49:38    199s] #Elapsed time = 00:00:01
[12/03 21:49:38    199s] #Increased memory = 10.57 (MB)
[12/03 21:49:38    199s] #Total memory = 1473.64 (MB)
[12/03 21:49:38    199s] #Peak memory = 1546.11 (MB)
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #Finished global routing on Sat Dec  3 21:49:38 2022
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] ### Time Record (Global Routing) is uninstalled.
[12/03 21:49:38    199s] ### Time Record (Data Preparation) is installed.
[12/03 21:49:38    199s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:49:38    199s] ### track-assign external-init starts on Sat Dec  3 21:49:38 2022 with memory = 1472.95 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### Time Record (Track Assignment) is installed.
[12/03 21:49:38    199s] ### Time Record (Track Assignment) is uninstalled.
[12/03 21:49:38    199s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.95 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### track-assign engine-init starts on Sat Dec  3 21:49:38 2022 with memory = 1472.95 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] ### Time Record (Track Assignment) is installed.
[12/03 21:49:38    199s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:38    199s] ### track-assign core-engine starts on Sat Dec  3 21:49:38 2022 with memory = 1472.95 (MB), peak = 1546.11 (MB)
[12/03 21:49:38    199s] #Start Track Assignment.
[12/03 21:49:38    199s] #Done with 4152 horizontal wires in 3 hboxes and 4461 vertical wires in 3 hboxes.
[12/03 21:49:38    199s] #Done with 863 horizontal wires in 3 hboxes and 783 vertical wires in 3 hboxes.
[12/03 21:49:38    199s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/03 21:49:38    199s] #
[12/03 21:49:38    199s] #Track assignment summary:
[12/03 21:49:38    199s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/03 21:49:38    199s] #------------------------------------------------------------------------
[12/03 21:49:38    199s] # METAL1        67.23 	  0.00%  	  0.00% 	  0.00%
[12/03 21:49:38    199s] # METAL2     24234.56 	  0.21%  	  0.00% 	  0.19%
[12/03 21:49:38    199s] # METAL3     38987.48 	  0.09%  	  0.00% 	  0.00%
[12/03 21:49:38    199s] # METAL4     35724.64 	  0.02%  	  0.00% 	  0.00%
[12/03 21:49:38    199s] # METAL5      5958.12 	  0.00%  	  0.00% 	  0.00%
[12/03 21:49:38    199s] # METAL6       625.80 	  0.00%  	  0.00% 	  0.00%
[12/03 21:49:38    199s] #------------------------------------------------------------------------
[12/03 21:49:38    199s] # All      105597.84  	  0.09% 	  0.00% 	  0.00%
[12/03 21:49:38    199s] #Complete Track Assignment.
[12/03 21:49:38    199s] #Total wire length = 104542 um.
[12/03 21:49:38    199s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL1 = 66 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL2 = 23744 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL3 = 38559 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL4 = 35623 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL5 = 5927 um.
[12/03 21:49:38    199s] #Total wire length on LAYER METAL6 = 623 um.
[12/03 21:49:38    199s] #Total number of vias = 21249
[12/03 21:49:38    199s] #Up-Via Summary (total 21249):
[12/03 21:49:38    199s] #           
[12/03 21:49:38    199s] #-----------------------
[12/03 21:49:39    199s] # METAL1          11837
[12/03 21:49:39    199s] # METAL2           6763
[12/03 21:49:39    199s] # METAL3           2410
[12/03 21:49:39    199s] # METAL4            225
[12/03 21:49:39    199s] # METAL5             14
[12/03 21:49:39    199s] #-----------------------
[12/03 21:49:39    199s] #                 21249 
[12/03 21:49:39    199s] #
[12/03 21:49:39    199s] ### track_assign design signature (10): route=209377570
[12/03 21:49:39    199s] ### track-assign core-engine cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/03 21:49:39    199s] ### Time Record (Track Assignment) is uninstalled.
[12/03 21:49:39    199s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1472.94 (MB), peak = 1546.11 (MB)
[12/03 21:49:39    199s] #
[12/03 21:49:39    199s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/03 21:49:39    199s] #Cpu time = 00:00:01
[12/03 21:49:39    199s] #Elapsed time = 00:00:02
[12/03 21:49:39    199s] #Increased memory = 20.41 (MB)
[12/03 21:49:39    199s] #Total memory = 1472.94 (MB)
[12/03 21:49:39    199s] #Peak memory = 1546.11 (MB)
[12/03 21:49:39    199s] ### Time Record (Detail Routing) is installed.
[12/03 21:49:39    199s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:49:39    199s] #
[12/03 21:49:39    199s] #Start Detail Routing..
[12/03 21:49:39    199s] #start initial detail routing ...
[12/03 21:49:39    199s] ### Design has 0 dirty nets
[12/03 21:49:53    213s] #   number of violations = 130
[12/03 21:49:53    213s] #
[12/03 21:49:53    213s] #    By Layer and Type :
[12/03 21:49:53    213s] #	         MetSpc    Short   CutSpc   Totals
[12/03 21:49:53    213s] #	METAL1       80       27        7      114
[12/03 21:49:53    213s] #	METAL2        9        7        0       16
[12/03 21:49:53    213s] #	Totals       89       34        7      130
[12/03 21:49:53    213s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1482.76 (MB), peak = 1654.94 (MB)
[12/03 21:49:53    213s] #start 1st optimization iteration ...
[12/03 21:49:54    215s] #   number of violations = 0
[12/03 21:49:54    215s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.20 (MB), peak = 1654.94 (MB)
[12/03 21:49:54    215s] #Complete Detail Routing.
[12/03 21:49:54    215s] #Total wire length = 116149 um.
[12/03 21:49:54    215s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL1 = 2734 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL2 = 38324 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL3 = 39895 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL4 = 29596 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL5 = 4919 um.
[12/03 21:49:54    215s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:49:54    215s] #Total number of vias = 24523
[12/03 21:49:54    215s] #Up-Via Summary (total 24523):
[12/03 21:49:54    215s] #           
[12/03 21:49:54    215s] #-----------------------
[12/03 21:49:54    215s] # METAL1          13069
[12/03 21:49:54    215s] # METAL2           9048
[12/03 21:49:54    215s] # METAL3           2188
[12/03 21:49:54    215s] # METAL4            200
[12/03 21:49:54    215s] # METAL5             18
[12/03 21:49:54    215s] #-----------------------
[12/03 21:49:54    215s] #                 24523 
[12/03 21:49:54    215s] #
[12/03 21:49:54    215s] #Total number of DRC violations = 0
[12/03 21:49:54    215s] ### Time Record (Detail Routing) is uninstalled.
[12/03 21:49:54    215s] #Cpu time = 00:00:15
[12/03 21:49:54    215s] #Elapsed time = 00:00:16
[12/03 21:49:54    215s] #Increased memory = 4.60 (MB)
[12/03 21:49:54    215s] #Total memory = 1477.54 (MB)
[12/03 21:49:54    215s] #Peak memory = 1654.94 (MB)
[12/03 21:49:54    215s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:49:54    215s] ### Time Record (Post Route Wire Spreading) is installed.
[12/03 21:49:54    215s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:49:54    215s] #
[12/03 21:49:54    215s] #Start Post Route wire spreading..
[12/03 21:49:54    215s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:49:54    215s] #
[12/03 21:49:54    215s] #Start DRC checking..
[12/03 21:49:55    215s] #   number of violations = 0
[12/03 21:49:55    215s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1478.45 (MB), peak = 1654.94 (MB)
[12/03 21:49:55    215s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/03 21:49:55    215s] #Total number of DRC violations = 0
[12/03 21:49:55    215s] #Total number of process antenna violations = 0
[12/03 21:49:55    215s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/03 21:49:55    215s] #
[12/03 21:49:55    215s] #Start data preparation for wire spreading...
[12/03 21:49:55    215s] #
[12/03 21:49:55    215s] #Data preparation is done on Sat Dec  3 21:49:55 2022
[12/03 21:49:55    215s] #
[12/03 21:49:55    215s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:49:55    215s] ### track-assign engine-init starts on Sat Dec  3 21:49:55 2022 with memory = 1478.45 (MB), peak = 1654.94 (MB)
[12/03 21:49:55    215s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[12/03 21:49:55    215s] #
[12/03 21:49:55    215s] #Start Post Route Wire Spread.
[12/03 21:49:55    216s] #Done with 464 horizontal wires in 6 hboxes and 532 vertical wires in 5 hboxes.
[12/03 21:49:55    216s] #Complete Post Route Wire Spread.
[12/03 21:49:55    216s] #
[12/03 21:49:55    216s] #Total wire length = 117258 um.
[12/03 21:49:55    216s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL1 = 2736 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL2 = 38413 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL3 = 40359 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL4 = 30135 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL5 = 4934 um.
[12/03 21:49:55    216s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:49:55    216s] #Total number of vias = 24523
[12/03 21:49:55    216s] #Up-Via Summary (total 24523):
[12/03 21:49:55    216s] #           
[12/03 21:49:55    216s] #-----------------------
[12/03 21:49:55    216s] # METAL1          13069
[12/03 21:49:55    216s] # METAL2           9048
[12/03 21:49:55    216s] # METAL3           2188
[12/03 21:49:55    216s] # METAL4            200
[12/03 21:49:55    216s] # METAL5             18
[12/03 21:49:55    216s] #-----------------------
[12/03 21:49:55    216s] #                 24523 
[12/03 21:49:55    216s] #
[12/03 21:49:55    216s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:49:55    216s] #
[12/03 21:49:55    216s] #Start DRC checking..
[12/03 21:49:56    216s] #   number of violations = 0
[12/03 21:49:56    216s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.12 (MB), peak = 1654.94 (MB)
[12/03 21:49:56    216s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/03 21:49:56    216s] #Total number of DRC violations = 0
[12/03 21:49:56    216s] #Total number of process antenna violations = 0
[12/03 21:49:56    216s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/03 21:49:56    216s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:49:56    216s] #   number of violations = 0
[12/03 21:49:56    216s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.12 (MB), peak = 1654.94 (MB)
[12/03 21:49:56    216s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/03 21:49:56    216s] #Total number of DRC violations = 0
[12/03 21:49:56    216s] #Total number of process antenna violations = 0
[12/03 21:49:56    216s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/03 21:49:56    216s] #Post Route wire spread is done.
[12/03 21:49:56    216s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/03 21:49:56    216s] #Total wire length = 117258 um.
[12/03 21:49:56    216s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL1 = 2736 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL2 = 38413 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL3 = 40359 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL4 = 30135 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL5 = 4934 um.
[12/03 21:49:56    216s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:49:56    216s] #Total number of vias = 24523
[12/03 21:49:56    216s] #Up-Via Summary (total 24523):
[12/03 21:49:56    216s] #           
[12/03 21:49:56    216s] #-----------------------
[12/03 21:49:56    216s] # METAL1          13069
[12/03 21:49:56    216s] # METAL2           9048
[12/03 21:49:56    216s] # METAL3           2188
[12/03 21:49:56    216s] # METAL4            200
[12/03 21:49:56    216s] # METAL5             18
[12/03 21:49:56    216s] #-----------------------
[12/03 21:49:56    216s] #                 24523 
[12/03 21:49:56    216s] #
[12/03 21:49:56    216s] #detailRoute Statistics:
[12/03 21:49:56    216s] #Cpu time = 00:00:17
[12/03 21:49:56    216s] #Elapsed time = 00:00:18
[12/03 21:49:56    216s] #Increased memory = 1.52 (MB)
[12/03 21:49:56    216s] #Total memory = 1474.46 (MB)
[12/03 21:49:56    216s] #Peak memory = 1654.94 (MB)
[12/03 21:49:56    216s] ### global_detail_route design signature (30): route=1403047733 flt_obj=0 vio=1905142130 shield_wire=1
[12/03 21:49:56    216s] ### Time Record (DB Export) is installed.
[12/03 21:49:56    216s] ### export design design signature (31): route=1403047733 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1923188471 dirty_area=0 del_dirty_area=0 cell=678497600 placement=1349140944 pin_access=297596271 inst_pattern=1 halo=1067622966
[12/03 21:49:56    216s] ### Time Record (DB Export) is uninstalled.
[12/03 21:49:56    216s] ### Time Record (Post Callback) is installed.
[12/03 21:49:56    216s] ### Time Record (Post Callback) is uninstalled.
[12/03 21:49:56    216s] #
[12/03 21:49:56    216s] #globalDetailRoute statistics:
[12/03 21:49:56    216s] #Cpu time = 00:00:20
[12/03 21:49:56    216s] #Elapsed time = 00:00:21
[12/03 21:49:56    216s] #Increased memory = 30.49 (MB)
[12/03 21:49:56    216s] #Total memory = 1480.20 (MB)
[12/03 21:49:56    216s] #Peak memory = 1654.94 (MB)
[12/03 21:49:56    216s] #Number of warnings = 18
[12/03 21:49:56    216s] #Total number of warnings = 29
[12/03 21:49:56    216s] #Number of fails = 0
[12/03 21:49:56    216s] #Total number of fails = 0
[12/03 21:49:56    216s] #Complete globalDetailRoute on Sat Dec  3 21:49:56 2022
[12/03 21:49:56    216s] #
[12/03 21:49:56    216s] ### import design signature (32): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=297596271 inst_pattern=1 halo=0
[12/03 21:49:56    216s] ### Time Record (globalDetailRoute) is uninstalled.
[12/03 21:49:56    216s] #Default setup view is reset to wc.
[12/03 21:49:56    216s] #Default setup view is reset to wc.
[12/03 21:49:56    216s] #routeDesign: cpu time = 00:00:20, elapsed time = 00:00:21, memory = 1455.86 (MB), peak = 1654.94 (MB)
[12/03 21:49:56    216s] 
[12/03 21:49:56    216s] *** Summary of all messages that are not suppressed in this session:
[12/03 21:49:56    216s] Severity  ID               Count  Summary                                  
[12/03 21:49:56    216s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/03 21:49:56    216s] *** Message Summary: 4 warning(s), 0 error(s)
[12/03 21:49:56    216s] 
[12/03 21:49:56    216s] ### Time Record (routeDesign) is uninstalled.
[12/03 21:49:56    216s] ### 
[12/03 21:49:56    216s] ###   Scalability Statistics
[12/03 21:49:56    216s] ### 
[12/03 21:49:56    216s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:49:57    216s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/03 21:49:57    216s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:49:57    216s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[12/03 21:49:57    216s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/03 21:49:57    216s] ###   Global Routing                |        00:00:01|        00:00:02|             0.5|
[12/03 21:49:57    216s] ###   Track Assignment              |        00:00:00|        00:00:01|             1.0|
[12/03 21:49:57    216s] ###   Detail Routing                |        00:00:15|        00:00:16|             1.0|
[12/03 21:49:57    216s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             0.9|
[12/03 21:49:57    216s] ###   Entire Command                |        00:00:20|        00:00:21|             0.9|
[12/03 21:49:57    216s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:49:57    216s] ### 
[12/03 21:50:00    217s] <CMD> zoomBox -1029.12450 -253.82200 1518.14700 977.69100
[12/03 21:50:01    217s] <CMD> zoomBox -770.87450 -170.41900 1394.30650 876.36700
[12/03 21:50:01    217s] <CMD> zoomBox -555.07250 -98.35500 1285.33150 791.41350
[12/03 21:50:02    217s] <CMD> zoomBox -490.00050 -20.16850 1074.34350 736.13500
[12/03 21:50:03    217s] <CMD> zoomBox -680.57100 -104.33150 1159.83450 785.43750
[12/03 21:50:45    221s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/03 21:50:57    222s] <CMD> timeDesign -postRoute
[12/03 21:50:57    222s] Switching SI Aware to true by default in postroute mode   
[12/03 21:50:57    222s] *** timeDesign #2 [begin] : totSession cpu/real = 0:03:42.2/0:31:23.0 (0.1), mem = 1546.5M
[12/03 21:50:57    222s]  Reset EOS DB
[12/03 21:50:57    222s] Ignoring AAE DB Resetting ...
[12/03 21:50:57    222s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
[12/03 21:50:57    222s] PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:50:57    222s] RC Extraction called in multi-corner(2) mode.
[12/03 21:50:57    222s] Process corner(s) are loaded.
[12/03 21:50:57    222s]  Corner: wc
[12/03 21:50:57    222s]  Corner: bc
[12/03 21:50:57    222s] extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d  -extended
[12/03 21:50:57    222s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/03 21:50:57    222s]       RC Corner Indexes            0       1   
[12/03 21:50:57    222s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:50:57    222s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/03 21:50:57    222s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:57    222s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:57    222s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:57    222s] Shrink Factor                : 1.00000
[12/03 21:50:57    222s] 
[12/03 21:50:57    222s] Trim Metal Layers:
[12/03 21:50:57    222s] LayerId::1 widthSet size::4
[12/03 21:50:57    222s] LayerId::2 widthSet size::4
[12/03 21:50:57    222s] LayerId::3 widthSet size::4
[12/03 21:50:57    222s] LayerId::4 widthSet size::4
[12/03 21:50:57    222s] LayerId::5 widthSet size::4
[12/03 21:50:57    222s] LayerId::6 widthSet size::3
[12/03 21:50:57    222s] eee: pegSigSF::1.070000
[12/03 21:50:57    222s] Initializing multi-corner capacitance tables ... 
[12/03 21:50:57    222s] Initializing multi-corner resistance tables ...
[12/03 21:50:57    222s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:50:57    222s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:50:57    222s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:50:57    222s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:50:57    222s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:50:57    222s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:50:57    222s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:50:57    222s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1536.5M)
[12/03 21:50:57    222s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for storing RC.
[12/03 21:50:57    222s] Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 70.0047% (CPU Time= 0:00:00.1  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1595.3M)
[12/03 21:50:57    222s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1595.3M)
[12/03 21:50:57    222s] Number of Extracted Resistors     : 61505
[12/03 21:50:57    222s] Number of Extracted Ground Cap.   : 63031
[12/03 21:50:57    222s] Number of Extracted Coupling Cap. : 118016
[12/03 21:50:57    222s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1579.348M)
[12/03 21:50:57    222s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/03 21:50:57    222s]  Corner: wc
[12/03 21:50:57    222s]  Corner: bc
[12/03 21:50:57    222s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1579.3M)
[12/03 21:50:57    222s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb_Filter.rcdb.d' for storing RC.
[12/03 21:50:57    222s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4316 access done (mem: 1579.348M)
[12/03 21:50:57    222s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1579.348M)
[12/03 21:50:57    222s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1579.348M)
[12/03 21:50:57    222s] processing rcdb (/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d) for hinst (top) of cell (sixteenbitcpu_top_pads);
[12/03 21:50:57    222s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 0 access done (mem: 1579.348M)
[12/03 21:50:57    222s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1579.348M)
[12/03 21:50:57    222s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1579.348M)
[12/03 21:50:57    222s] Starting delay calculation for Setup views
[12/03 21:50:57    222s] AAE DB initialization (MEM=1596.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 21:50:57    222s] AAE_INFO: resetNetProps viewIdx 0 
[12/03 21:50:57    222s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:50:57    222s] #################################################################################
[12/03 21:50:57    222s] # Design Stage: PostRoute
[12/03 21:50:57    222s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:50:57    222s] # Design Mode: 180nm
[12/03 21:50:57    222s] # Analysis Mode: MMMC OCV 
[12/03 21:50:57    222s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:50:57    222s] # Signoff Settings: SI On 
[12/03 21:50:57    222s] #################################################################################
[12/03 21:50:57    222s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:50:57    222s] Setting infinite Tws ...
[12/03 21:50:57    222s] First Iteration Infinite Tw... 
[12/03 21:50:57    222s] Calculate early delays in OCV mode...
[12/03 21:50:57    222s] Calculate late delays in OCV mode...
[12/03 21:50:57    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 1596.4M, InitMEM = 1596.4M)
[12/03 21:50:57    222s] Start delay calculation (fullDC) (1 T). (MEM=1596.43)
[12/03 21:50:57    222s] 
[12/03 21:50:57    222s] Trim Metal Layers:
[12/03 21:50:57    222s] LayerId::1 widthSet size::4
[12/03 21:50:57    222s] LayerId::2 widthSet size::4
[12/03 21:50:57    222s] LayerId::3 widthSet size::4
[12/03 21:50:57    222s] LayerId::4 widthSet size::4
[12/03 21:50:57    222s] LayerId::5 widthSet size::4
[12/03 21:50:57    222s] LayerId::6 widthSet size::3
[12/03 21:50:57    222s] eee: pegSigSF::1.070000
[12/03 21:50:57    222s] Initializing multi-corner capacitance tables ... 
[12/03 21:50:57    222s] Initializing multi-corner resistance tables ...
[12/03 21:50:57    222s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:50:57    222s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:50:57    222s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:50:57    222s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:50:57    222s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:50:57    222s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:50:57    222s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:50:57    222s] Start AAE Lib Loading. (MEM=1608.04)
[12/03 21:50:57    222s] End AAE Lib Loading. (MEM=1627.11 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 21:50:57    222s] End AAE Lib Interpolated Model. (MEM=1627.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:50:57    222s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1627.113M)
[12/03 21:50:57    222s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1627.1M)
[12/03 21:50:58    223s] Total number of fetched objects 4301
[12/03 21:50:58    223s] AAE_INFO-618: Total number of nets in the design is 4503,  96.5 percent of the nets selected for SI analysis
[12/03 21:50:58    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:50:58    223s] End delay calculation. (MEM=1660.35 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:50:58    223s] End delay calculation (fullDC). (MEM=1660.35 CPU=0:00:00.7 REAL=0:00:01.0)
[12/03 21:50:58    223s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1660.3M) ***
[12/03 21:50:58    223s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.3M)
[12/03 21:50:58    223s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:50:58    223s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.3M)
[12/03 21:50:58    223s] Starting SI iteration 2
[12/03 21:50:58    223s] Calculate early delays in OCV mode...
[12/03 21:50:58    223s] Calculate late delays in OCV mode...
[12/03 21:50:58    223s] Start delay calculation (fullDC) (1 T). (MEM=1606.46)
[12/03 21:50:58    223s] End AAE Lib Interpolated Model. (MEM=1606.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:50:58    223s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 94. 
[12/03 21:50:58    223s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:50:58    223s] Total number of fetched objects 4301
[12/03 21:50:58    223s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:50:58    223s] End delay calculation. (MEM=1649.14 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:50:58    223s] End delay calculation (fullDC). (MEM=1649.14 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:50:58    223s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1649.1M) ***
[12/03 21:50:58    223s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:44 mem=1649.1M)
[12/03 21:50:58    223s] Effort level <high> specified for reg2reg path_group
[12/03 21:50:58    223s] All LLGs are deleted
[12/03 21:50:58    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.003, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.002, REAL:0.012, MEM:1608.1M
[12/03 21:50:58    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.020, MEM:1608.1M
[12/03 21:50:59    223s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:50:59    223s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:50:59    223s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:50:59    223s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:50:59    223s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:50:59    223s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:50:59    224s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:50:59    224s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:50:59    224s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:50:59    224s] Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/03 21:50:59    224s] Total CPU time: 1.78 sec
[12/03 21:50:59    224s] Total Real time: 2.0 sec
[12/03 21:50:59    224s] Total Memory Usage: 1621.414062 Mbytes
[12/03 21:50:59    224s] Info: pop threads available for lower-level modules during optimization.
[12/03 21:50:59    224s] Reset AAE Options
[12/03 21:50:59    224s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.7 (0.6), totSession cpu/real = 0:03:44.0/0:31:25.7 (0.1), mem = 1621.4M
[12/03 21:50:59    224s] 
[12/03 21:50:59    224s] =============================================================================================
[12/03 21:50:59    224s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/03 21:50:59    224s] =============================================================================================
[12/03 21:50:59    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:50:59    224s] ---------------------------------------------------------------------------------------------
[12/03 21:50:59    224s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:50:59    224s] [ ExtractRC              ]      1   0:00:00.5  (  19.7 % )     0:00:00.5 /  0:00:00.5    0.8
[12/03 21:50:59    224s] [ TimingUpdate           ]      2   0:00:00.1  (   2.4 % )     0:00:01.1 /  0:00:01.0    0.9
[12/03 21:50:59    224s] [ FullDelayCalc          ]      1   0:00:01.0  (  36.1 % )     0:00:01.0 /  0:00:00.9    0.9
[12/03 21:50:59    224s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.9 % )     0:00:01.1 /  0:00:00.3    0.3
[12/03 21:50:59    224s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/03 21:50:59    224s] [ DrvReport              ]      1   0:00:00.7  (  24.6 % )     0:00:00.7 /  0:00:00.1    0.1
[12/03 21:50:59    224s] [ GenerateReports        ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    0.8
[12/03 21:50:59    224s] [ MISC                   ]          0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.7
[12/03 21:50:59    224s] ---------------------------------------------------------------------------------------------
[12/03 21:50:59    224s]  timeDesign #2 TOTAL                0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.8    0.6
[12/03 21:50:59    224s] ---------------------------------------------------------------------------------------------
[12/03 21:50:59    224s] 
[12/03 21:50:59    224s] <CMD> timeDesign -postRoute -hold
[12/03 21:50:59    224s] *** timeDesign #3 [begin] : totSession cpu/real = 0:03:44.0/0:31:25.8 (0.1), mem = 1621.4M
[12/03 21:50:59    224s]  Reset EOS DB
[12/03 21:50:59    224s] Ignoring AAE DB Resetting ...
[12/03 21:50:59    224s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4299 access done (mem: 1621.414M)
[12/03 21:50:59    224s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
[12/03 21:50:59    224s] PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:50:59    224s] RC Extraction called in multi-corner(2) mode.
[12/03 21:50:59    224s] Process corner(s) are loaded.
[12/03 21:50:59    224s]  Corner: wc
[12/03 21:50:59    224s]  Corner: bc
[12/03 21:50:59    224s] extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
[12/03 21:50:59    224s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/03 21:50:59    224s]       RC Corner Indexes            0       1   
[12/03 21:50:59    224s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:50:59    224s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/03 21:50:59    224s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:59    224s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:59    224s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:50:59    224s] Shrink Factor                : 1.00000
[12/03 21:50:59    224s] 
[12/03 21:50:59    224s] Trim Metal Layers:
[12/03 21:50:59    224s] LayerId::1 widthSet size::4
[12/03 21:50:59    224s] LayerId::2 widthSet size::4
[12/03 21:50:59    224s] LayerId::3 widthSet size::4
[12/03 21:50:59    224s] LayerId::4 widthSet size::4
[12/03 21:50:59    224s] LayerId::5 widthSet size::4
[12/03 21:50:59    224s] LayerId::6 widthSet size::3
[12/03 21:50:59    224s] eee: pegSigSF::1.070000
[12/03 21:50:59    224s] Initializing multi-corner capacitance tables ... 
[12/03 21:50:59    224s] Initializing multi-corner resistance tables ...
[12/03 21:51:00    224s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:00    224s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:51:00    224s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:51:00    224s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:51:00    224s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:00    224s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:00    224s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:00    224s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1619.4M)
[12/03 21:51:00    224s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for storing RC.
[12/03 21:51:00    224s] Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 70.0047% (CPU Time= 0:00:00.2  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1686.3M)
[12/03 21:51:00    224s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1686.3M)
[12/03 21:51:00    224s] Number of Extracted Resistors     : 61505
[12/03 21:51:00    224s] Number of Extracted Ground Cap.   : 63031
[12/03 21:51:00    224s] Number of Extracted Coupling Cap. : 118016
[12/03 21:51:00    224s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1663.043M)
[12/03 21:51:00    224s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/03 21:51:00    224s]  Corner: wc
[12/03 21:51:00    224s]  Corner: bc
[12/03 21:51:00    224s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1663.0M)
[12/03 21:51:00    224s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb_Filter.rcdb.d' for storing RC.
[12/03 21:51:00    224s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4316 access done (mem: 1667.043M)
[12/03 21:51:00    224s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1667.043M)
[12/03 21:51:00    224s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1667.043M)
[12/03 21:51:00    224s] processing rcdb (/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d) for hinst (top) of cell (sixteenbitcpu_top_pads);
[12/03 21:51:00    224s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 0 access done (mem: 1667.043M)
[12/03 21:51:00    224s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1667.043M)
[12/03 21:51:00    224s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1667.043M)
[12/03 21:51:00    224s] Effort level <high> specified for reg2reg path_group
[12/03 21:51:00    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1614.1M
[12/03 21:51:00    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.001, MEM:1614.1M
[12/03 21:51:00    224s] Starting delay calculation for Hold views
[12/03 21:51:00    224s] AAE_INFO: resetNetProps viewIdx 1 
[12/03 21:51:00    224s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:51:00    224s] #################################################################################
[12/03 21:51:00    224s] # Design Stage: PostRoute
[12/03 21:51:00    224s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:00    224s] # Design Mode: 180nm
[12/03 21:51:00    224s] # Analysis Mode: MMMC OCV 
[12/03 21:51:00    224s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:00    224s] # Signoff Settings: SI On 
[12/03 21:51:00    224s] #################################################################################
[12/03 21:51:00    224s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:51:00    224s] Setting infinite Tws ...
[12/03 21:51:00    224s] First Iteration Infinite Tw... 
[12/03 21:51:00    224s] Calculate late delays in OCV mode...
[12/03 21:51:00    224s] Calculate early delays in OCV mode...
[12/03 21:51:00    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1612.1M, InitMEM = 1612.1M)
[12/03 21:51:00    224s] Start delay calculation (fullDC) (1 T). (MEM=1612.1)
[12/03 21:51:00    224s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/03 21:51:00    224s] 
[12/03 21:51:00    224s] Trim Metal Layers:
[12/03 21:51:00    224s] LayerId::1 widthSet size::4
[12/03 21:51:00    224s] LayerId::2 widthSet size::4
[12/03 21:51:00    224s] LayerId::3 widthSet size::4
[12/03 21:51:00    224s] LayerId::4 widthSet size::4
[12/03 21:51:00    224s] LayerId::5 widthSet size::4
[12/03 21:51:00    224s] LayerId::6 widthSet size::3
[12/03 21:51:00    224s] eee: pegSigSF::1.070000
[12/03 21:51:00    224s] Initializing multi-corner capacitance tables ... 
[12/03 21:51:00    224s] Initializing multi-corner resistance tables ...
[12/03 21:51:00    224s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:00    224s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:51:00    224s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:51:00    224s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:51:00    224s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:00    224s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:00    224s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:00    224s] End AAE Lib Interpolated Model. (MEM=1623.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:00    224s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1623.707M)
[12/03 21:51:00    224s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1623.7M)
[12/03 21:51:01    225s] Total number of fetched objects 4301
[12/03 21:51:01    225s] AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
[12/03 21:51:01    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:01    225s] End delay calculation. (MEM=1639.4 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:51:01    225s] End delay calculation (fullDC). (MEM=1639.4 CPU=0:00:00.7 REAL=0:00:01.0)
[12/03 21:51:01    225s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1639.4M) ***
[12/03 21:51:01    225s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
[12/03 21:51:01    225s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:51:01    225s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
[12/03 21:51:01    225s] Starting SI iteration 2
[12/03 21:51:01    225s] Calculate late delays in OCV mode...
[12/03 21:51:01    225s] Calculate early delays in OCV mode...
[12/03 21:51:01    225s] Start delay calculation (fullDC) (1 T). (MEM=1603.52)
[12/03 21:51:01    225s] End AAE Lib Interpolated Model. (MEM=1603.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:01    225s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 150. 
[12/03 21:51:01    225s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:51:01    225s] Total number of fetched objects 4301
[12/03 21:51:01    225s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:51:01    225s] End delay calculation. (MEM=1643.69 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:01    225s] End delay calculation (fullDC). (MEM=1643.69 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:01    225s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1643.7M) ***
[12/03 21:51:01    225s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:45 mem=1643.7M)
[12/03 21:51:01    225s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:51:01    225s] Density: 69.005%
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/03 21:51:01    225s] Total CPU time: 1.57 sec
[12/03 21:51:01    225s] Total Real time: 2.0 sec
[12/03 21:51:01    225s] Total Memory Usage: 1579.964844 Mbytes
[12/03 21:51:01    225s] Reset AAE Options
[12/03 21:51:01    225s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.6/0:00:01.9 (0.8), totSession cpu/real = 0:03:45.6/0:31:27.7 (0.1), mem = 1580.0M
[12/03 21:51:01    225s] 
[12/03 21:51:01    225s] =============================================================================================
[12/03 21:51:01    225s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[12/03 21:51:01    225s] =============================================================================================
[12/03 21:51:01    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:01    225s] ---------------------------------------------------------------------------------------------
[12/03 21:51:01    225s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:01    225s] [ ExtractRC              ]      1   0:00:00.7  (  34.0 % )     0:00:00.7 /  0:00:00.5    0.7
[12/03 21:51:01    225s] [ TimingUpdate           ]      1   0:00:00.0  (   1.7 % )     0:00:00.9 /  0:00:00.9    0.9
[12/03 21:51:01    225s] [ FullDelayCalc          ]      1   0:00:00.9  (  47.4 % )     0:00:00.9 /  0:00:00.8    0.9
[12/03 21:51:01    225s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:01.1 /  0:00:01.0    0.9
[12/03 21:51:01    225s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:51:01    225s] [ GenerateReports        ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.7
[12/03 21:51:01    225s] [ MISC                   ]          0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.1    0.6
[12/03 21:51:01    225s] ---------------------------------------------------------------------------------------------
[12/03 21:51:01    225s]  timeDesign #3 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.6    0.8
[12/03 21:51:01    225s] ---------------------------------------------------------------------------------------------
[12/03 21:51:01    225s] 
[12/03 21:51:15    226s] <CMD> optDesign -postRoute -setup -hold
[12/03 21:51:15    226s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1471.4M, totSessionCpu=0:03:47 **
[12/03 21:51:15    226s] **INFO: User settings:
[12/03 21:51:15    226s] setNanoRouteMode -drouteEndIteration                            1
[12/03 21:51:15    226s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[12/03 21:51:15    226s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/03 21:51:15    226s] setNanoRouteMode -grouteExpTdStdDelay                           40.9
[12/03 21:51:15    226s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/03 21:51:15    226s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/03 21:51:15    226s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/03 21:51:15    226s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/03 21:51:15    226s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/03 21:51:15    226s] setNanoRouteMode -routeWithSiDriven                             true
[12/03 21:51:15    226s] setNanoRouteMode -routeWithTimingDriven                         true
[12/03 21:51:15    226s] setNanoRouteMode -timingEngine                                  {}
[12/03 21:51:15    226s] setDesignMode -process                                          180
[12/03 21:51:15    226s] setExtractRCMode -coupled                                       true
[12/03 21:51:15    226s] setExtractRCMode -coupling_c_th                                 3
[12/03 21:51:15    226s] setExtractRCMode -engine                                        postRoute
[12/03 21:51:15    226s] setExtractRCMode -relative_c_th                                 0.03
[12/03 21:51:15    226s] setExtractRCMode -total_c_th                                    5
[12/03 21:51:15    226s] setUsefulSkewMode -maxAllowedDelay                              1
[12/03 21:51:15    226s] setUsefulSkewMode -maxSkew                                      false
[12/03 21:51:15    226s] setUsefulSkewMode -noBoundary                                   false
[12/03 21:51:15    226s] setUsefulSkewMode -useCells                                     {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/03 21:51:15    226s] setDelayCalMode -enable_high_fanout                             true
[12/03 21:51:15    226s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/03 21:51:15    226s] setDelayCalMode -engine                                         aae
[12/03 21:51:15    226s] setDelayCalMode -ignoreNetLoad                                  false
[12/03 21:51:15    226s] setDelayCalMode -SIAware                                        true
[12/03 21:51:15    226s] setDelayCalMode -socv_accuracy_mode                             low
[12/03 21:51:15    226s] setOptMode -activeHoldViews                                     { bc }
[12/03 21:51:15    226s] setOptMode -activeSetupViews                                    { wc }
[12/03 21:51:15    226s] setOptMode -autoSetupViews                                      { wc}
[12/03 21:51:15    226s] setOptMode -autoTDGRSetupViews                                  { wc}
[12/03 21:51:15    226s] setOptMode -drcMargin                                           0
[12/03 21:51:15    226s] setOptMode -fixCap                                              true
[12/03 21:51:15    226s] setOptMode -fixDrc                                              true
[12/03 21:51:15    226s] setOptMode -fixFanoutLoad                                       false
[12/03 21:51:15    226s] setOptMode -fixTran                                             true
[12/03 21:51:15    226s] setOptMode -optimizeFF                                          true
[12/03 21:51:15    226s] setOptMode -preserveAllSequential                               false
[12/03 21:51:15    226s] setOptMode -setupTargetSlack                                    0
[12/03 21:51:15    226s] setSIMode -separate_delta_delay_on_data                         true
[12/03 21:51:15    226s] setPlaceMode -place_design_floorplan_mode                       false
[12/03 21:51:15    226s] setPlaceMode -place_detail_check_route                          false
[12/03 21:51:15    226s] setPlaceMode -place_detail_preserve_routing                     true
[12/03 21:51:15    226s] setPlaceMode -place_detail_remove_affected_routing              false
[12/03 21:51:15    226s] setPlaceMode -place_detail_swap_eeq_cells                       false
[12/03 21:51:15    226s] setPlaceMode -place_global_clock_gate_aware                     true
[12/03 21:51:15    226s] setPlaceMode -place_global_cong_effort                          auto
[12/03 21:51:15    226s] setPlaceMode -place_global_ignore_scan                          true
[12/03 21:51:15    226s] setPlaceMode -place_global_ignore_spare                         false
[12/03 21:51:15    226s] setPlaceMode -place_global_module_aware_spare                   false
[12/03 21:51:15    226s] setPlaceMode -place_global_place_io_pins                        true
[12/03 21:51:15    226s] setPlaceMode -place_global_reorder_scan                         true
[12/03 21:51:15    226s] setPlaceMode -powerDriven                                       false
[12/03 21:51:15    226s] setPlaceMode -timingDriven                                      true
[12/03 21:51:15    226s] setAnalysisMode -analysisType                                   onChipVariation
[12/03 21:51:15    226s] setAnalysisMode -checkType                                      setup
[12/03 21:51:15    226s] setAnalysisMode -clkSrcPath                                     true
[12/03 21:51:15    226s] setAnalysisMode -clockPropagation                               sdcControl
[12/03 21:51:15    226s] setAnalysisMode -skew                                           true
[12/03 21:51:15    226s] setAnalysisMode -usefulSkew                                     true
[12/03 21:51:15    226s] setAnalysisMode -virtualIPO                                     false
[12/03 21:51:15    226s] 
[12/03 21:51:15    226s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/03 21:51:16    226s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/03 21:51:16    226s] 
[12/03 21:51:16    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:16    226s] Summary for sequential cells identification: 
[12/03 21:51:16    226s]   Identified SBFF number: 4
[12/03 21:51:16    226s]   Identified MBFF number: 0
[12/03 21:51:16    226s]   Identified SB Latch number: 0
[12/03 21:51:16    226s]   Identified MB Latch number: 0
[12/03 21:51:16    226s]   Not identified SBFF number: 0
[12/03 21:51:16    226s]   Not identified MBFF number: 0
[12/03 21:51:16    226s]   Not identified SB Latch number: 0
[12/03 21:51:16    226s]   Not identified MB Latch number: 0
[12/03 21:51:16    226s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:16    226s]  Visiting view : wc
[12/03 21:51:16    226s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:16    226s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:16    226s]  Visiting view : bc
[12/03 21:51:16    226s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:16    226s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:16    226s] TLC MultiMap info (StdDelay):
[12/03 21:51:16    226s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:16    226s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:16    226s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:16    226s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:16    226s]  Setting StdDelay to: 40.9ps
[12/03 21:51:16    226s] 
[12/03 21:51:16    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:16    226s] Need call spDPlaceInit before registerPrioInstLoc.
[12/03 21:51:16    226s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:16    226s] Type 'man IMPECO-560' for more detail.
[12/03 21:51:16    226s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:46.9/0:31:42.0 (0.1), mem = 1589.5M
[12/03 21:51:16    226s] *** InitOpt #2 [begin] : totSession cpu/real = 0:03:46.9/0:31:42.0 (0.1), mem = 1589.5M
[12/03 21:51:16    226s] GigaOpt running with 1 threads.
[12/03 21:51:16    226s] Info: 1 threads available for lower-level modules during optimization.
[12/03 21:51:16    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:1589.5M
[12/03 21:51:16    226s] z: 2, totalTracks: 1
[12/03 21:51:16    226s] z: 4, totalTracks: 1
[12/03 21:51:16    226s] z: 6, totalTracks: 1
[12/03 21:51:16    226s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:51:16    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF:     Starting CMU at level 3, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1589.5M
[12/03 21:51:16    226s] 
[12/03 21:51:16    226s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 21:51:16    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.006, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1589.5M
[12/03 21:51:16    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1589.5MB).
[12/03 21:51:16    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.018, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1589.5M
[12/03 21:51:16    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.008, MEM:1587.5M
[12/03 21:51:16    226s] 
[12/03 21:51:16    226s] Creating Lib Analyzer ...
[12/03 21:51:16    226s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:51:16    226s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:51:16    226s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:51:16    226s] 
[12/03 21:51:16    226s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:16    226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=1609.5M
[12/03 21:51:16    226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=1609.5M
[12/03 21:51:16    226s] Creating Lib Analyzer, finished. 
[12/03 21:51:16    226s] Effort level <high> specified for reg2reg path_group
[12/03 21:51:16    226s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1492.5M, totSessionCpu=0:03:47 **
[12/03 21:51:16    226s] Existing Dirty Nets : 0
[12/03 21:51:16    226s] New Signature Flow (optDesignCheckOptions) ....
[12/03 21:51:16    227s] #Taking db snapshot
[12/03 21:51:16    227s] #Taking db snapshot ... done
[12/03 21:51:16    227s] OPERPROF: Starting checkPlace at level 1, MEM:1611.5M
[12/03 21:51:16    227s] z: 2, totalTracks: 1
[12/03 21:51:16    227s] z: 4, totalTracks: 1
[12/03 21:51:16    227s] z: 6, totalTracks: 1
[12/03 21:51:16    227s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/03 21:51:16    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1611.5M
[12/03 21:51:16    227s] Begin checking placement ... (start mem=1611.5M, init mem=1611.5M)
[12/03 21:51:16    227s] Begin checking exclusive groups violation ...
[12/03 21:51:16    227s] There are 0 groups to check, max #box is 0, total #box is 0
[12/03 21:51:16    227s] Finished checking exclusive groups violations. Found 0 Vio.
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] Running CheckPlace using 1 thread in normal mode...
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] ...checkPlace normal is done!
[12/03 21:51:16    227s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.004, MEM:1611.5M
[12/03 21:51:16    227s] IO instance overlap:4
[12/03 21:51:16    227s] *info: Placed = 4291          
[12/03 21:51:16    227s] *info: Unplaced = 0           
[12/03 21:51:16    227s] Placement Density:69.01%(64385/93305)
[12/03 21:51:16    227s] Placement Density (including fixed std cells):69.01%(64385/93305)
[12/03 21:51:16    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.004, MEM:1611.5M
[12/03 21:51:16    227s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1611.5M)
[12/03 21:51:16    227s] OPERPROF: Finished checkPlace at level 1, CPU:0.032, REAL:0.062, MEM:1611.5M
[12/03 21:51:16    227s]  Initial DC engine is -> aae
[12/03 21:51:16    227s]  
[12/03 21:51:16    227s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/03 21:51:16    227s]  
[12/03 21:51:16    227s]  
[12/03 21:51:16    227s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/03 21:51:16    227s]  
[12/03 21:51:16    227s] Reset EOS DB
[12/03 21:51:16    227s] Ignoring AAE DB Resetting ...
[12/03 21:51:16    227s]  Set Options for AAE Based Opt flow 
[12/03 21:51:16    227s] *** optDesign -postRoute ***
[12/03 21:51:16    227s] DRC Margin: user margin 0.0; extra margin 0
[12/03 21:51:16    227s] Setup Target Slack: user slack 0
[12/03 21:51:16    227s] Hold Target Slack: user slack 0
[12/03 21:51:16    227s] All LLGs are deleted
[12/03 21:51:16    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1611.5M
[12/03 21:51:16    227s] Fast DP-INIT is on for default
[12/03 21:51:16    227s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.011, MEM:1611.5M
[12/03 21:51:16    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.013, MEM:1611.5M
[12/03 21:51:16    227s] Multi-VT timing optimization disabled based on library information.
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:16    227s] Deleting Lib Analyzer.
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:16    227s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:16    227s] Summary for sequential cells identification: 
[12/03 21:51:16    227s]   Identified SBFF number: 4
[12/03 21:51:16    227s]   Identified MBFF number: 0
[12/03 21:51:16    227s]   Identified SB Latch number: 0
[12/03 21:51:16    227s]   Identified MB Latch number: 0
[12/03 21:51:16    227s]   Not identified SBFF number: 0
[12/03 21:51:16    227s]   Not identified MBFF number: 0
[12/03 21:51:16    227s]   Not identified SB Latch number: 0
[12/03 21:51:16    227s]   Not identified MB Latch number: 0
[12/03 21:51:16    227s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:16    227s]  Visiting view : wc
[12/03 21:51:16    227s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:16    227s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:16    227s]  Visiting view : bc
[12/03 21:51:16    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:16    227s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:16    227s] TLC MultiMap info (StdDelay):
[12/03 21:51:16    227s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:16    227s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:16    227s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:16    227s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:16    227s]  Setting StdDelay to: 40.9ps
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:16    227s] *** InitOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.5), totSession cpu/real = 0:03:47.1/0:31:42.4 (0.1), mem = 1611.5M
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] =============================================================================================
[12/03 21:51:16    227s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/03 21:51:16    227s] =============================================================================================
[12/03 21:51:16    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:16    227s] ---------------------------------------------------------------------------------------------
[12/03 21:51:16    227s] [ CheckPlace             ]      1   0:00:00.1  (  15.4 % )     0:00:00.1 /  0:00:00.0    0.6
[12/03 21:51:16    227s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:16    227s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/03 21:51:16    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:16    227s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:16    227s] [ MISC                   ]          0:00:00.3  (  64.9 % )     0:00:00.3 /  0:00:00.1    0.3
[12/03 21:51:16    227s] ---------------------------------------------------------------------------------------------
[12/03 21:51:16    227s]  InitOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.5
[12/03 21:51:16    227s] ---------------------------------------------------------------------------------------------
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] ** INFO : this run is activating 'postRoute' automaton
[12/03 21:51:16    227s] **INFO: flowCheckPoint #1 InitialSummary
[12/03 21:51:16    227s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4299 access done (mem: 1611.512M)
[12/03 21:51:16    227s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
[12/03 21:51:16    227s] PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:51:16    227s] RC Extraction called in multi-corner(2) mode.
[12/03 21:51:16    227s] Process corner(s) are loaded.
[12/03 21:51:16    227s]  Corner: wc
[12/03 21:51:16    227s]  Corner: bc
[12/03 21:51:16    227s] extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
[12/03 21:51:16    227s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/03 21:51:16    227s]       RC Corner Indexes            0       1   
[12/03 21:51:16    227s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:51:16    227s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/03 21:51:16    227s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:16    227s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:16    227s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:16    227s] Shrink Factor                : 1.00000
[12/03 21:51:16    227s] 
[12/03 21:51:16    227s] Trim Metal Layers:
[12/03 21:51:16    227s] LayerId::1 widthSet size::4
[12/03 21:51:16    227s] LayerId::2 widthSet size::4
[12/03 21:51:16    227s] LayerId::3 widthSet size::4
[12/03 21:51:16    227s] LayerId::4 widthSet size::4
[12/03 21:51:16    227s] LayerId::5 widthSet size::4
[12/03 21:51:16    227s] LayerId::6 widthSet size::3
[12/03 21:51:16    227s] eee: pegSigSF::1.070000
[12/03 21:51:16    227s] Initializing multi-corner capacitance tables ... 
[12/03 21:51:16    227s] Initializing multi-corner resistance tables ...
[12/03 21:51:16    227s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:16    227s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:51:16    227s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:51:16    227s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:51:16    227s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:16    227s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:16    227s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:16    227s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1603.5M)
[12/03 21:51:16    227s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for storing RC.
[12/03 21:51:16    227s] Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 70.0047% (CPU Time= 0:00:00.2  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1670.4M)
[12/03 21:51:16    227s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1670.4M)
[12/03 21:51:16    227s] Number of Extracted Resistors     : 61505
[12/03 21:51:16    227s] Number of Extracted Ground Cap.   : 63031
[12/03 21:51:16    227s] Number of Extracted Coupling Cap. : 118016
[12/03 21:51:16    227s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1646.402M)
[12/03 21:51:16    227s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/03 21:51:16    227s]  Corner: wc
[12/03 21:51:16    227s]  Corner: bc
[12/03 21:51:16    227s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1646.4M)
[12/03 21:51:16    227s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb_Filter.rcdb.d' for storing RC.
[12/03 21:51:16    227s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4316 access done (mem: 1650.402M)
[12/03 21:51:17    227s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1650.402M)
[12/03 21:51:17    227s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1650.402M)
[12/03 21:51:17    227s] processing rcdb (/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d) for hinst (top) of cell (sixteenbitcpu_top_pads);
[12/03 21:51:17    227s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 0 access done (mem: 1650.402M)
[12/03 21:51:17    227s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1650.402M)
[12/03 21:51:17    227s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1650.402M)
[12/03 21:51:17    227s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1650.402M)
[12/03 21:51:17    227s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1650.4M)
[12/03 21:51:17    227s] 
[12/03 21:51:17    227s] Trim Metal Layers:
[12/03 21:51:17    227s] LayerId::1 widthSet size::4
[12/03 21:51:17    227s] LayerId::2 widthSet size::4
[12/03 21:51:17    227s] LayerId::3 widthSet size::4
[12/03 21:51:17    227s] LayerId::4 widthSet size::4
[12/03 21:51:17    227s] LayerId::5 widthSet size::4
[12/03 21:51:17    227s] LayerId::6 widthSet size::3
[12/03 21:51:17    227s] eee: pegSigSF::1.070000
[12/03 21:51:17    227s] Initializing multi-corner capacitance tables ... 
[12/03 21:51:17    227s] Initializing multi-corner resistance tables ...
[12/03 21:51:17    227s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:17    227s] eee: l::2 avDens::0.195172 usedTrk::985.195114 availTrk::5047.817339 sigTrk::985.195114
[12/03 21:51:17    227s] eee: l::3 avDens::0.200346 usedTrk::1031.906356 availTrk::5150.610434 sigTrk::1031.906356
[12/03 21:51:17    227s] eee: l::4 avDens::0.154074 usedTrk::840.469757 availTrk::5454.979792 sigTrk::840.469757
[12/03 21:51:17    227s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:17    227s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:17    227s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281144 ; uaWl: 1.000000 ; uaWlH: 0.300975 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:17    227s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:47.6/0:31:43.1 (0.1), mem = 1650.4M
[12/03 21:51:17    227s] Starting delay calculation for Hold views
[12/03 21:51:17    227s] AAE DB initialization (MEM=1619.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 21:51:17    227s] #################################################################################
[12/03 21:51:17    227s] # Design Stage: PostRoute
[12/03 21:51:17    227s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:17    227s] # Design Mode: 180nm
[12/03 21:51:17    227s] # Analysis Mode: MMMC OCV 
[12/03 21:51:17    227s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:17    227s] # Signoff Settings: SI Off 
[12/03 21:51:17    227s] #################################################################################
[12/03 21:51:17    227s] Calculate late delays in OCV mode...
[12/03 21:51:17    227s] Calculate early delays in OCV mode...
[12/03 21:51:17    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 1619.8M, InitMEM = 1619.8M)
[12/03 21:51:17    227s] Start delay calculation (fullDC) (1 T). (MEM=1619.79)
[12/03 21:51:17    227s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/03 21:51:17    227s] Start AAE Lib Loading. (MEM=1639.51)
[12/03 21:51:17    227s] End AAE Lib Loading. (MEM=1658.59 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 21:51:17    227s] End AAE Lib Interpolated Model. (MEM=1658.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:17    227s] First Iteration Infinite Tw... 
[12/03 21:51:17    228s] Total number of fetched objects 4301
[12/03 21:51:17    228s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:17    228s] End delay calculation. (MEM=1691.82 CPU=0:00:00.3 REAL=0:00:00.0)
[12/03 21:51:17    228s] End delay calculation (fullDC). (MEM=1691.82 CPU=0:00:00.4 REAL=0:00:00.0)
[12/03 21:51:17    228s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1691.8M) ***
[12/03 21:51:17    228s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:48 mem=1683.8M)
[12/03 21:51:17    228s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:48 mem=1683.8M ***
[12/03 21:51:18    228s] Starting delay calculation for Setup views
[12/03 21:51:18    228s] AAE DB initialization (MEM=1650.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 21:51:18    228s] AAE_INFO: resetNetProps viewIdx 0 
[12/03 21:51:18    228s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:51:18    228s] #################################################################################
[12/03 21:51:18    228s] # Design Stage: PostRoute
[12/03 21:51:18    228s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:18    228s] # Design Mode: 180nm
[12/03 21:51:18    228s] # Analysis Mode: MMMC OCV 
[12/03 21:51:18    228s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:18    228s] # Signoff Settings: SI On 
[12/03 21:51:18    228s] #################################################################################
[12/03 21:51:18    228s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:51:18    228s] Setting infinite Tws ...
[12/03 21:51:18    228s] First Iteration Infinite Tw... 
[12/03 21:51:18    228s] Calculate early delays in OCV mode...
[12/03 21:51:18    228s] Calculate late delays in OCV mode...
[12/03 21:51:18    228s] Topological Sorting (REAL = 0:00:00.0, MEM = 1650.7M, InitMEM = 1650.7M)
[12/03 21:51:18    228s] Start delay calculation (fullDC) (1 T). (MEM=1650.74)
[12/03 21:51:18    228s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/03 21:51:18    228s] Start AAE Lib Loading. (MEM=1662.35)
[12/03 21:51:18    228s] End AAE Lib Loading. (MEM=1681.43 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 21:51:18    228s] End AAE Lib Interpolated Model. (MEM=1681.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:18    229s] Total number of fetched objects 4301
[12/03 21:51:18    229s] AAE_INFO-618: Total number of nets in the design is 4503,  96.5 percent of the nets selected for SI analysis
[12/03 21:51:18    229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:18    229s] End delay calculation. (MEM=1683.71 CPU=0:00:00.6 REAL=0:00:00.0)
[12/03 21:51:18    229s] End delay calculation (fullDC). (MEM=1683.71 CPU=0:00:00.6 REAL=0:00:00.0)
[12/03 21:51:18    229s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1683.7M) ***
[12/03 21:51:18    229s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1675.7M)
[12/03 21:51:18    229s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:51:18    229s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1675.7M)
[12/03 21:51:18    229s] 
[12/03 21:51:18    229s] Executing IPO callback for view pruning ..
[12/03 21:51:18    229s] Starting SI iteration 2
[12/03 21:51:18    229s] Calculate early delays in OCV mode...
[12/03 21:51:18    229s] Calculate late delays in OCV mode...
[12/03 21:51:18    229s] Start delay calculation (fullDC) (1 T). (MEM=1610.82)
[12/03 21:51:18    229s] End AAE Lib Interpolated Model. (MEM=1610.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:18    229s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 94. 
[12/03 21:51:18    229s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:51:18    229s] Total number of fetched objects 4301
[12/03 21:51:18    229s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:51:18    229s] End delay calculation. (MEM=1655.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:18    229s] End delay calculation (fullDC). (MEM=1655.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:18    229s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1655.5M) ***
[12/03 21:51:18    229s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:03:49 mem=1655.5M)
[12/03 21:51:18    229s] End AAE Lib Interpolated Model. (MEM=1655.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:18    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1655.5M
[12/03 21:51:18    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1655.5M
[12/03 21:51:19    229s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:19    229s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:19    229s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:03:49.3/0:31:45.0 (0.1), mem = 1670.8M
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] =============================================================================================
[12/03 21:51:19    229s]  Step TAT Report for BuildHoldData #1                                           20.15-s105_1
[12/03 21:51:19    229s] =============================================================================================
[12/03 21:51:19    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:19    229s] [ TimingUpdate           ]      3   0:00:00.1  (   5.8 % )     0:00:01.5 /  0:00:01.4    1.0
[12/03 21:51:19    229s] [ FullDelayCalc          ]      2   0:00:01.3  (  71.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/03 21:51:19    229s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.7
[12/03 21:51:19    229s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:51:19    229s] [ DrvReport              ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:51:19    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:51:19    229s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:19    229s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:19    229s] [ MISC                   ]          0:00:00.3  (  15.2 % )     0:00:00.3 /  0:00:00.2    0.8
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s]  BuildHoldData #1 TOTAL             0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.7    0.9
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1530.9M, totSessionCpu=0:03:49 **
[12/03 21:51:19    229s] Setting latch borrow mode to budget during optimization.
[12/03 21:51:19    229s] Info: Done creating the CCOpt slew target map.
[12/03 21:51:19    229s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/03 21:51:19    229s] Glitch fixing enabled
[12/03 21:51:19    229s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
[12/03 21:51:19    229s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:19    229s] Type 'man IMPECO-560' for more detail.
[12/03 21:51:19    229s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_pro'.
ERROR: '' while running ccopt_pro
[12/03 21:51:19    229s] *** ClockDrv #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] =============================================================================================
[12/03 21:51:19    229s]  Step TAT Report for ClockDrv #1                                                20.15-s105_1
[12/03 21:51:19    229s] =============================================================================================
[12/03 21:51:19    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s]  ClockDrv #1 TOTAL                  0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:19    229s] ---------------------------------------------------------------------------------------------
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/03 21:51:19    229s] **INFO: Start fixing DRV (Mem = 1638.32M) ...
[12/03 21:51:19    229s] Begin: GigaOpt DRV Optimization
[12/03 21:51:19    229s] Glitch fixing enabled
[12/03 21:51:19    229s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/03 21:51:19    229s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
[12/03 21:51:19    229s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:51:19    229s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:51:19    229s] Info: 7 io nets excluded
[12/03 21:51:19    229s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:19    229s] Type 'man IMPECO-560' for more detail.
[12/03 21:51:19    229s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:51:19    229s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:51:19    229s] *Info: 2 ununiquified hinsts
[12/03 21:51:19    229s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:51:19    229s] End AAE Lib Interpolated Model. (MEM=1638.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:19    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.9
[12/03 21:51:19    229s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/03 21:51:19    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:49 mem=1638.3M
[12/03 21:51:19    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:1638.3M
[12/03 21:51:19    229s] z: 2, totalTracks: 1
[12/03 21:51:19    229s] z: 4, totalTracks: 1
[12/03 21:51:19    229s] z: 6, totalTracks: 1
[12/03 21:51:19    229s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/03 21:51:19    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1638.3M
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] Skipping Bad Lib Cell Checking (CMU) !
[12/03 21:51:19    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.006, MEM:1638.3M
[12/03 21:51:19    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1638.3M
[12/03 21:51:19    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[12/03 21:51:19    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1638.3MB).
[12/03 21:51:19    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.018, MEM:1638.3M
[12/03 21:51:19    229s] TotalInstCnt at PhyDesignMc Initialization: 4,291
[12/03 21:51:19    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=1638.3M
[12/03 21:51:19    229s] #optDebug: Start CG creation (mem=1638.3M)
[12/03 21:51:19    229s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/03 21:51:19    229s] (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgPrt (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgEgp (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgPbk (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgNrb(cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgObs (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgCon (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s]  ...processing cgPdm (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=1744.6M)
[12/03 21:51:19    229s] ### Creating RouteCongInterface, started
[12/03 21:51:19    229s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=1744.6M
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:19    229s] TLC MultiMap info (StdDelay):
[12/03 21:51:19    229s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:19    229s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:19    229s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:19    229s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:19    229s]  Setting StdDelay to: 40.9ps
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:19    229s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:19    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=1760.6M
[12/03 21:51:19    229s] ### Creating RouteCongInterface, finished
[12/03 21:51:19    229s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] Creating Lib Analyzer ...
[12/03 21:51:19    229s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:51:19    229s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:51:19    229s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:51:19    229s] 
[12/03 21:51:19    229s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:19    230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=1760.6M
[12/03 21:51:19    230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=1760.6M
[12/03 21:51:19    230s] Creating Lib Analyzer, finished. 
[12/03 21:51:19    230s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/03 21:51:19    230s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1779.6M
[12/03 21:51:19    230s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1779.6M
[12/03 21:51:20    230s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:51:20    230s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/03 21:51:20    230s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:51:20    230s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/03 21:51:20    230s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:51:20    230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:51:20    230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 69.01%|          |         |
[12/03 21:51:20    230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/03 21:51:20    230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 69.01%| 0:00:00.0|  1779.6M|
[12/03 21:51:20    230s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/03 21:51:20    230s] Bottom Preferred Layer:
[12/03 21:51:20    230s]     None
[12/03 21:51:20    230s] Via Pillar Rule:
[12/03 21:51:20    230s]     None
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1779.6M) ***
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] Begin: glitch net info
[12/03 21:51:20    230s] glitch slack range: number of glitch nets
[12/03 21:51:20    230s] glitch slack < -0.32 : 0
[12/03 21:51:20    230s] -0.32 < glitch slack < -0.28 : 0
[12/03 21:51:20    230s] -0.28 < glitch slack < -0.24 : 0
[12/03 21:51:20    230s] -0.24 < glitch slack < -0.2 : 0
[12/03 21:51:20    230s] -0.2 < glitch slack < -0.16 : 0
[12/03 21:51:20    230s] -0.16 < glitch slack < -0.12 : 0
[12/03 21:51:20    230s] -0.12 < glitch slack < -0.08 : 0
[12/03 21:51:20    230s] -0.08 < glitch slack < -0.04 : 0
[12/03 21:51:20    230s] -0.04 < glitch slack : 0
[12/03 21:51:20    230s] End: glitch net info
[12/03 21:51:20    230s] Total-nets :: 4316, Stn-nets :: 7, ratio :: 0.162187 %
[12/03 21:51:20    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1760.6M
[12/03 21:51:20    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.008, MEM:1712.6M
[12/03 21:51:20    230s] TotalInstCnt at PhyDesignMc Destruction: 4,291
[12/03 21:51:20    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.9
[12/03 21:51:20    230s] *** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:03:50.2/0:31:46.0 (0.1), mem = 1712.6M
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] =============================================================================================
[12/03 21:51:20    230s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/03 21:51:20    230s] =============================================================================================
[12/03 21:51:20    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:20    230s] ---------------------------------------------------------------------------------------------
[12/03 21:51:20    230s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.4
[12/03 21:51:20    230s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:20    230s] [ LibAnalyzerInit        ]      2   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:51:20    230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:20    230s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.3
[12/03 21:51:20    230s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:51:20    230s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  58.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/03 21:51:20    230s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:51:20    230s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:51:20    230s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:20    230s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    0.5
[12/03 21:51:20    230s] ---------------------------------------------------------------------------------------------
[12/03 21:51:20    230s]  DrvOpt #5 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.9
[12/03 21:51:20    230s] ---------------------------------------------------------------------------------------------
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] drv optimizer changes nothing and skips refinePlace
[12/03 21:51:20    230s] End: GigaOpt DRV Optimization
[12/03 21:51:20    230s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1596.0M, totSessionCpu=0:03:50 **
[12/03 21:51:20    230s] *info:
[12/03 21:51:20    230s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1712.57M).
[12/03 21:51:20    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1712.6M
[12/03 21:51:20    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.002, MEM:1712.6M
[12/03 21:51:20    230s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:20    230s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:20    230s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1712.6M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1596.1M, totSessionCpu=0:03:50 **
[12/03 21:51:20    230s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:20    230s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:20    230s]   DRV Snapshot: (REF)
[12/03 21:51:20    230s]          Tran DRV: 0 (0)
[12/03 21:51:20    230s]           Cap DRV: 0 (1)
[12/03 21:51:20    230s]        Fanout DRV: 0 (0)
[12/03 21:51:20    230s]            Glitch: 0 (0)
[12/03 21:51:20    230s] *** Timing Is met
[12/03 21:51:20    230s] *** Check timing (0:00:00.0)
[12/03 21:51:20    230s] *** Setup timing is met (target slack 0ns)
[12/03 21:51:20    230s]   Timing Snapshot: (REF)
[12/03 21:51:20    230s]      Weighted WNS: 0.000
[12/03 21:51:20    230s]       All  PG WNS: 0.000
[12/03 21:51:20    230s]       High PG WNS: 0.000
[12/03 21:51:20    230s]       All  PG TNS: 0.000
[12/03 21:51:20    230s]       High PG TNS: 0.000
[12/03 21:51:20    230s]       Low  PG TNS: 0.000
[12/03 21:51:20    230s]    Category Slack: { [L, 4.231] [H, 4.231] }
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] **INFO: flowCheckPoint #3 OptimizationHold
[12/03 21:51:20    230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:20    230s] Deleting Lib Analyzer.
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:20    230s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:20    230s] Summary for sequential cells identification: 
[12/03 21:51:20    230s]   Identified SBFF number: 4
[12/03 21:51:20    230s]   Identified MBFF number: 0
[12/03 21:51:20    230s]   Identified SB Latch number: 0
[12/03 21:51:20    230s]   Identified MB Latch number: 0
[12/03 21:51:20    230s]   Not identified SBFF number: 0
[12/03 21:51:20    230s]   Not identified MBFF number: 0
[12/03 21:51:20    230s]   Not identified SB Latch number: 0
[12/03 21:51:20    230s]   Not identified MB Latch number: 0
[12/03 21:51:20    230s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:20    230s]  Visiting view : wc
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:20    230s]  Visiting view : bc
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:20    230s] TLC MultiMap info (StdDelay):
[12/03 21:51:20    230s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:20    230s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:20    230s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:20    230s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:20    230s]  Setting StdDelay to: 40.9ps
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:20    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.0M
[12/03 21:51:20    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.004, MEM:1703.0M
[12/03 21:51:20    230s] GigaOpt Hold Optimizer is used
[12/03 21:51:20    230s] End AAE Lib Interpolated Model. (MEM=1703.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] Creating Lib Analyzer ...
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:20    230s] Summary for sequential cells identification: 
[12/03 21:51:20    230s]   Identified SBFF number: 4
[12/03 21:51:20    230s]   Identified MBFF number: 0
[12/03 21:51:20    230s]   Identified SB Latch number: 0
[12/03 21:51:20    230s]   Identified MB Latch number: 0
[12/03 21:51:20    230s]   Not identified SBFF number: 0
[12/03 21:51:20    230s]   Not identified MBFF number: 0
[12/03 21:51:20    230s]   Not identified SB Latch number: 0
[12/03 21:51:20    230s]   Not identified MB Latch number: 0
[12/03 21:51:20    230s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:20    230s]  Visiting view : wc
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:20    230s]  Visiting view : bc
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:20    230s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:20    230s] TLC MultiMap info (StdDelay):
[12/03 21:51:20    230s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:20    230s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:20    230s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:20    230s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:20    230s]  Setting StdDelay to: 40.9ps
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:20    230s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:51:20    230s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:51:20    230s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:20    230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=1703.0M
[12/03 21:51:20    230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=1703.0M
[12/03 21:51:20    230s] Creating Lib Analyzer, finished. 
[12/03 21:51:20    230s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:50 mem=1703.0M ***
[12/03 21:51:20    230s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:03:50.3/0:31:46.4 (0.1), mem = 1703.0M
[12/03 21:51:20    230s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi -prefix timingGraph'
[12/03 21:51:20    230s] Done saveTimingGraph
[12/03 21:51:20    230s] Latch borrow mode reset to max_borrow
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:20    230s] Deleting Lib Analyzer.
[12/03 21:51:20    230s] 
[12/03 21:51:20    230s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:20    230s] Starting delay calculation for Hold views
[12/03 21:51:20    230s] AAE_INFO: resetNetProps viewIdx 1 
[12/03 21:51:20    230s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:51:20    230s] #################################################################################
[12/03 21:51:20    230s] # Design Stage: PostRoute
[12/03 21:51:20    230s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:20    230s] # Design Mode: 180nm
[12/03 21:51:20    230s] # Analysis Mode: MMMC OCV 
[12/03 21:51:20    230s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:20    230s] # Signoff Settings: SI On 
[12/03 21:51:20    230s] #################################################################################
[12/03 21:51:20    230s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:51:20    230s] Setting infinite Tws ...
[12/03 21:51:20    230s] First Iteration Infinite Tw... 
[12/03 21:51:20    230s] Calculate late delays in OCV mode...
[12/03 21:51:20    230s] Calculate early delays in OCV mode...
[12/03 21:51:20    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 1713.8M, InitMEM = 1713.8M)
[12/03 21:51:20    230s] Start delay calculation (fullDC) (1 T). (MEM=1713.84)
[12/03 21:51:20    230s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/03 21:51:20    230s] End AAE Lib Interpolated Model. (MEM=1725.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:21    231s] Total number of fetched objects 4301
[12/03 21:51:21    231s] AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
[12/03 21:51:21    231s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:21    231s] End delay calculation. (MEM=1713.26 CPU=0:00:00.5 REAL=0:00:01.0)
[12/03 21:51:21    231s] End delay calculation (fullDC). (MEM=1713.26 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:51:21    231s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1713.3M) ***
[12/03 21:51:21    231s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1713.3M)
[12/03 21:51:21    231s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:51:21    231s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1713.3M)
[12/03 21:51:21    231s] 
[12/03 21:51:21    231s] Executing IPO callback for view pruning ..
[12/03 21:51:21    231s] 
[12/03 21:51:21    231s] Active hold views:
[12/03 21:51:21    231s]  bc
[12/03 21:51:21    231s]   Dominating endpoints: 0
[12/03 21:51:21    231s]   Dominating TNS: -0.000
[12/03 21:51:21    231s] 
[12/03 21:51:21    231s] Starting SI iteration 2
[12/03 21:51:21    231s] Calculate late delays in OCV mode...
[12/03 21:51:21    231s] Calculate early delays in OCV mode...
[12/03 21:51:21    231s] Start delay calculation (fullDC) (1 T). (MEM=1695.64)
[12/03 21:51:21    231s] End AAE Lib Interpolated Model. (MEM=1695.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:21    231s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 150. 
[12/03 21:51:21    231s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:51:21    231s] Total number of fetched objects 4301
[12/03 21:51:21    231s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:51:21    231s] End delay calculation. (MEM=1702.54 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:21    231s] End delay calculation (fullDC). (MEM=1702.54 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:21    231s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1702.5M) ***
[12/03 21:51:21    231s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:51 mem=1702.5M)
[12/03 21:51:21    231s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:51 mem=1702.5M ***
[12/03 21:51:21    231s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:52 mem=1717.8M ***
[12/03 21:51:21    231s] Running 'restoreTimingGraph -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi -prefix timingGraph'
[12/03 21:51:21    231s] Done restoreTimingGraph
[12/03 21:51:21    231s] Done building cte setup timing graph (fixHold) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:52 mem=1771.7M ***
[12/03 21:51:21    231s] *info: category slack lower bound [L 0.0] default
[12/03 21:51:21    231s] *info: category slack lower bound [H 0.0] reg2reg 
[12/03 21:51:21    231s] --------------------------------------------------- 
[12/03 21:51:21    231s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/03 21:51:22    231s] --------------------------------------------------- 
[12/03 21:51:22    231s]          WNS    reg2regWNS
[12/03 21:51:22    231s]     4.231 ns      4.231 ns
[12/03 21:51:22    231s] --------------------------------------------------- 
[12/03 21:51:22    231s] Setting latch borrow mode to budget during optimization.
[12/03 21:51:22    231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:22    231s] Summary for sequential cells identification: 
[12/03 21:51:22    231s]   Identified SBFF number: 4
[12/03 21:51:22    231s]   Identified MBFF number: 0
[12/03 21:51:22    231s]   Identified SB Latch number: 0
[12/03 21:51:22    231s]   Identified MB Latch number: 0
[12/03 21:51:22    231s]   Not identified SBFF number: 0
[12/03 21:51:22    231s]   Not identified MBFF number: 0
[12/03 21:51:22    231s]   Not identified SB Latch number: 0
[12/03 21:51:22    231s]   Not identified MB Latch number: 0
[12/03 21:51:22    231s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:22    231s]  Visiting view : wc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:22    231s]  Visiting view : bc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:22    231s] TLC MultiMap info (StdDelay):
[12/03 21:51:22    231s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:22    231s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:22    231s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:22    231s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:22    231s]  Setting StdDelay to: 40.9ps
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] Creating Lib Analyzer ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:22    231s] Summary for sequential cells identification: 
[12/03 21:51:22    231s]   Identified SBFF number: 4
[12/03 21:51:22    231s]   Identified MBFF number: 0
[12/03 21:51:22    231s]   Identified SB Latch number: 0
[12/03 21:51:22    231s]   Identified MB Latch number: 0
[12/03 21:51:22    231s]   Not identified SBFF number: 0
[12/03 21:51:22    231s]   Not identified MBFF number: 0
[12/03 21:51:22    231s]   Not identified SB Latch number: 0
[12/03 21:51:22    231s]   Not identified MB Latch number: 0
[12/03 21:51:22    231s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:22    231s]  Visiting view : wc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:22    231s]  Visiting view : bc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:22    231s] TLC MultiMap info (StdDelay):
[12/03 21:51:22    231s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:22    231s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:22    231s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:22    231s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:22    231s]  Setting StdDelay to: 40.9ps
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:22    231s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:51:22    231s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:51:22    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:22    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=1787.7M
[12/03 21:51:22    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=1787.7M
[12/03 21:51:22    231s] Creating Lib Analyzer, finished. 
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] *Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
[12/03 21:51:22    231s] *Info: worst delay setup view: wc
[12/03 21:51:22    231s] Footprint list for hold buffering (delay unit: ps)
[12/03 21:51:22    231s] =================================================================
[12/03 21:51:22    231s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/03 21:51:22    231s] ------------------------------------------------------------------
[12/03 21:51:22    231s] *Info:       49.4       2.31    103.28    5.0 103.27 BUFX1 (A,Z)
[12/03 21:51:22    231s] =================================================================
[12/03 21:51:22    231s] Hold Timer stdDelay = 40.9ps
[12/03 21:51:22    231s]  Visiting view : bc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:22    231s] Hold Timer stdDelay = 22.2ps (bc)
[12/03 21:51:22    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.7M
[12/03 21:51:22    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.001, MEM:1787.7M
[12/03 21:51:22    231s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:22    231s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:22    231s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1654.8M, totSessionCpu=0:03:52 **
[12/03 21:51:22    231s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:01.5/0:00:01.8 (0.8), totSession cpu/real = 0:03:51.9/0:31:48.2 (0.1), mem = 1766.7M
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] =============================================================================================
[12/03 21:51:22    231s]  Step TAT Report for BuildHoldData #2                                           20.15-s105_1
[12/03 21:51:22    231s] =============================================================================================
[12/03 21:51:22    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s] [ ViewPruning            ]     10   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/03 21:51:22    231s] [ TimingUpdate           ]      5   0:00:00.1  (   3.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/03 21:51:22    231s] [ FullDelayCalc          ]      1   0:00:00.8  (  45.1 % )     0:00:00.9 /  0:00:00.8    1.0
[12/03 21:51:22    231s] [ OptSummaryReport       ]      1   0:00:00.2  (  12.8 % )     0:00:00.3 /  0:00:00.1    0.2
[12/03 21:51:22    231s] [ TimingReport           ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[12/03 21:51:22    231s] [ DrvReport              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:51:22    231s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/03 21:51:22    231s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/03 21:51:22    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:51:22    231s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ MISC                   ]          0:00:00.5  (  25.2 % )     0:00:00.5 /  0:00:00.4    0.9
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s]  BuildHoldData #2 TOTAL             0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.5    0.8
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:03:51.9/0:31:48.2 (0.1), mem = 1766.7M
[12/03 21:51:22    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4150751.10
[12/03 21:51:22    231s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 7840 dbu)
[12/03 21:51:22    231s] *info: Run optDesign holdfix with 1 thread.
[12/03 21:51:22    231s] Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/03 21:51:22    231s] Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
[12/03 21:51:22    231s] Info: 7 io nets excluded
[12/03 21:51:22    231s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:22    231s] Type 'man IMPECO-560' for more detail.
[12/03 21:51:22    231s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/03 21:51:22    231s] Type 'man IMPOPT-3115' for more detail.
[12/03 21:51:22    231s] *Info: 2 ununiquified hinsts
[12/03 21:51:22    231s] Info: 2 clock nets excluded from IPO operation.
[12/03 21:51:22    231s] --------------------------------------------------- 
[12/03 21:51:22    231s]    Hold Timing Summary  - Initial 
[12/03 21:51:22    231s] --------------------------------------------------- 
[12/03 21:51:22    231s]  Target slack:       0.0000 ns
[12/03 21:51:22    231s]  View: bc 
[12/03 21:51:22    231s]    WNS:       0.1420
[12/03 21:51:22    231s]    TNS:       0.0000
[12/03 21:51:22    231s]    VP :            0
[12/03 21:51:22    231s]    Worst hold path end point: cpu/datapath/pcregUnit/q_reg[8]/D 
[12/03 21:51:22    231s] --------------------------------------------------- 
[12/03 21:51:22    231s] *** Hold timing is met. Hold fixing is not needed 
[12/03 21:51:22    231s] **INFO: total 0 insts, 0 nets marked don't touch
[12/03 21:51:22    231s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/03 21:51:22    231s] **INFO: total 0 insts, 0 nets unmarked don't touch

[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] Capturing REF for hold ...
[12/03 21:51:22    231s]    Hold Timing Snapshot: (REF)
[12/03 21:51:22    231s]              All PG WNS: 0.000
[12/03 21:51:22    231s]              All PG TNS: 0.000
[12/03 21:51:22    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4150751.10
[12/03 21:51:22    231s] *** HoldOpt #1 [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:03:51.9/0:31:48.3 (0.1), mem = 1767.7M
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] =============================================================================================
[12/03 21:51:22    231s]  Step TAT Report for HoldOpt #1                                                 20.15-s105_1
[12/03 21:51:22    231s] =============================================================================================
[12/03 21:51:22    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:22    231s] [ MISC                   ]          0:00:00.1  (  99.7 % )     0:00:00.1 /  0:00:00.0    0.1
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.1
[12/03 21:51:22    231s] ---------------------------------------------------------------------------------------------
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:22    231s] Deleting Lib Analyzer.
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:22    231s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:22    231s] Summary for sequential cells identification: 
[12/03 21:51:22    231s]   Identified SBFF number: 4
[12/03 21:51:22    231s]   Identified MBFF number: 0
[12/03 21:51:22    231s]   Identified SB Latch number: 0
[12/03 21:51:22    231s]   Identified MB Latch number: 0
[12/03 21:51:22    231s]   Not identified SBFF number: 0
[12/03 21:51:22    231s]   Not identified MBFF number: 0
[12/03 21:51:22    231s]   Not identified SB Latch number: 0
[12/03 21:51:22    231s]   Not identified MB Latch number: 0
[12/03 21:51:22    231s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:22    231s]  Visiting view : wc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:22    231s]  Visiting view : bc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:22    231s] TLC MultiMap info (StdDelay):
[12/03 21:51:22    231s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:22    231s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:22    231s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:22    231s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:22    231s]  Setting StdDelay to: 40.9ps
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:22    231s] **INFO: flowCheckPoint #4 OptimizationPreEco
[12/03 21:51:22    231s] Running postRoute recovery in preEcoRoute mode
[12/03 21:51:22    231s] **optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1650.7M, totSessionCpu=0:03:52 **
[12/03 21:51:22    231s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:22    231s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:22    231s]   DRV Snapshot: (TGT)
[12/03 21:51:22    231s]          Tran DRV: 0 (0)
[12/03 21:51:22    231s]           Cap DRV: 0 (1)
[12/03 21:51:22    231s]        Fanout DRV: 0 (0)
[12/03 21:51:22    231s]            Glitch: 0 (0)
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] Creating Lib Analyzer ...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 21:51:22    231s] Summary for sequential cells identification: 
[12/03 21:51:22    231s]   Identified SBFF number: 4
[12/03 21:51:22    231s]   Identified MBFF number: 0
[12/03 21:51:22    231s]   Identified SB Latch number: 0
[12/03 21:51:22    231s]   Identified MB Latch number: 0
[12/03 21:51:22    231s]   Not identified SBFF number: 0
[12/03 21:51:22    231s]   Not identified MBFF number: 0
[12/03 21:51:22    231s]   Not identified SB Latch number: 0
[12/03 21:51:22    231s]   Not identified MB Latch number: 0
[12/03 21:51:22    231s]   Number of sequential cells which are not FFs: 0
[12/03 21:51:22    231s]  Visiting view : wc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 21:51:22    231s]  Visiting view : bc
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 21:51:22    231s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 21:51:22    231s] TLC MultiMap info (StdDelay):
[12/03 21:51:22    231s]   : bc + bc + 0 + no RcCorner := 19.2ps
[12/03 21:51:22    231s]   : bc + bc + 0 + bc := 22.2ps
[12/03 21:51:22    231s]   : wc + wc + 0 + no RcCorner := 38.7ps
[12/03 21:51:22    231s]   : wc + wc + 0 + wc := 40.9ps
[12/03 21:51:22    231s]  Setting StdDelay to: 40.9ps
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 21:51:22    231s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/03 21:51:22    231s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/03 21:51:22    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] {RT wc 0 6 6 {5 0} 1}
[12/03 21:51:22    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    231s] Creating Lib Analyzer, finished. 
[12/03 21:51:22    231s] Checking DRV degradation...
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] Recovery Manager:
[12/03 21:51:22    231s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/03 21:51:22    231s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/03 21:51:22    231s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/03 21:51:22    231s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/03 21:51:22    231s] 
[12/03 21:51:22    231s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/03 21:51:22    231s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1767.71M, totSessionCpu=0:03:52).
[12/03 21:51:22    231s] **optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1654.7M, totSessionCpu=0:03:52 **
[12/03 21:51:22    231s] 
[12/03 21:51:22    232s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:22    232s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:22    232s]   DRV Snapshot: (REF)
[12/03 21:51:22    232s]          Tran DRV: 0 (0)
[12/03 21:51:22    232s]           Cap DRV: 0 (1)
[12/03 21:51:22    232s]        Fanout DRV: 0 (0)
[12/03 21:51:22    232s]            Glitch: 0 (0)
[12/03 21:51:22    232s] Skipping post route harden opt
[12/03 21:51:22    232s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    232s] Default Rule : ""
[12/03 21:51:22    232s] Non Default Rules :
[12/03 21:51:22    232s] Worst Slack : 4.231 ns
[12/03 21:51:22    232s] 
[12/03 21:51:22    232s] Start Layer Assignment ...
[12/03 21:51:22    232s] WNS(4.231ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/03 21:51:22    232s] 
[12/03 21:51:22    232s] Select 0 cadidates out of 4503.
[12/03 21:51:22    232s] No critical nets selected. Skipped !
[12/03 21:51:22    232s] GigaOpt: setting up router preferences
[12/03 21:51:22    232s] GigaOpt: 0 nets assigned router directives
[12/03 21:51:22    232s] 
[12/03 21:51:22    232s] Start Assign Priority Nets ...
[12/03 21:51:22    232s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/03 21:51:22    232s] Existing Priority Nets 0 (0.0%)
[12/03 21:51:22    232s] Assigned Priority Nets 0 (0.0%)
[12/03 21:51:22    232s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=1767.7M
[12/03 21:51:22    232s] #optDebug: Start CG creation (mem=1767.7M)
[12/03 21:51:22    232s]  ...initializing CG  maxDriveDist 427.315500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 42.731500 
[12/03 21:51:23    232s] (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgPrt (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgEgp (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgPbk (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgNrb(cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgObs (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgCon (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s]  ...processing cgPdm (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=1822.4M)
[12/03 21:51:23    232s] Default Rule : ""
[12/03 21:51:23    232s] Non Default Rules :
[12/03 21:51:23    232s] Worst Slack : 4.231 ns
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] Start Layer Assignment ...
[12/03 21:51:23    232s] WNS(4.231ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] Select 0 cadidates out of 4503.
[12/03 21:51:23    232s] No critical nets selected. Skipped !
[12/03 21:51:23    232s] GigaOpt: setting up router preferences
[12/03 21:51:23    232s] GigaOpt: 0 nets assigned router directives
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] Start Assign Priority Nets ...
[12/03 21:51:23    232s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/03 21:51:23    232s] Existing Priority Nets 0 (0.0%)
[12/03 21:51:23    232s] Assigned Priority Nets 0 (0.0%)
[12/03 21:51:23    232s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1822.4M
[12/03 21:51:23    232s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.001, MEM:1822.4M
[12/03 21:51:23    232s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:23    232s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:23    232s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1602.3M, totSessionCpu=0:03:53 **
[12/03 21:51:23    232s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[12/03 21:51:23    232s] Running refinePlace -preserveRouting true -hardFence false
[12/03 21:51:23    232s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1720.4M
[12/03 21:51:23    232s] z: 2, totalTracks: 1
[12/03 21:51:23    232s] z: 4, totalTracks: 1
[12/03 21:51:23    232s] z: 6, totalTracks: 1
[12/03 21:51:23    232s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/03 21:51:23    232s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1720.4M
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] Skipping Bad Lib Cell Checking (CMU) !
[12/03 21:51:23    232s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.002, REAL:0.003, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1720.4M
[12/03 21:51:23    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1720.4MB).
[12/03 21:51:23    232s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.004, REAL:0.010, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.004, REAL:0.010, MEM:1720.4M
[12/03 21:51:23    232s] TDRefine: refinePlace mode is spiral
[12/03 21:51:23    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4150751.5
[12/03 21:51:23    232s] OPERPROF:   Starting RefinePlace at level 2, MEM:1720.4M
[12/03 21:51:23    232s] *** Starting refinePlace (0:03:53 mem=1720.4M) ***
[12/03 21:51:23    232s] Total net bbox length = 9.594e+04 (4.034e+04 5.560e+04) (ext = 4.886e+02)
[12/03 21:51:23    232s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1720.4M
[12/03 21:51:23    232s] Starting refinePlace ...
[12/03 21:51:23    232s] One DDP V2 for no tweak run.
[12/03 21:51:23    232s]   Spread Effort: high, post-route mode, useDDP on.
[12/03 21:51:23    232s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1720.4MB) @(0:03:53 - 0:03:53).
[12/03 21:51:23    232s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:51:23    232s] wireLenOptFixPriorityInst 0 inst fixed
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[12/03 21:51:23    232s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/03 21:51:23    232s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1720.4MB) @(0:03:53 - 0:03:53).
[12/03 21:51:23    232s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 21:51:23    232s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.4MB
[12/03 21:51:23    232s] Statistics of distance of Instance movement in refine placement:
[12/03 21:51:23    232s]   maximum (X+Y) =         0.00 um
[12/03 21:51:23    232s]   mean    (X+Y) =         0.00 um
[12/03 21:51:23    232s] Summary Report:
[12/03 21:51:23    232s] Instances move: 0 (out of 4291 movable)
[12/03 21:51:23    232s] Instances flipped: 0
[12/03 21:51:23    232s] Mean displacement: 0.00 um
[12/03 21:51:23    232s] Max displacement: 0.00 um 
[12/03 21:51:23    232s] Total instances moved : 0
[12/03 21:51:23    232s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.038, REAL:0.058, MEM:1720.4M
[12/03 21:51:23    232s] Total net bbox length = 9.594e+04 (4.034e+04 5.560e+04) (ext = 4.886e+02)
[12/03 21:51:23    232s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.4MB
[12/03 21:51:23    232s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1720.4MB) @(0:03:53 - 0:03:53).
[12/03 21:51:23    232s] *** Finished refinePlace (0:03:53 mem=1720.4M) ***
[12/03 21:51:23    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4150751.5
[12/03 21:51:23    232s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.043, REAL:0.069, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:1720.4M
[12/03 21:51:23    232s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.052, REAL:0.087, MEM:1720.4M
[12/03 21:51:23    232s] -routeWithEco false                       # bool, default=false
[12/03 21:51:23    232s] -routeSelectedNetOnly false               # bool, default=false
[12/03 21:51:23    232s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/03 21:51:23    232s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/03 21:51:23    232s] Existing Dirty Nets : 0
[12/03 21:51:23    232s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/03 21:51:23    232s] Reset Dirty Nets : 0
[12/03 21:51:23    232s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:03:52.7/0:31:49.5 (0.1), mem = 1720.4M
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] globalDetailRoute
[12/03 21:51:23    232s] 
[12/03 21:51:23    232s] ### Time Record (globalDetailRoute) is installed.
[12/03 21:51:23    232s] #Start globalDetailRoute on Sat Dec  3 21:51:23 2022
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] ### Time Record (Pre Callback) is installed.
[12/03 21:51:23    232s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 8598 access done (mem: 1720.398M)
[12/03 21:51:23    232s] ### Time Record (Pre Callback) is uninstalled.
[12/03 21:51:23    232s] ### Time Record (DB Import) is installed.
[12/03 21:51:23    232s] ### Time Record (Timing Data Generation) is installed.
[12/03 21:51:23    232s] ### Time Record (Timing Data Generation) is uninstalled.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/addr[0] of net addr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[0] of net mem_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/03 21:51:23    232s] ### Net info: total nets: 4503
[12/03 21:51:23    232s] ### Net info: dirty nets: 0
[12/03 21:51:23    232s] ### Net info: marked as disconnected nets: 0
[12/03 21:51:23    232s] #num needed restored net=0
[12/03 21:51:23    232s] #need_extraction net=0 (total=4503)
[12/03 21:51:23    232s] ### Net info: fully routed nets: 4309
[12/03 21:51:23    232s] ### Net info: trivial (< 2 pins) nets: 194
[12/03 21:51:23    232s] ### Net info: unrouted nets: 0
[12/03 21:51:23    232s] ### Net info: re-extraction nets: 0
[12/03 21:51:23    232s] ### Net info: ignored nets: 0
[12/03 21:51:23    232s] ### Net info: skip routing nets: 0
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN mem_out[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN r in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN w_a in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #WARNING (NRDB-733) PIN w_b in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 21:51:23    232s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/03 21:51:23    232s] ### import design signature (33): route=1802387614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1975400714 dirty_area=0 del_dirty_area=0 cell=678497600 placement=1349140944 pin_access=297596271 inst_pattern=1 halo=0
[12/03 21:51:23    232s] ### Time Record (DB Import) is uninstalled.
[12/03 21:51:23    232s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/03 21:51:23    232s] #RTESIG:78da95d3b16ec3201006e0ce7d8a13c9e04a49ca61389b3195b2ba5594668d688d234b0e
[12/03 21:51:23    232s] #       960c1efaf6a55297544e7118e1d301ffc16279dced8109be41b5f6c8d509a1da0be485a0
[12/03 21:51:23    232s] #       35e6129f053fc5a5f717f6b858bebe1d842801216b5db0673bac60f476006f4368ddf9e9
[12/03 21:51:23    232s] #       9714048de9bc85eca3efbb15d45fce5cda4fa86d63c62efce124111832c87c18e2ec6449
[12/03 21:51:23    232s] #       9df3eb9213261e3e87308c33b78d5cdec589eee205dec32569907ca3f9cf80ace97a13a6
[12/03 21:51:23    232s] #       6f2935a5a3502866a06246a8542860dbeab0abaaedff3d422a65ea69601163613e18579b
[12/03 21:51:23    232s] #       a18ef5ac1b2fb7a400e67a67134a5dc53c654a25d246e749a3095346f0bc044a7c0f2e75
[12/03 21:51:23    232s] #       ba0ef1b4d1b135377bf2f00dad9f2e6d
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Skip comparing routing design signature in db-snapshot flow
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is installed.
[12/03 21:51:23    232s] #RTESIG:78da9593314fc330108599f91527b74390dae273ec4b3c16a96b405561ad0c71aa48a923
[12/03 21:51:23    232s] #       c5cec0bfc72096a214371eed4fefeebdf32d966fbb3d30c137a8d61eb93a22547b81bc10
[12/03 21:51:23    232s] #       b4c65ce2a3e0c7f8f4fac4ee17cbe7978310252064ad0bf66487158cde0ee06d08ad3b3d
[12/03 21:51:23    232s] #       fc220541633a6f217beffb6e05f5a733e7f6036adb98b10b7f7092080c19643e0cf17652
[12/03 21:51:23    232s] #       52e7fc52728289cde71086f1c6b21197b370a25978817370491a24df68fe7d206bbade84
[12/03 21:51:23    232s] #       699752533a0a85e206a8b821542a14b06d75d855d5f6ff19219532f535b088b1301f8cab
[12/03 21:51:23    232s] #       cd50473debc6f335520073bdb3094a5dc43cc594186bfe184d182895488be93cc968c214
[12/03 21:51:23    232s] #       23785e0225f6884b9dd6219e66749ce155ef775f2aea3b1c
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:51:23    232s] ### Time Record (Global Routing) is installed.
[12/03 21:51:23    232s] ### Time Record (Global Routing) is uninstalled.
[12/03 21:51:23    232s] #Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
[12/03 21:51:23    232s] #Total number of routable nets = 4309.
[12/03 21:51:23    232s] #Total number of nets in the design = 4503.
[12/03 21:51:23    232s] #4309 routable nets have routed wires.
[12/03 21:51:23    232s] #No nets have been global routed.
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is installed.
[12/03 21:51:23    232s] #Start routing data preparation on Sat Dec  3 21:51:23 2022
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Minimum voltage of a net in the design = 0.000.
[12/03 21:51:23    232s] #Maximum voltage of a net in the design = 1.980.
[12/03 21:51:23    232s] #Voltage range [0.000 - 1.980] has 4501 nets.
[12/03 21:51:23    232s] #Voltage range [1.620 - 1.980] has 1 net.
[12/03 21:51:23    232s] #Voltage range [0.000 - 0.000] has 1 net.
[12/03 21:51:23    232s] ### Time Record (Cell Pin Access) is installed.
[12/03 21:51:23    232s] #Initial pin access analysis.
[12/03 21:51:23    232s] #Detail pin access analysis.
[12/03 21:51:23    232s] ### Time Record (Cell Pin Access) is uninstalled.
[12/03 21:51:23    232s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/03 21:51:23    232s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:51:23    232s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:51:23    232s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:51:23    232s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/03 21:51:23    232s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/03 21:51:23    232s] #Monitoring time of adding inner blkg by smac
[12/03 21:51:23    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.93 (MB), peak = 1684.23 (MB)
[12/03 21:51:23    232s] #Regenerating Ggrids automatically.
[12/03 21:51:23    232s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/03 21:51:23    232s] #Using automatically generated G-grids.
[12/03 21:51:23    232s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/03 21:51:23    232s] #Done routing data preparation.
[12/03 21:51:23    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.42 (MB), peak = 1684.23 (MB)
[12/03 21:51:23    232s] #Found 0 nets for post-route si or timing fixing.
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Finished routing data preparation on Sat Dec  3 21:51:23 2022
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Cpu time = 00:00:00
[12/03 21:51:23    232s] #Elapsed time = 00:00:00
[12/03 21:51:23    232s] #Increased memory = 6.36 (MB)
[12/03 21:51:23    232s] #Total memory = 1603.42 (MB)
[12/03 21:51:23    232s] #Peak memory = 1684.23 (MB)
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:51:23    232s] ### Time Record (Global Routing) is installed.
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Start global routing on Sat Dec  3 21:51:23 2022
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #Start global routing initialization on Sat Dec  3 21:51:23 2022
[12/03 21:51:23    232s] #
[12/03 21:51:23    232s] #WARNING (NRGR-22) Design is already detail routed.
[12/03 21:51:23    232s] ### Time Record (Global Routing) is uninstalled.
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is installed.
[12/03 21:51:23    232s] ### Time Record (Data Preparation) is uninstalled.
[12/03 21:51:23    232s] ### track-assign external-init starts on Sat Dec  3 21:51:23 2022 with memory = 1603.42 (MB), peak = 1684.23 (MB)
[12/03 21:51:23    232s] ### Time Record (Track Assignment) is installed.
[12/03 21:51:23    232s] ### Time Record (Track Assignment) is uninstalled.
[12/03 21:51:23    232s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/03 21:51:23    232s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/03 21:51:23    232s] #Cpu time = 00:00:00
[12/03 21:51:23    232s] #Elapsed time = 00:00:00
[12/03 21:51:23    232s] #Increased memory = 6.53 (MB)
[12/03 21:51:23    232s] #Total memory = 1603.59 (MB)
[12/03 21:51:23    232s] #Peak memory = 1684.23 (MB)
[12/03 21:51:23    232s] ### Time Record (Detail Routing) is installed.
[12/03 21:51:23    232s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:51:24    232s] #
[12/03 21:51:24    232s] #Start Detail Routing..
[12/03 21:51:24    232s] #start initial detail routing ...
[12/03 21:51:24    232s] ### Design has 0 dirty nets, has valid drcs
[12/03 21:51:24    232s] #   number of violations = 0
[12/03 21:51:24    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.21 (MB), peak = 1684.23 (MB)
[12/03 21:51:24    232s] #Complete Detail Routing.
[12/03 21:51:24    232s] #Total wire length = 117258 um.
[12/03 21:51:24    232s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL1 = 2736 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL2 = 38413 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL3 = 40359 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL4 = 30135 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL5 = 4934 um.
[12/03 21:51:24    232s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:51:24    232s] #Total number of vias = 24523
[12/03 21:51:24    232s] #Up-Via Summary (total 24523):
[12/03 21:51:24    232s] #           
[12/03 21:51:24    232s] #-----------------------
[12/03 21:51:24    232s] # METAL1          13069
[12/03 21:51:24    232s] # METAL2           9048
[12/03 21:51:24    232s] # METAL3           2188
[12/03 21:51:24    232s] # METAL4            200
[12/03 21:51:24    232s] # METAL5             18
[12/03 21:51:24    232s] #-----------------------
[12/03 21:51:24    232s] #                 24523 
[12/03 21:51:24    232s] #
[12/03 21:51:24    232s] #Total number of DRC violations = 0
[12/03 21:51:24    232s] ### Time Record (Detail Routing) is uninstalled.
[12/03 21:51:24    232s] #Cpu time = 00:00:00
[12/03 21:51:24    232s] #Elapsed time = 00:00:00
[12/03 21:51:24    232s] #Increased memory = -0.04 (MB)
[12/03 21:51:24    232s] #Total memory = 1603.55 (MB)
[12/03 21:51:24    232s] #Peak memory = 1684.23 (MB)
[12/03 21:51:24    232s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:51:24    233s] ### Time Record (Post Route Wire Spreading) is installed.
[12/03 21:51:24    233s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #Start Post Route wire spreading..
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #Start data preparation for wire spreading...
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #Data preparation is done on Sat Dec  3 21:51:24 2022
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:51:24    233s] ### track-assign engine-init starts on Sat Dec  3 21:51:24 2022 with memory = 1606.22 (MB), peak = 1684.23 (MB)
[12/03 21:51:24    233s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #Start Post Route Wire Spread.
[12/03 21:51:24    233s] #Done with 47 horizontal wires in 6 hboxes and 37 vertical wires in 5 hboxes.
[12/03 21:51:24    233s] #Complete Post Route Wire Spread.
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #Total wire length = 117293 um.
[12/03 21:51:24    233s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL1 = 2736 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL2 = 38418 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL3 = 40373 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL4 = 30150 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL5 = 4934 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:51:24    233s] #Total number of vias = 24523
[12/03 21:51:24    233s] #Up-Via Summary (total 24523):
[12/03 21:51:24    233s] #           
[12/03 21:51:24    233s] #-----------------------
[12/03 21:51:24    233s] # METAL1          13069
[12/03 21:51:24    233s] # METAL2           9048
[12/03 21:51:24    233s] # METAL3           2188
[12/03 21:51:24    233s] # METAL4            200
[12/03 21:51:24    233s] # METAL5             18
[12/03 21:51:24    233s] #-----------------------
[12/03 21:51:24    233s] #                 24523 
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/03 21:51:24    233s] #   number of violations = 0
[12/03 21:51:24    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.50 (MB), peak = 1684.23 (MB)
[12/03 21:51:24    233s] #CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
[12/03 21:51:24    233s] #Total number of DRC violations = 0
[12/03 21:51:24    233s] #Total number of process antenna violations = 0
[12/03 21:51:24    233s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/03 21:51:24    233s] #Post Route wire spread is done.
[12/03 21:51:24    233s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/03 21:51:24    233s] #Total wire length = 117293 um.
[12/03 21:51:24    233s] #Total half perimeter of net bounding box = 105408 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL1 = 2736 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL2 = 38418 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL3 = 40373 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL4 = 30150 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL5 = 4934 um.
[12/03 21:51:24    233s] #Total wire length on LAYER METAL6 = 682 um.
[12/03 21:51:24    233s] #Total number of vias = 24523
[12/03 21:51:24    233s] #Up-Via Summary (total 24523):
[12/03 21:51:24    233s] #           
[12/03 21:51:24    233s] #-----------------------
[12/03 21:51:24    233s] # METAL1          13069
[12/03 21:51:24    233s] # METAL2           9048
[12/03 21:51:24    233s] # METAL3           2188
[12/03 21:51:24    233s] # METAL4            200
[12/03 21:51:24    233s] # METAL5             18
[12/03 21:51:24    233s] #-----------------------
[12/03 21:51:24    233s] #                 24523 
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #detailRoute Statistics:
[12/03 21:51:24    233s] #Cpu time = 00:00:00
[12/03 21:51:24    233s] #Elapsed time = 00:00:01
[12/03 21:51:24    233s] #Increased memory = 0.03 (MB)
[12/03 21:51:24    233s] #Total memory = 1603.62 (MB)
[12/03 21:51:24    233s] #Peak memory = 1684.23 (MB)
[12/03 21:51:24    233s] #Skip updating routing design signature in db-snapshot flow
[12/03 21:51:24    233s] ### global_detail_route design signature (46): route=1689591216 flt_obj=0 vio=1905142130 shield_wire=1
[12/03 21:51:24    233s] ### Time Record (DB Export) is installed.
[12/03 21:51:24    233s] ### export design design signature (47): route=1689591216 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=320663523 dirty_area=0 del_dirty_area=0 cell=678497600 placement=1349140944 pin_access=297596271 inst_pattern=1 halo=1067622966
[12/03 21:51:24    233s] ### Time Record (DB Export) is uninstalled.
[12/03 21:51:24    233s] ### Time Record (Post Callback) is installed.
[12/03 21:51:24    233s] ### Time Record (Post Callback) is uninstalled.
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] #globalDetailRoute statistics:
[12/03 21:51:24    233s] #Cpu time = 00:00:01
[12/03 21:51:24    233s] #Elapsed time = 00:00:01
[12/03 21:51:24    233s] #Increased memory = -2.43 (MB)
[12/03 21:51:24    233s] #Total memory = 1600.07 (MB)
[12/03 21:51:24    233s] #Peak memory = 1684.23 (MB)
[12/03 21:51:24    233s] #Number of warnings = 18
[12/03 21:51:24    233s] #Total number of warnings = 47
[12/03 21:51:24    233s] #Number of fails = 0
[12/03 21:51:24    233s] #Total number of fails = 0
[12/03 21:51:24    233s] #Complete globalDetailRoute on Sat Dec  3 21:51:24 2022
[12/03 21:51:24    233s] #
[12/03 21:51:24    233s] ### import design signature (48): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=297596271 inst_pattern=1 halo=0
[12/03 21:51:24    233s] ### Time Record (globalDetailRoute) is uninstalled.
[12/03 21:51:24    233s] ### 
[12/03 21:51:24    233s] ###   Scalability Statistics
[12/03 21:51:24    233s] ### 
[12/03 21:51:24    233s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:51:24    233s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/03 21:51:24    233s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:51:24    233s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:24    233s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/03 21:51:25    233s] ###   Entire Command                |        00:00:01|        00:00:01|             0.6|
[12/03 21:51:25    233s] ### --------------------------------+----------------+----------------+----------------+
[12/03 21:51:25    233s] ### 
[12/03 21:51:25    233s] *** EcoRoute #1 [finish] : cpu/real = 0:00:00.7/0:00:01.4 (0.5), totSession cpu/real = 0:03:53.4/0:31:50.9 (0.1), mem = 1723.2M
[12/03 21:51:25    233s] 
[12/03 21:51:25    233s] =============================================================================================
[12/03 21:51:25    233s]  Step TAT Report for EcoRoute #1                                                20.15-s105_1
[12/03 21:51:25    233s] =============================================================================================
[12/03 21:51:25    233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:25    233s] ---------------------------------------------------------------------------------------------
[12/03 21:51:25    233s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:25    233s] [ DetailRoute            ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    0.5
[12/03 21:51:25    233s] [ MISC                   ]          0:00:01.3  (  90.6 % )     0:00:01.3 /  0:00:00.6    0.5
[12/03 21:51:25    233s] ---------------------------------------------------------------------------------------------
[12/03 21:51:25    233s]  EcoRoute #1 TOTAL                  0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.7    0.5
[12/03 21:51:25    233s] ---------------------------------------------------------------------------------------------
[12/03 21:51:25    233s] 
[12/03 21:51:25    233s] **optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1600.4M, totSessionCpu=0:03:53 **
[12/03 21:51:25    233s] New Signature Flow (restoreNanoRouteOptions) ....
[12/03 21:51:25    233s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
[12/03 21:51:25    233s] PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
[12/03 21:51:25    233s] RC Extraction called in multi-corner(2) mode.
[12/03 21:51:25    233s] Process corner(s) are loaded.
[12/03 21:51:25    233s]  Corner: wc
[12/03 21:51:25    233s]  Corner: bc
[12/03 21:51:25    233s] extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
[12/03 21:51:25    233s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/03 21:51:25    233s]       RC Corner Indexes            0       1   
[12/03 21:51:25    233s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/03 21:51:25    233s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/03 21:51:25    233s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:25    233s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:25    233s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/03 21:51:25    233s] Shrink Factor                : 1.00000
[12/03 21:51:25    233s] 
[12/03 21:51:25    233s] Trim Metal Layers:
[12/03 21:51:25    233s] LayerId::1 widthSet size::4
[12/03 21:51:25    233s] LayerId::2 widthSet size::4
[12/03 21:51:25    233s] LayerId::3 widthSet size::4
[12/03 21:51:25    233s] LayerId::4 widthSet size::4
[12/03 21:51:25    233s] LayerId::5 widthSet size::4
[12/03 21:51:25    233s] LayerId::6 widthSet size::3
[12/03 21:51:25    233s] eee: pegSigSF::1.070000
[12/03 21:51:25    233s] Initializing multi-corner capacitance tables ... 
[12/03 21:51:25    233s] Initializing multi-corner resistance tables ...
[12/03 21:51:25    233s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:25    233s] eee: l::2 avDens::0.195195 usedTrk::985.309401 availTrk::5047.817339 sigTrk::985.309401
[12/03 21:51:25    233s] eee: l::3 avDens::0.200419 usedTrk::1032.279900 availTrk::5150.610434 sigTrk::1032.279900
[12/03 21:51:25    233s] eee: l::4 avDens::0.154147 usedTrk::840.869761 availTrk::5454.979792 sigTrk::840.869761
[12/03 21:51:25    233s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:25    233s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:25    233s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281297 ; uaWl: 1.000000 ; uaWlH: 0.301019 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:25    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1723.2M)
[12/03 21:51:25    233s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for storing RC.
[12/03 21:51:25    233s] Extracted 10.0046% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 20.0035% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 30.0052% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 40.0041% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 60.0046% (CPU Time= 0:00:00.1  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 70.0035% (CPU Time= 0:00:00.2  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 90.0041% (CPU Time= 0:00:00.2  MEM= 1782.0M)
[12/03 21:51:25    233s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1782.0M)
[12/03 21:51:25    233s] Number of Extracted Resistors     : 61667
[12/03 21:51:25    233s] Number of Extracted Ground Cap.   : 63193
[12/03 21:51:25    233s] Number of Extracted Coupling Cap. : 118448
[12/03 21:51:25    233s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1746.785M)
[12/03 21:51:25    233s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/03 21:51:25    233s]  Corner: wc
[12/03 21:51:25    233s]  Corner: bc
[12/03 21:51:25    233s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1746.8M)
[12/03 21:51:25    233s] Creating parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb_Filter.rcdb.d' for storing RC.
[12/03 21:51:25    233s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 4316 access done (mem: 1754.785M)
[12/03 21:51:25    233s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1754.785M)
[12/03 21:51:25    233s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1754.785M)
[12/03 21:51:25    233s] processing rcdb (/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d) for hinst (top) of cell (sixteenbitcpu_top_pads);
[12/03 21:51:25    233s] Closing parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d': 0 access done (mem: 1754.785M)
[12/03 21:51:25    233s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1754.785M)
[12/03 21:51:25    233s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1754.785M)
[12/03 21:51:25    233s] **optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1558.2M, totSessionCpu=0:03:54 **
[12/03 21:51:25    233s] Starting delay calculation for Setup views
[12/03 21:51:25    233s] AAE_INFO: resetNetProps viewIdx 0 
[12/03 21:51:25    233s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:51:25    233s] #################################################################################
[12/03 21:51:25    233s] # Design Stage: PostRoute
[12/03 21:51:25    233s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:25    233s] # Design Mode: 180nm
[12/03 21:51:25    233s] # Analysis Mode: MMMC OCV 
[12/03 21:51:25    233s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:25    233s] # Signoff Settings: SI On 
[12/03 21:51:25    233s] #################################################################################
[12/03 21:51:25    234s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:51:25    234s] Setting infinite Tws ...
[12/03 21:51:25    234s] First Iteration Infinite Tw... 
[12/03 21:51:25    234s] Calculate early delays in OCV mode...
[12/03 21:51:25    234s] Calculate late delays in OCV mode...
[12/03 21:51:25    234s] Topological Sorting (REAL = 0:00:00.0, MEM = 1702.1M, InitMEM = 1702.1M)
[12/03 21:51:25    234s] Start delay calculation (fullDC) (1 T). (MEM=1702.07)
[12/03 21:51:25    234s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/03 21:51:25    234s] 
[12/03 21:51:25    234s] Trim Metal Layers:
[12/03 21:51:25    234s] LayerId::1 widthSet size::4
[12/03 21:51:25    234s] LayerId::2 widthSet size::4
[12/03 21:51:25    234s] LayerId::3 widthSet size::4
[12/03 21:51:25    234s] LayerId::4 widthSet size::4
[12/03 21:51:25    234s] LayerId::5 widthSet size::4
[12/03 21:51:25    234s] LayerId::6 widthSet size::3
[12/03 21:51:25    234s] eee: pegSigSF::1.070000
[12/03 21:51:25    234s] Initializing multi-corner capacitance tables ... 
[12/03 21:51:25    234s] Initializing multi-corner resistance tables ...
[12/03 21:51:25    234s] eee: l::1 avDens::0.135809 usedTrk::741.450739 availTrk::5459.525265 sigTrk::741.450739
[12/03 21:51:25    234s] eee: l::2 avDens::0.195195 usedTrk::985.309401 availTrk::5047.817339 sigTrk::985.309401
[12/03 21:51:25    234s] eee: l::3 avDens::0.200419 usedTrk::1032.279900 availTrk::5150.610434 sigTrk::1032.279900
[12/03 21:51:25    234s] eee: l::4 avDens::0.154147 usedTrk::840.869761 availTrk::5454.979792 sigTrk::840.869761
[12/03 21:51:25    234s] eee: l::5 avDens::0.034774 usedTrk::160.294285 availTrk::4609.592047 sigTrk::160.294285
[12/03 21:51:25    234s] eee: l::6 avDens::0.033116 usedTrk::17.385714 availTrk::525.000000 sigTrk::17.385714
[12/03 21:51:25    234s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281297 ; uaWl: 1.000000 ; uaWlH: 0.301019 ; aWlH: 0.000000 ; Pmax: 0.850800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/03 21:51:25    234s] End AAE Lib Interpolated Model. (MEM=1713.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:25    234s] Opening parasitic data file '/tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d' for reading (mem: 1713.684M)
[12/03 21:51:25    234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1713.7M)
[12/03 21:51:26    234s] Total number of fetched objects 4301
[12/03 21:51:26    234s] AAE_INFO-618: Total number of nets in the design is 4503,  96.6 percent of the nets selected for SI analysis
[12/03 21:51:26    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:26    234s] End delay calculation. (MEM=1700.76 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:51:26    234s] End delay calculation (fullDC). (MEM=1700.76 CPU=0:00:00.7 REAL=0:00:01.0)
[12/03 21:51:26    234s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1700.8M) ***
[12/03 21:51:26    234s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1700.8M)
[12/03 21:51:26    234s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:51:26    234s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1700.8M)
[12/03 21:51:26    234s] Starting SI iteration 2
[12/03 21:51:26    234s] Calculate early delays in OCV mode...
[12/03 21:51:26    234s] Calculate late delays in OCV mode...
[12/03 21:51:26    234s] Start delay calculation (fullDC) (1 T). (MEM=1632.88)
[12/03 21:51:26    234s] End AAE Lib Interpolated Model. (MEM=1632.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:26    234s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 98. 
[12/03 21:51:26    234s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:51:26    234s] Total number of fetched objects 4301
[12/03 21:51:26    234s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:51:26    234s] End delay calculation. (MEM=1676.57 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:26    234s] End delay calculation (fullDC). (MEM=1676.57 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:26    234s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1676.6M) ***
[12/03 21:51:26    234s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:55 mem=1676.6M)
[12/03 21:51:26    234s] End AAE Lib Interpolated Model. (MEM=1676.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:26    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1676.6M
[12/03 21:51:26    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.002, MEM:1676.6M
[12/03 21:51:26    234s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:26    234s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:26    234s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
[12/03 21:51:27    234s] Executing marking Critical Nets1
[12/03 21:51:27    234s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/03 21:51:27    235s] Running postRoute recovery in postEcoRoute mode
[12/03 21:51:27    235s] **optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
[12/03 21:51:27    235s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:27    235s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:27    235s]   Timing/DRV Snapshot: (TGT)
[12/03 21:51:27    235s]      Weighted WNS: 0.000
[12/03 21:51:27    235s]       All  PG WNS: 0.000
[12/03 21:51:27    235s]       High PG WNS: 0.000
[12/03 21:51:27    235s]       All  PG TNS: 0.000
[12/03 21:51:27    235s]       High PG TNS: 0.000
[12/03 21:51:27    235s]       Low  PG TNS: 0.000
[12/03 21:51:27    235s]          Tran DRV: 0 (0)
[12/03 21:51:27    235s]           Cap DRV: 0 (1)
[12/03 21:51:27    235s]        Fanout DRV: 0 (0)
[12/03 21:51:27    235s]            Glitch: 0 (0)
[12/03 21:51:27    235s]    Category Slack: { [L, 4.231] [H, 4.231] }
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] Checking setup slack degradation ...
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] Recovery Manager:
[12/03 21:51:27    235s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/03 21:51:27    235s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/03 21:51:27    235s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/03 21:51:27    235s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] Checking DRV degradation...
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] Recovery Manager:
[12/03 21:51:27    235s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/03 21:51:27    235s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/03 21:51:27    235s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/03 21:51:27    235s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/03 21:51:27    235s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1649.83M, totSessionCpu=0:03:55).
[12/03 21:51:27    235s] **optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] Latch borrow mode reset to max_borrow
[12/03 21:51:27    235s] **INFO: flowCheckPoint #7 FinalSummary
[12/03 21:51:27    235s] Reported timing to dir ./timingReports
[12/03 21:51:27    235s] **optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
[12/03 21:51:27    235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1649.8M
[12/03 21:51:27    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.001, REAL:0.002, MEM:1649.8M
[12/03 21:51:27    235s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB -prefix timingGraph'
[12/03 21:51:27    235s] Done saveTimingGraph
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] TimeStamp Deleting Cell Server Begin ...
[12/03 21:51:27    235s] 
[12/03 21:51:27    235s] TimeStamp Deleting Cell Server End ...
[12/03 21:51:27    235s] Starting delay calculation for Hold views
[12/03 21:51:27    235s] AAE_INFO: resetNetProps viewIdx 1 
[12/03 21:51:27    235s] Starting SI iteration 1 using Infinite Timing Windows
[12/03 21:51:27    235s] #################################################################################
[12/03 21:51:27    235s] # Design Stage: PostRoute
[12/03 21:51:27    235s] # Design Name: sixteenbitcpu_top_pads
[12/03 21:51:27    235s] # Design Mode: 180nm
[12/03 21:51:27    235s] # Analysis Mode: MMMC OCV 
[12/03 21:51:27    235s] # Parasitics Mode: SPEF/RCDB 
[12/03 21:51:27    235s] # Signoff Settings: SI On 
[12/03 21:51:27    235s] #################################################################################
[12/03 21:51:27    235s] AAE_INFO: 1 threads acquired from CTE.
[12/03 21:51:27    235s] Setting infinite Tws ...
[12/03 21:51:27    235s] First Iteration Infinite Tw... 
[12/03 21:51:27    235s] Calculate late delays in OCV mode...
[12/03 21:51:27    235s] Calculate early delays in OCV mode...
[12/03 21:51:27    235s] Topological Sorting (REAL = 0:00:00.0, MEM = 1660.6M, InitMEM = 1660.6M)
[12/03 21:51:27    235s] Start delay calculation (fullDC) (1 T). (MEM=1660.62)
[12/03 21:51:27    235s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/03 21:51:27    235s] End AAE Lib Interpolated Model. (MEM=1672.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:28    235s] Total number of fetched objects 4301
[12/03 21:51:28    235s] AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
[12/03 21:51:28    236s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:28    236s] End delay calculation. (MEM=1676.05 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:51:28    236s] End delay calculation (fullDC). (MEM=1676.05 CPU=0:00:00.6 REAL=0:00:01.0)
[12/03 21:51:28    236s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1676.1M) ***
[12/03 21:51:28    236s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1676.1M)
[12/03 21:51:28    236s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/03 21:51:28    236s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1676.1M)
[12/03 21:51:28    236s] Starting SI iteration 2
[12/03 21:51:28    236s] Calculate late delays in OCV mode...
[12/03 21:51:28    236s] Calculate early delays in OCV mode...
[12/03 21:51:28    236s] Start delay calculation (fullDC) (1 T). (MEM=1629.17)
[12/03 21:51:28    236s] End AAE Lib Interpolated Model. (MEM=1629.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/03 21:51:28    236s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 154. 
[12/03 21:51:28    236s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
[12/03 21:51:28    236s] Total number of fetched objects 4301
[12/03 21:51:28    236s] AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
[12/03 21:51:28    236s] End delay calculation. (MEM=1668.33 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:28    236s] End delay calculation (fullDC). (MEM=1668.33 CPU=0:00:00.0 REAL=0:00:00.0)
[12/03 21:51:28    236s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1668.3M) ***
[12/03 21:51:28    236s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:56 mem=1668.3M)
[12/03 21:51:28    236s] Running 'restoreTimingGraph -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB -prefix timingGraph'
[12/03 21:51:28    236s] Done restoreTimingGraph
[12/03 21:51:28    236s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:28    236s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:29    236s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:29    236s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:29    236s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:29    236s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:29    236s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 21:51:29    236s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/03 21:51:29    236s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/03 21:51:29    236s] Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.7, REAL=0:00:02.0, MEM=1711.3M
[12/03 21:51:29    236s] **optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 1611.0M, totSessionCpu=0:03:57 **
[12/03 21:51:29    236s]  ReSet Options after AAE Based Opt flow 
[12/03 21:51:29    236s] *** Finished optDesign ***
[12/03 21:51:29    236s] Info: pop threads available for lower-level modules during optimization.
[12/03 21:51:29    236s] Info: Destroy the CCOpt slew target map.
[12/03 21:51:29    236s] clean pInstBBox. size 0
[12/03 21:51:29    236s] *** optDesign #1 [finish] : cpu/real = 0:00:10.0/0:00:13.6 (0.7), totSession cpu/real = 0:03:56.8/0:31:55.6 (0.1), mem = 1711.3M
[12/03 21:51:29    236s] 
[12/03 21:51:29    236s] =============================================================================================
[12/03 21:51:29    236s]  Final TAT Report for optDesign #1                                              20.15-s105_1
[12/03 21:51:29    236s] =============================================================================================
[12/03 21:51:29    236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/03 21:51:29    236s] ---------------------------------------------------------------------------------------------
[12/03 21:51:29    236s] [ InitOpt                ]      1   0:00:00.3  (   2.5 % )     0:00:00.4 /  0:00:00.2    0.5
[12/03 21:51:29    236s] [ DrvOpt                 ]      1   0:00:00.9  (   6.4 % )     0:00:00.9 /  0:00:00.8    0.9
[12/03 21:51:29    236s] [ HoldOpt                ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.1
[12/03 21:51:29    236s] [ ClockDrv               ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/03 21:51:29    236s] [ ViewPruning            ]     22   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/03 21:51:29    236s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[12/03 21:51:29    236s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.7
[12/03 21:51:29    236s] [ LayerAssignment        ]      2   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.5    0.9
[12/03 21:51:29    236s] [ EcoRoute               ]      1   0:00:01.4  (  10.3 % )     0:00:01.4 /  0:00:00.7    0.5
[12/03 21:51:29    236s] [ ExtractRC              ]      2   0:00:01.3  (   9.3 % )     0:00:01.3 /  0:00:01.0    0.8
[12/03 21:51:29    236s] [ TimingUpdate           ]     20   0:00:00.5  (   3.3 % )     0:00:04.4 /  0:00:04.3    1.0
[12/03 21:51:29    236s] [ FullDelayCalc          ]      5   0:00:04.0  (  29.1 % )     0:00:04.0 /  0:00:03.8    1.0
[12/03 21:51:29    236s] [ BuildHoldData          ]      2   0:00:00.9  (   6.9 % )     0:00:03.7 /  0:00:03.3    0.9
[12/03 21:51:29    236s] [ OptSummaryReport       ]      6   0:00:01.5  (  10.8 % )     0:00:03.6 /  0:00:02.0    0.6
[12/03 21:51:29    236s] [ TimingReport           ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/03 21:51:29    236s] [ DrvReport              ]     10   0:00:01.0  (   7.2 % )     0:00:01.0 /  0:00:00.4    0.4
[12/03 21:51:29    236s] [ GenerateReports        ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.2    0.7
[12/03 21:51:29    236s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/03 21:51:29    236s] [ CellServerInit         ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.3
[12/03 21:51:29    236s] [ LibAnalyzerInit        ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.8
[12/03 21:51:29    236s] [ MISC                   ]          0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.2    0.4
[12/03 21:51:29    236s] ---------------------------------------------------------------------------------------------
[12/03 21:51:29    236s]  optDesign #1 TOTAL                 0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:10.0    0.7
[12/03 21:51:29    236s] ---------------------------------------------------------------------------------------------
[12/03 21:51:29    236s] 
[12/03 21:51:55    239s] <CMD> saveDesign DBS/16bitcpu_route.enc
[12/03 21:51:55    239s] The in-memory database contained RC information but was not saved. To save 
[12/03 21:51:55    239s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/03 21:51:55    239s] so it should only be saved when it is really desired.
[12/03 21:51:55    239s] #% Begin save design ... (date=12/03 21:51:55, mem=1610.6M)
[12/03 21:51:55    239s] % Begin Save ccopt configuration ... (date=12/03 21:51:55, mem=1610.6M)
[12/03 21:51:55    239s] % End Save ccopt configuration ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1610.9M, current mem=1610.9M)
[12/03 21:51:55    239s] % Begin Save netlist data ... (date=12/03 21:51:55, mem=1610.9M)
[12/03 21:51:55    239s] Writing Binary DB to DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:51:55    239s] % End Save netlist data ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1610.9M, current mem=1610.9M)
[12/03 21:51:55    239s] Saving symbol-table file ...
[12/03 21:51:55    239s] Saving congestion map file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:51:55    239s] % Begin Save AAE data ... (date=12/03 21:51:55, mem=1611.1M)
[12/03 21:51:55    239s] Saving AAE Data ...
[12/03 21:51:55    239s] % End Save AAE data ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.1M, current mem=1611.1M)
[12/03 21:51:55    239s] Saving preference file DBS/16bitcpu_route.enc.dat/gui.pref.tcl ...
[12/03 21:51:56    239s] Saving mode setting ...
[12/03 21:51:56    239s] Saving global file ...
[12/03 21:51:56    239s] % Begin Save floorplan data ... (date=12/03 21:51:56, mem=1611.3M)
[12/03 21:51:56    239s] Saving floorplan file ...
[12/03 21:51:56    239s] % End Save floorplan data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.3M, current mem=1611.3M)
[12/03 21:51:56    239s] Saving PG file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:51:56 2022)
[12/03 21:51:56    239s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1712.0M) ***
[12/03 21:51:56    239s] Saving Drc markers ...
[12/03 21:51:56    239s] ... 4 markers are saved ...
[12/03 21:51:56    239s] ... 0 geometry drc markers are saved ...
[12/03 21:51:56    239s] ... 0 antenna drc markers are saved ...
[12/03 21:51:56    239s] % Begin Save placement data ... (date=12/03 21:51:56, mem=1611.3M)
[12/03 21:51:56    239s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:51:56    239s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:51:56    239s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1715.0M) ***
[12/03 21:51:56    239s] % End Save placement data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.4M, current mem=1611.4M)
[12/03 21:51:56    239s] % Begin Save routing data ... (date=12/03 21:51:56, mem=1611.4M)
[12/03 21:51:56    239s] Saving route file ...
[12/03 21:51:56    239s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1712.0M) ***
[12/03 21:51:56    239s] % End Save routing data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.5M, current mem=1611.5M)
[12/03 21:51:56    239s] Saving property file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.prop
[12/03 21:51:56    239s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1715.0M) ***
[12/03 21:51:56    239s] #Saving pin access data to file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.apa ...
[12/03 21:51:56    239s] #
[12/03 21:51:56    239s] % Begin Save power constraints data ... (date=12/03 21:51:56, mem=1611.5M)
[12/03 21:51:56    239s] % End Save power constraints data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.5M, current mem=1611.5M)
[12/03 21:51:57    239s] Generated self-contained design 16bitcpu_route.enc.dat
[12/03 21:51:57    239s] #% End save design ... (date=12/03 21:51:57, total cpu=0:00:00.3, real=0:00:02.0, peak res=1611.8M, current mem=1611.8M)
[12/03 21:51:57    239s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:51:57    239s] 
[12/03 21:52:15    241s] <CMD> getFillerMode -quiet
[12/03 21:52:58    245s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL8 -prefix FILLER
[12/03 21:52:58    245s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/03 21:52:58    245s] Type 'man IMPSP-5217' for more detail.
[12/03 21:52:58    245s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1727.2M
[12/03 21:52:58    245s] z: 2, totalTracks: 1
[12/03 21:52:58    245s] z: 4, totalTracks: 1
[12/03 21:52:58    245s] z: 6, totalTracks: 1
[12/03 21:52:58    245s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/03 21:52:58    245s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.000, MEM:1727.2M
[12/03 21:52:58    245s] All LLGs are deleted
[12/03 21:52:58    245s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1727.2M
[12/03 21:52:58    245s] Core basic site is core7T
[12/03 21:52:58    245s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.009, MEM:1727.2M
[12/03 21:52:58    245s] SiteArray: non-trimmed site array dimensions = 77 x 552
[12/03 21:52:58    245s] SiteArray: use 237,568 bytes
[12/03 21:52:58    245s] SiteArray: current memory after site array memory allocation 1727.2M
[12/03 21:52:58    245s] SiteArray: FP blocked sites are writable
[12/03 21:52:58    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 21:52:58    245s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1727.2M
[12/03 21:52:58    245s] Process 61861 wires and vias for routing blockage and capacity analysis
[12/03 21:52:58    245s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.011, REAL:0.011, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.021, REAL:0.023, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.027, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:1727.2M
[12/03 21:52:58    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1727.2MB).
[12/03 21:52:58    245s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.041, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1727.2M
[12/03 21:52:58    245s]   Signal wire search tree: 61660 elements. (cpu=0:00:00.0, mem=0.0M)
[12/03 21:52:58    245s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.010, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1727.2M
[12/03 21:52:58    245s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1727.2M
[12/03 21:52:58    245s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/03 21:52:58    245s] AddFiller main function time CPU:0.109, REAL:0.110
[12/03 21:52:58    245s] Filler instance commit time CPU:0.028, REAL:0.028
[12/03 21:52:58    245s] *INFO: Adding fillers to top-module.
[12/03 21:52:58    245s] *INFO:   Added 33 filler insts (cell FILL32 / prefix FILLER).
[12/03 21:52:58    245s] *INFO:   Added 42 filler insts (cell FILL16 / prefix FILLER).
[12/03 21:52:58    245s] *INFO:   Added 204 filler insts (cell FILL8 / prefix FILLER).
[12/03 21:52:58    245s] *INFO:   Added 655 filler insts (cell FILL4 / prefix FILLER).
[12/03 21:52:58    245s] *INFO:   Added 2776 filler insts (cell FILL2 / prefix FILLER).
[12/03 21:52:58    245s] *INFO:   Added 1642 filler insts (cell FILL1 / prefix FILLER).
[12/03 21:52:58    245s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.111, REAL:0.133, MEM:1743.2M
[12/03 21:52:58    245s] *INFO: Total 5352 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[12/03 21:52:58    245s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.111, REAL:0.140, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1743.2M
[12/03 21:52:58    245s] For 5352 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/03 21:52:58    245s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.007, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.112, REAL:0.147, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.112, REAL:0.147, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.001, REAL:0.001, MEM:1743.2M
[12/03 21:52:58    245s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.010, MEM:1733.2M
[12/03 21:52:58    245s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.160, REAL:0.220, MEM:1733.2M
[12/03 21:53:07    246s] <CMD> zoomBox -758.68950 -191.82400 1406.49350 854.96300
[12/03 21:53:07    246s] <CMD> zoomBox -850.36400 -294.75700 1696.91050 936.75750
[12/03 21:53:15    247s] <CMD> zoomBox -659.20350 -170.45700 1505.98000 876.33050
[12/03 21:53:17    247s] <CMD> setDrawView ameba
[12/03 21:53:17    247s] <CMD> setDrawView fplan
[12/03 21:53:18    247s] <CMD> setDrawView ameba
[12/03 21:53:19    247s] <CMD> setDrawView place
[12/03 21:53:23    247s] <CMD> zoomBox -201.57350 245.76800 759.13150 710.23400
[12/03 21:53:24    248s] <CMD> zoomBox -62.73100 353.63900 527.26200 638.87900
[12/03 21:53:24    248s] <CMD> zoomBox 1.45850 391.90650 427.72850 597.99250
[12/03 21:53:25    248s] <CMD> zoomBox -216.75050 293.71550 743.95450 758.18150
[12/03 21:53:26    248s] <CMD> zoomBox -366.74300 219.82850 962.95250 862.68800
[12/03 21:53:27    248s] <CMD> zoomBox -479.90700 172.98250 1084.44150 929.28800
[12/03 21:53:28    248s] <CMD> zoomBox -147.55550 238.54350 982.68600 784.97400
[12/03 21:53:28    248s] <CMD> pan 677.43550 747.76850
[12/03 21:53:29    248s] <CMD> zoomBox 197.52850 267.86150 891.63900 603.43850
[12/03 21:53:30    248s] <CMD> zoomBox 120.66600 204.37850 1081.37250 668.84500
[12/03 21:53:30    248s] <CMD> zoomBox 97.93150 171.85750 1228.17500 718.28900
[12/03 21:53:55    251s] <CMD> saveDesign DBS/16bitcpu_filler.enc
[12/03 21:53:55    251s] The in-memory database contained RC information but was not saved. To save 
[12/03 21:53:55    251s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/03 21:53:55    251s] so it should only be saved when it is really desired.
[12/03 21:53:55    251s] #% Begin save design ... (date=12/03 21:53:55, mem=1617.8M)
[12/03 21:53:55    251s] % Begin Save ccopt configuration ... (date=12/03 21:53:55, mem=1617.8M)
[12/03 21:53:55    251s] % End Save ccopt configuration ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
[12/03 21:53:55    251s] % Begin Save netlist data ... (date=12/03 21:53:55, mem=1617.9M)
[12/03 21:53:55    251s] Writing Binary DB to DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/03 21:53:55    251s] % End Save netlist data ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
[12/03 21:53:55    251s] Saving symbol-table file ...
[12/03 21:53:55    251s] Saving congestion map file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/03 21:53:55    251s] % Begin Save AAE data ... (date=12/03 21:53:55, mem=1617.9M)
[12/03 21:53:55    251s] Saving AAE Data ...
[12/03 21:53:55    251s] % End Save AAE data ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
[12/03 21:53:56    251s] Saving preference file DBS/16bitcpu_filler.enc.dat/gui.pref.tcl ...
[12/03 21:53:56    251s] Saving mode setting ...
[12/03 21:53:56    251s] Saving global file ...
[12/03 21:53:56    251s] % Begin Save floorplan data ... (date=12/03 21:53:56, mem=1617.9M)
[12/03 21:53:56    251s] Saving floorplan file ...
[12/03 21:53:56    251s] % End Save floorplan data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
[12/03 21:53:56    251s] Saving PG file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:53:56 2022)
[12/03 21:53:56    251s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1736.1M) ***
[12/03 21:53:56    251s] Saving Drc markers ...
[12/03 21:53:56    251s] ... 4 markers are saved ...
[12/03 21:53:56    251s] ... 0 geometry drc markers are saved ...
[12/03 21:53:56    251s] ... 0 antenna drc markers are saved ...
[12/03 21:53:56    251s] % Begin Save placement data ... (date=12/03 21:53:56, mem=1618.0M)
[12/03 21:53:56    251s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/03 21:53:56    251s] Save Adaptive View Pruning View Names to Binary file
[12/03 21:53:56    251s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1739.1M) ***
[12/03 21:53:56    251s] % End Save placement data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
[12/03 21:53:56    251s] % Begin Save routing data ... (date=12/03 21:53:56, mem=1618.0M)
[12/03 21:53:56    251s] Saving route file ...
[12/03 21:53:56    251s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1736.1M) ***
[12/03 21:53:56    251s] % End Save routing data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
[12/03 21:53:56    251s] Saving property file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.prop
[12/03 21:53:56    251s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1739.1M) ***
[12/03 21:53:56    251s] #Saving pin access data to file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.apa ...
[12/03 21:53:56    251s] #
[12/03 21:53:56    251s] % Begin Save power constraints data ... (date=12/03 21:53:56, mem=1618.0M)
[12/03 21:53:56    251s] % End Save power constraints data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
[12/03 21:53:57    251s] Generated self-contained design 16bitcpu_filler.enc.dat
[12/03 21:53:57    251s] #% End save design ... (date=12/03 21:53:57, total cpu=0:00:00.4, real=0:00:02.0, peak res=1618.2M, current mem=1618.2M)
[12/03 21:53:57    251s] *** Message Summary: 0 warning(s), 0 error(s)
[12/03 21:53:57    251s] 
[12/03 21:55:02    261s] <CMD> verifyConnectivity -type all -noAntenna -report RPT/16bitcpu.conn.rpt -error 1000 -warning 50
[12/03 21:55:02    261s] VERIFY_CONNECTIVITY use new engine.
[12/03 21:55:02    261s] 
[12/03 21:55:02    261s] ******** Start: VERIFY CONNECTIVITY ********
[12/03 21:55:02    261s] Start Time: Sat Dec  3 21:55:02 2022
[12/03 21:55:02    261s] 
[12/03 21:55:02    261s] Design Name: sixteenbitcpu_top_pads
[12/03 21:55:02    261s] Database Units: 2000
[12/03 21:55:02    261s] Design Boundary: (0.0000, 0.0000) (582.9600, 808.8800)
[12/03 21:55:02    261s] Error Limit = 1000; Warning Limit = 50
[12/03 21:55:02    261s] Check all nets
[12/03 21:55:02    261s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/03 21:55:02    261s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[12/03 21:55:02    261s] 
[12/03 21:55:02    261s] Begin Summary 
[12/03 21:55:02    261s]     18 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/03 21:55:02    261s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/03 21:55:02    261s]     2 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[12/03 21:55:02    261s]     22 total info(s) created.
[12/03 21:55:02    261s] End Summary
[12/03 21:55:02    261s] 
[12/03 21:55:02    261s] End Time: Sat Dec  3 21:55:02 2022
[12/03 21:55:02    261s] Time Elapsed: 0:00:00.0
[12/03 21:55:02    261s] 
[12/03 21:55:02    261s] ******** End: VERIFY CONNECTIVITY ********
[12/03 21:55:02    261s]   Verification Complete : 22 Viols.  0 Wrngs.
[12/03 21:55:02    261s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[12/03 21:55:02    261s] 
[12/03 21:55:57    266s] <CMD> fit
[12/03 21:55:59    266s] <CMD> selectMarker 233.2000 679.7800 269.3500 714.5800 2 3 21
[12/03 21:57:07    272s] <CMD> deselectAll
[12/03 21:57:08    272s] <CMD> zoomBox -256.84650 208.60500 703.85650 673.07000
[12/03 21:57:09    272s] <CMD> zoomBox -83.39700 347.06450 418.09600 589.51800
[12/03 21:57:10    272s] <CMD> zoomBox -12.88050 405.47900 295.09900 554.37600
[12/03 21:57:11    273s] <CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
[12/03 21:57:11    273s] <CMD> deselectAll
[12/03 21:57:11    273s] <CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
[12/03 21:57:12    273s] <CMD> deselectAll
[12/03 21:57:12    273s] <CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
[12/03 21:57:13    273s] <CMD> zoomBox -60.60950 367.77950 365.66050 573.86550
[12/03 21:57:14    273s] <CMD> zoomBox -60.60950 326.56250 365.66050 532.64850
[12/03 21:57:14    273s] <CMD> zoomBox -60.60950 305.95400 365.66050 512.04000
[12/03 21:57:15    273s] <CMD> zoomBox -219.90100 184.26850 596.69800 579.06450
[12/03 21:57:15    273s] <CMD> zoomBox -754.39800 -94.54400 1086.01350 795.22800
[12/03 21:57:15    273s] <CMD> zoomBox -1971.35550 -527.57200 1554.29550 1176.95200
[12/03 21:57:16    273s] <CMD> zoomBox -1576.70750 -380.33450 1420.09600 1068.51100
[12/03 21:57:17    273s] <CMD> zoomBox -1241.25700 -255.18250 1306.02650 976.33650
[12/03 21:57:18    273s] <CMD> zoomBox -1019.07850 -137.54500 1146.11350 909.24650
[12/03 21:57:19    273s] <CMD> zoomBox -770.27050 -43.80250 1070.14300 845.97050
[12/03 21:57:20    274s] <CMD> zoomBox -1005.79900 -120.94500 1159.39400 925.84700
[12/03 21:57:20    274s] <CMD> zoomBox -795.66000 -72.90200 1044.75450 816.87150
[12/03 22:12:32    351s] <CMD> deselectAll
[12/03 22:12:34    351s] <CMD> setDrawView ameba
[12/03 22:12:37    351s] <CMD> setDrawView ameba
[12/03 22:12:38    351s] <CMD> setDrawView place
[12/03 22:24:03    407s] <CMD> zoomBox -674.80800 238.58450 285.90050 703.05200
[12/03 22:24:08    408s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Dec  3 22:24:08 2022
  Total CPU time:     0:06:53
  Total real time:    1:04:36
  Peak memory (main): 1654.86MB

[12/03 22:24:08    408s] 
[12/03 22:24:08    408s] *** Memory Usage v#1 (Current mem = 1753.398M, initial mem = 290.191M) ***
[12/03 22:24:08    408s] 
[12/03 22:24:08    408s] *** Summary of all messages that are not suppressed in this session:
[12/03 22:24:08    408s] Severity  ID               Count  Summary                                  
[12/03 22:24:08    408s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/03 22:24:08    408s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/03 22:24:08    408s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/03 22:24:08    408s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/03 22:24:08    408s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/03 22:24:08    408s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/03 22:24:08    408s] WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
[12/03 22:24:08    408s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/03 22:24:08    408s] WARNING   IMPVL-352            3  Bus port (%s) is connected by a signal (...
[12/03 22:24:08    408s] WARNING   IMPVL-357            3  Signal port (%s) is connected by a bus. ...
[12/03 22:24:08    408s] WARNING   IMPECO-560          47  The netlist is not unique, because the m...
[12/03 22:24:08    408s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/03 22:24:08    408s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/03 22:24:08    408s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/03 22:24:08    408s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/03 22:24:08    408s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/03 22:24:08    408s] WARNING   IMPOPT-3115         11  Netlist is not uniquified, optimization ...
[12/03 22:24:08    408s] WARNING   IMPOPT-3213         31  The netlist contains multi-instanciated ...
[12/03 22:24:08    408s] WARNING   IMPOPT-7098         45  WARNING: %s is an undriven net with %d f...
[12/03 22:24:08    408s] ERROR     IMPCCOPT-4255        2  Netlist must be uniquified before runnin...
[12/03 22:24:08    408s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/03 22:24:08    408s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[12/03 22:24:08    408s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/03 22:24:08    408s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/03 22:24:08    408s] *** Message Summary: 251 warning(s), 2 error(s)
[12/03 22:24:08    408s] 
[12/03 22:24:08    408s] --- Ending "Innovus" (totcpu=0:06:48, real=1:04:35, mem=1753.4M) ---
