Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f1d305b9cb8748e08860bbc34fa1566f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot cpu_wrapper_func_synth xil_defaultlib.cpu_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_pselect_f
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_pselect_f__para...
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_address_decoder
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_slave_attachmen...
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_axi_lite_ipif
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_cdc_sync
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_cdc_sync_0
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_GPIO_Core
Compiling module xil_defaultlib.cpu_axi_gpio_0_0_axi_gpio
Compiling module xil_defaultlib.cpu_axi_gpio_0_0
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__pselect_f
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__pselect_f__par...
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__address_decode...
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__slave_attachme...
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__axi_lite_ipif
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__cdc_sync
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__cdc_sync_0
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__GPIO_Core
Compiling module xil_defaultlib.cpu_axi_gpio_1_0__axi_gpio
Compiling module xil_defaultlib.cpu_axi_gpio_1_0
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__pselect_f
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__pselect_f__par...
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__address_decode...
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__slave_attachme...
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__axi_lite_ipif
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__cdc_sync
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__cdc_sync_0
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__GPIO_Core
Compiling module xil_defaultlib.cpu_axi_gpio_1_1__axi_gpio
Compiling module xil_defaultlib.cpu_axi_gpio_1_1
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__pselect_f
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__pselect_f__par...
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__address_decode...
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__slave_attachme...
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__axi_lite_ipif
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__cdc_sync
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__cdc_sync_0
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__GPIO_Core
Compiling module xil_defaultlib.cpu_axi_gpio_2_0__axi_gpio
Compiling module xil_defaultlib.cpu_axi_gpio_2_0
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.VCC
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_processing_system7_0_0_proce...
Compiling module xil_defaultlib.cpu_processing_system7_0_0
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_register_slic...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_register_slic...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_register_slic...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_register_slic...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_register_slic...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.cpu_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1TEZSSK
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0_axi_register_slice_v2...
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0_axi_crossbar_v2_1_19_...
Compiling module xil_defaultlib.cpu_xbar_0
Compiling module xil_defaultlib.cpu_ps7_0_axi_periph_0
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_cdc_sync
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_cdc_sync_0
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_lpf
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_upcnt_n
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_sequence_psr
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0_proc_sys_res...
Compiling module xil_defaultlib.cpu_rst_ps7_0_50M_0
Compiling module xil_defaultlib.cpu
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.cpu_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_wrapper_func_synth
