
IDM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b48  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d48  08009ccc  08009ccc  00019ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca14  0800ca14  00020b18  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca14  0800ca14  0001ca14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca1c  0800ca1c  00020b18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca1c  0800ca1c  0001ca1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca20  0800ca20  0001ca20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b18  20000000  0800ca24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001df4  20000b18  0800d53c  00020b18  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000290c  0800d53c  0002290c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020b18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022fef  00000000  00000000  00020b41  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000041b0  00000000  00000000  00043b30  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001898  00000000  00000000  00047ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016c8  00000000  00000000  00049578  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022d38  00000000  00000000  0004ac40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015efa  00000000  00000000  0006d978  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bf9fc  00000000  00000000  00083872  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014326e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006864  00000000  00000000  001432ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000b18 	.word	0x20000b18
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009cb4 	.word	0x08009cb4

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000b1c 	.word	0x20000b1c
 80001c0:	08009cb4 	.word	0x08009cb4

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b974 	b.w	80004c4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	468c      	mov	ip, r1
 80001fa:	4604      	mov	r4, r0
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d14b      	bne.n	800029a <__udivmoddi4+0xa6>
 8000202:	428a      	cmp	r2, r1
 8000204:	4615      	mov	r5, r2
 8000206:	d967      	bls.n	80002d8 <__udivmoddi4+0xe4>
 8000208:	fab2 f282 	clz	r2, r2
 800020c:	b14a      	cbz	r2, 8000222 <__udivmoddi4+0x2e>
 800020e:	f1c2 0720 	rsb	r7, r2, #32
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	fa20 f707 	lsr.w	r7, r0, r7
 800021a:	4095      	lsls	r5, r2
 800021c:	ea47 0c03 	orr.w	ip, r7, r3
 8000220:	4094      	lsls	r4, r2
 8000222:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000226:	fbbc f7fe 	udiv	r7, ip, lr
 800022a:	fa1f f885 	uxth.w	r8, r5
 800022e:	fb0e c317 	mls	r3, lr, r7, ip
 8000232:	fb07 f908 	mul.w	r9, r7, r8
 8000236:	0c21      	lsrs	r1, r4, #16
 8000238:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023c:	4599      	cmp	r9, r3
 800023e:	d909      	bls.n	8000254 <__udivmoddi4+0x60>
 8000240:	18eb      	adds	r3, r5, r3
 8000242:	f107 31ff 	add.w	r1, r7, #4294967295
 8000246:	f080 811c 	bcs.w	8000482 <__udivmoddi4+0x28e>
 800024a:	4599      	cmp	r9, r3
 800024c:	f240 8119 	bls.w	8000482 <__udivmoddi4+0x28e>
 8000250:	3f02      	subs	r7, #2
 8000252:	442b      	add	r3, r5
 8000254:	eba3 0309 	sub.w	r3, r3, r9
 8000258:	fbb3 f0fe 	udiv	r0, r3, lr
 800025c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000260:	fb00 f108 	mul.w	r1, r0, r8
 8000264:	b2a4      	uxth	r4, r4
 8000266:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026a:	42a1      	cmp	r1, r4
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	192c      	adds	r4, r5, r4
 8000270:	f100 33ff 	add.w	r3, r0, #4294967295
 8000274:	f080 8107 	bcs.w	8000486 <__udivmoddi4+0x292>
 8000278:	42a1      	cmp	r1, r4
 800027a:	f240 8104 	bls.w	8000486 <__udivmoddi4+0x292>
 800027e:	3802      	subs	r0, #2
 8000280:	442c      	add	r4, r5
 8000282:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000286:	2700      	movs	r7, #0
 8000288:	1a64      	subs	r4, r4, r1
 800028a:	b11e      	cbz	r6, 8000294 <__udivmoddi4+0xa0>
 800028c:	2300      	movs	r3, #0
 800028e:	40d4      	lsrs	r4, r2
 8000290:	e9c6 4300 	strd	r4, r3, [r6]
 8000294:	4639      	mov	r1, r7
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0xbe>
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f000 80ec 	beq.w	800047c <__udivmoddi4+0x288>
 80002a4:	2700      	movs	r7, #0
 80002a6:	e9c6 0100 	strd	r0, r1, [r6]
 80002aa:	4638      	mov	r0, r7
 80002ac:	4639      	mov	r1, r7
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	fab3 f783 	clz	r7, r3
 80002b6:	2f00      	cmp	r7, #0
 80002b8:	d148      	bne.n	800034c <__udivmoddi4+0x158>
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xd0>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 80fb 	bhi.w	80004ba <__udivmoddi4+0x2c6>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	469c      	mov	ip, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d0e0      	beq.n	8000294 <__udivmoddi4+0xa0>
 80002d2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002d6:	e7dd      	b.n	8000294 <__udivmoddi4+0xa0>
 80002d8:	b902      	cbnz	r2, 80002dc <__udivmoddi4+0xe8>
 80002da:	deff      	udf	#255	; 0xff
 80002dc:	fab2 f282 	clz	r2, r2
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f040 808f 	bne.w	8000404 <__udivmoddi4+0x210>
 80002e6:	2701      	movs	r7, #1
 80002e8:	1b49      	subs	r1, r1, r5
 80002ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002ee:	fa1f f985 	uxth.w	r9, r5
 80002f2:	fbb1 fef8 	udiv	lr, r1, r8
 80002f6:	fb08 111e 	mls	r1, r8, lr, r1
 80002fa:	fb09 f00e 	mul.w	r0, r9, lr
 80002fe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000302:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000306:	4298      	cmp	r0, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x126>
 800030a:	18eb      	adds	r3, r5, r3
 800030c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x124>
 8000312:	4298      	cmp	r0, r3
 8000314:	f200 80cd 	bhi.w	80004b2 <__udivmoddi4+0x2be>
 8000318:	468e      	mov	lr, r1
 800031a:	1a1b      	subs	r3, r3, r0
 800031c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000320:	fb08 3310 	mls	r3, r8, r0, r3
 8000324:	fb09 f900 	mul.w	r9, r9, r0
 8000328:	b2a4      	uxth	r4, r4
 800032a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800032e:	45a1      	cmp	r9, r4
 8000330:	d907      	bls.n	8000342 <__udivmoddi4+0x14e>
 8000332:	192c      	adds	r4, r5, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	d202      	bcs.n	8000340 <__udivmoddi4+0x14c>
 800033a:	45a1      	cmp	r9, r4
 800033c:	f200 80b6 	bhi.w	80004ac <__udivmoddi4+0x2b8>
 8000340:	4618      	mov	r0, r3
 8000342:	eba4 0409 	sub.w	r4, r4, r9
 8000346:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800034a:	e79e      	b.n	800028a <__udivmoddi4+0x96>
 800034c:	f1c7 0520 	rsb	r5, r7, #32
 8000350:	40bb      	lsls	r3, r7
 8000352:	fa22 fc05 	lsr.w	ip, r2, r5
 8000356:	ea4c 0c03 	orr.w	ip, ip, r3
 800035a:	fa21 f405 	lsr.w	r4, r1, r5
 800035e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000362:	fbb4 f9fe 	udiv	r9, r4, lr
 8000366:	fa1f f88c 	uxth.w	r8, ip
 800036a:	fb0e 4419 	mls	r4, lr, r9, r4
 800036e:	fa20 f305 	lsr.w	r3, r0, r5
 8000372:	40b9      	lsls	r1, r7
 8000374:	fb09 fa08 	mul.w	sl, r9, r8
 8000378:	4319      	orrs	r1, r3
 800037a:	0c0b      	lsrs	r3, r1, #16
 800037c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000380:	45a2      	cmp	sl, r4
 8000382:	fa02 f207 	lsl.w	r2, r2, r7
 8000386:	fa00 f307 	lsl.w	r3, r0, r7
 800038a:	d90b      	bls.n	80003a4 <__udivmoddi4+0x1b0>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f109 30ff 	add.w	r0, r9, #4294967295
 8000394:	f080 8088 	bcs.w	80004a8 <__udivmoddi4+0x2b4>
 8000398:	45a2      	cmp	sl, r4
 800039a:	f240 8085 	bls.w	80004a8 <__udivmoddi4+0x2b4>
 800039e:	f1a9 0902 	sub.w	r9, r9, #2
 80003a2:	4464      	add	r4, ip
 80003a4:	eba4 040a 	sub.w	r4, r4, sl
 80003a8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003ac:	fb0e 4410 	mls	r4, lr, r0, r4
 80003b0:	fb00 fa08 	mul.w	sl, r0, r8
 80003b4:	b289      	uxth	r1, r1
 80003b6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ba:	45a2      	cmp	sl, r4
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x1dc>
 80003be:	eb1c 0404 	adds.w	r4, ip, r4
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	d26b      	bcs.n	80004a0 <__udivmoddi4+0x2ac>
 80003c8:	45a2      	cmp	sl, r4
 80003ca:	d969      	bls.n	80004a0 <__udivmoddi4+0x2ac>
 80003cc:	3802      	subs	r0, #2
 80003ce:	4464      	add	r4, ip
 80003d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d4:	fba0 8902 	umull	r8, r9, r0, r2
 80003d8:	eba4 040a 	sub.w	r4, r4, sl
 80003dc:	454c      	cmp	r4, r9
 80003de:	4641      	mov	r1, r8
 80003e0:	46ce      	mov	lr, r9
 80003e2:	d354      	bcc.n	800048e <__udivmoddi4+0x29a>
 80003e4:	d051      	beq.n	800048a <__udivmoddi4+0x296>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d069      	beq.n	80004be <__udivmoddi4+0x2ca>
 80003ea:	1a5a      	subs	r2, r3, r1
 80003ec:	eb64 040e 	sbc.w	r4, r4, lr
 80003f0:	fa04 f505 	lsl.w	r5, r4, r5
 80003f4:	fa22 f307 	lsr.w	r3, r2, r7
 80003f8:	40fc      	lsrs	r4, r7
 80003fa:	431d      	orrs	r5, r3
 80003fc:	e9c6 5400 	strd	r5, r4, [r6]
 8000400:	2700      	movs	r7, #0
 8000402:	e747      	b.n	8000294 <__udivmoddi4+0xa0>
 8000404:	4095      	lsls	r5, r2
 8000406:	f1c2 0320 	rsb	r3, r2, #32
 800040a:	fa21 f003 	lsr.w	r0, r1, r3
 800040e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000412:	fbb0 f7f8 	udiv	r7, r0, r8
 8000416:	fa1f f985 	uxth.w	r9, r5
 800041a:	fb08 0017 	mls	r0, r8, r7, r0
 800041e:	fa24 f303 	lsr.w	r3, r4, r3
 8000422:	4091      	lsls	r1, r2
 8000424:	fb07 fc09 	mul.w	ip, r7, r9
 8000428:	430b      	orrs	r3, r1
 800042a:	0c19      	lsrs	r1, r3, #16
 800042c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000430:	458c      	cmp	ip, r1
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d907      	bls.n	8000448 <__udivmoddi4+0x254>
 8000438:	1869      	adds	r1, r5, r1
 800043a:	f107 30ff 	add.w	r0, r7, #4294967295
 800043e:	d231      	bcs.n	80004a4 <__udivmoddi4+0x2b0>
 8000440:	458c      	cmp	ip, r1
 8000442:	d92f      	bls.n	80004a4 <__udivmoddi4+0x2b0>
 8000444:	3f02      	subs	r7, #2
 8000446:	4429      	add	r1, r5
 8000448:	eba1 010c 	sub.w	r1, r1, ip
 800044c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000450:	fb08 1c10 	mls	ip, r8, r0, r1
 8000454:	fb00 fe09 	mul.w	lr, r0, r9
 8000458:	b299      	uxth	r1, r3
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	458e      	cmp	lr, r1
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x27e>
 8000462:	1869      	adds	r1, r5, r1
 8000464:	f100 33ff 	add.w	r3, r0, #4294967295
 8000468:	d218      	bcs.n	800049c <__udivmoddi4+0x2a8>
 800046a:	458e      	cmp	lr, r1
 800046c:	d916      	bls.n	800049c <__udivmoddi4+0x2a8>
 800046e:	3802      	subs	r0, #2
 8000470:	4429      	add	r1, r5
 8000472:	eba1 010e 	sub.w	r1, r1, lr
 8000476:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047a:	e73a      	b.n	80002f2 <__udivmoddi4+0xfe>
 800047c:	4637      	mov	r7, r6
 800047e:	4630      	mov	r0, r6
 8000480:	e708      	b.n	8000294 <__udivmoddi4+0xa0>
 8000482:	460f      	mov	r7, r1
 8000484:	e6e6      	b.n	8000254 <__udivmoddi4+0x60>
 8000486:	4618      	mov	r0, r3
 8000488:	e6fb      	b.n	8000282 <__udivmoddi4+0x8e>
 800048a:	4543      	cmp	r3, r8
 800048c:	d2ab      	bcs.n	80003e6 <__udivmoddi4+0x1f2>
 800048e:	ebb8 0102 	subs.w	r1, r8, r2
 8000492:	eb69 020c 	sbc.w	r2, r9, ip
 8000496:	3801      	subs	r0, #1
 8000498:	4696      	mov	lr, r2
 800049a:	e7a4      	b.n	80003e6 <__udivmoddi4+0x1f2>
 800049c:	4618      	mov	r0, r3
 800049e:	e7e8      	b.n	8000472 <__udivmoddi4+0x27e>
 80004a0:	4608      	mov	r0, r1
 80004a2:	e795      	b.n	80003d0 <__udivmoddi4+0x1dc>
 80004a4:	4607      	mov	r7, r0
 80004a6:	e7cf      	b.n	8000448 <__udivmoddi4+0x254>
 80004a8:	4681      	mov	r9, r0
 80004aa:	e77b      	b.n	80003a4 <__udivmoddi4+0x1b0>
 80004ac:	3802      	subs	r0, #2
 80004ae:	442c      	add	r4, r5
 80004b0:	e747      	b.n	8000342 <__udivmoddi4+0x14e>
 80004b2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b6:	442b      	add	r3, r5
 80004b8:	e72f      	b.n	800031a <__udivmoddi4+0x126>
 80004ba:	4638      	mov	r0, r7
 80004bc:	e707      	b.n	80002ce <__udivmoddi4+0xda>
 80004be:	4637      	mov	r7, r6
 80004c0:	e6e8      	b.n	8000294 <__udivmoddi4+0xa0>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <initConstants>:
	oled.OLED_Write_To_Bufer(x,y,w,h,nine);

 */

void initConstants()
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	isInit=0;
 80004cc:	4b2b      	ldr	r3, [pc, #172]	; (800057c <initConstants+0xb4>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	601a      	str	r2, [r3, #0]
	ProtectType=0;
 80004d2:	4b2b      	ldr	r3, [pc, #172]	; (8000580 <initConstants+0xb8>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
	settingsMenuStatus=0;
 80004d8:	4b2a      	ldr	r3, [pc, #168]	; (8000584 <initConstants+0xbc>)
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
	sconstants.blockscount=3;
 80004de:	4b2a      	ldr	r3, [pc, #168]	; (8000588 <initConstants+0xc0>)
 80004e0:	2203      	movs	r2, #3
 80004e2:	805a      	strh	r2, [r3, #2]
	initStatus=1;
 80004e4:	4b29      	ldr	r3, [pc, #164]	; (800058c <initConstants+0xc4>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	601a      	str	r2, [r3, #0]
	initStatusStep1=0;
 80004ea:	4b29      	ldr	r3, [pc, #164]	; (8000590 <initConstants+0xc8>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
	initStatusStep2=0;
 80004f0:	4b28      	ldr	r3, [pc, #160]	; (8000594 <initConstants+0xcc>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	601a      	str	r2, [r3, #0]
	restoreStatusStep1=0;
 80004f6:	4b28      	ldr	r3, [pc, #160]	; (8000598 <initConstants+0xd0>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
	restoreStatusStep2=0;
 80004fc:	4b27      	ldr	r3, [pc, #156]	; (800059c <initConstants+0xd4>)
 80004fe:	2200      	movs	r2, #0
 8000500:	601a      	str	r2, [r3, #0]
	menuStatus=0;
 8000502:	4b27      	ldr	r3, [pc, #156]	; (80005a0 <initConstants+0xd8>)
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
	restoreStatus=0;
 8000508:	4b26      	ldr	r3, [pc, #152]	; (80005a4 <initConstants+0xdc>)
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
	setPasswordStatus=0;
 800050e:	4b26      	ldr	r3, [pc, #152]	; (80005a8 <initConstants+0xe0>)
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
	settingsStatus=0;
 8000514:	4b25      	ldr	r3, [pc, #148]	; (80005ac <initConstants+0xe4>)
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
	datasettingsStatus=0;
 800051a:	4b25      	ldr	r3, [pc, #148]	; (80005b0 <initConstants+0xe8>)
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
	setPasswordStep1=0;
 8000520:	4b24      	ldr	r3, [pc, #144]	; (80005b4 <initConstants+0xec>)
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
	setPasswordStep2=0;
 8000526:	4b24      	ldr	r3, [pc, #144]	; (80005b8 <initConstants+0xf0>)
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
	password[0]=0;
 800052c:	4b23      	ldr	r3, [pc, #140]	; (80005bc <initConstants+0xf4>)
 800052e:	2200      	movs	r2, #0
 8000530:	801a      	strh	r2, [r3, #0]
	password[1]=0;
 8000532:	4b22      	ldr	r3, [pc, #136]	; (80005bc <initConstants+0xf4>)
 8000534:	2200      	movs	r2, #0
 8000536:	805a      	strh	r2, [r3, #2]
	password[2]=0;
 8000538:	4b20      	ldr	r3, [pc, #128]	; (80005bc <initConstants+0xf4>)
 800053a:	2200      	movs	r2, #0
 800053c:	809a      	strh	r2, [r3, #4]
	password[3]=0;
 800053e:	4b1f      	ldr	r3, [pc, #124]	; (80005bc <initConstants+0xf4>)
 8000540:	2200      	movs	r2, #0
 8000542:	80da      	strh	r2, [r3, #6]
	password[4]=0;
 8000544:	4b1d      	ldr	r3, [pc, #116]	; (80005bc <initConstants+0xf4>)
 8000546:	2200      	movs	r2, #0
 8000548:	811a      	strh	r2, [r3, #8]
	imputpassword[0]=0;
 800054a:	4b1d      	ldr	r3, [pc, #116]	; (80005c0 <initConstants+0xf8>)
 800054c:	2200      	movs	r2, #0
 800054e:	801a      	strh	r2, [r3, #0]
	imputpassword[1]=0;
 8000550:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <initConstants+0xf8>)
 8000552:	2200      	movs	r2, #0
 8000554:	805a      	strh	r2, [r3, #2]
	imputpassword[2]=0;
 8000556:	4b1a      	ldr	r3, [pc, #104]	; (80005c0 <initConstants+0xf8>)
 8000558:	2200      	movs	r2, #0
 800055a:	809a      	strh	r2, [r3, #4]
	imputpassword[3]=0;
 800055c:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <initConstants+0xf8>)
 800055e:	2200      	movs	r2, #0
 8000560:	80da      	strh	r2, [r3, #6]
	imputpassword[4]=0;
 8000562:	4b17      	ldr	r3, [pc, #92]	; (80005c0 <initConstants+0xf8>)
 8000564:	2200      	movs	r2, #0
 8000566:	811a      	strh	r2, [r3, #8]
	setProtectTypeStep1=0;
 8000568:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <initConstants+0xfc>)
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
	setProtectTypeStep2=0;
 800056e:	4b16      	ldr	r3, [pc, #88]	; (80005c8 <initConstants+0x100>)
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]

	generatePassFrase();
 8000574:	f001 fc06 	bl	8001d84 <generatePassFrase>

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000f70 	.word	0x20000f70
 8000580:	20001078 	.word	0x20001078
 8000584:	20001068 	.word	0x20001068
 8000588:	2000106c 	.word	0x2000106c
 800058c:	20000fbc 	.word	0x20000fbc
 8000590:	20000fc4 	.word	0x20000fc4
 8000594:	20001090 	.word	0x20001090
 8000598:	20001058 	.word	0x20001058
 800059c:	20000fc0 	.word	0x20000fc0
 80005a0:	2000108c 	.word	0x2000108c
 80005a4:	20001050 	.word	0x20001050
 80005a8:	2000107c 	.word	0x2000107c
 80005ac:	20000fb8 	.word	0x20000fb8
 80005b0:	20000f6c 	.word	0x20000f6c
 80005b4:	20000f68 	.word	0x20000f68
 80005b8:	2000105c 	.word	0x2000105c
 80005bc:	20000f5c 	.word	0x20000f5c
 80005c0:	20001080 	.word	0x20001080
 80005c4:	20000fb0 	.word	0x20000fb0
 80005c8:	20000f7c 	.word	0x20000f7c

080005cc <initChoseProcess>:

void initChoseProcess()
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80005d2:	2000      	movs	r0, #0
 80005d4:	f001 fca4 	bl	8001f20 <ssd1306_Fill>
	ssd1306_Write_To_Bufer(16,24,32,16,newDev);
 80005d8:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <initChoseProcess+0x38>)
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	2310      	movs	r3, #16
 80005de:	2220      	movs	r2, #32
 80005e0:	2118      	movs	r1, #24
 80005e2:	2010      	movs	r0, #16
 80005e4:	f001 fe1a 	bl	800221c <ssd1306_Write_To_Bufer>
	ssd1306_Write_To_Bufer(80,24,32,16,restoreDev);
 80005e8:	4b07      	ldr	r3, [pc, #28]	; (8000608 <initChoseProcess+0x3c>)
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2310      	movs	r3, #16
 80005ee:	2220      	movs	r2, #32
 80005f0:	2118      	movs	r1, #24
 80005f2:	2050      	movs	r0, #80	; 0x50
 80005f4:	f001 fe12 	bl	800221c <ssd1306_Write_To_Bufer>
	ssd1306_UpdateScreen();
 80005f8:	f001 fcb4 	bl	8001f64 <ssd1306_UpdateScreen>
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000048 	.word	0x20000048
 8000608:	20000088 	.word	0x20000088

0800060c <initProcess1>:

void initProcess1()
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	initStatus=0;
 8000610:	4b21      	ldr	r3, [pc, #132]	; (8000698 <initProcess1+0x8c>)
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
	initStatusStep1=1;
 8000616:	4b21      	ldr	r3, [pc, #132]	; (800069c <initProcess1+0x90>)
 8000618:	2201      	movs	r2, #1
 800061a:	601a      	str	r2, [r3, #0]
	pointer=-1;
 800061c:	4b20      	ldr	r3, [pc, #128]	; (80006a0 <initProcess1+0x94>)
 800061e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000622:	801a      	strh	r2, [r3, #0]
	ssd1306_Fill(Black);
 8000624:	2000      	movs	r0, #0
 8000626:	f001 fc7b 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(2,5);
 800062a:	2105      	movs	r1, #5
 800062c:	2002      	movs	r0, #2
 800062e:	f001 fddd 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Write all 12 words in a safe place", Font_7x10, White);
 8000632:	4a1c      	ldr	r2, [pc, #112]	; (80006a4 <initProcess1+0x98>)
 8000634:	2301      	movs	r3, #1
 8000636:	ca06      	ldmia	r2, {r1, r2}
 8000638:	481b      	ldr	r0, [pc, #108]	; (80006a8 <initProcess1+0x9c>)
 800063a:	f001 fdb1 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(2,15);
 800063e:	210f      	movs	r1, #15
 8000640:	2002      	movs	r0, #2
 8000642:	f001 fdd3 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("into a safe place.", Font_7x10, White);
 8000646:	4a17      	ldr	r2, [pc, #92]	; (80006a4 <initProcess1+0x98>)
 8000648:	2301      	movs	r3, #1
 800064a:	ca06      	ldmia	r2, {r1, r2}
 800064c:	4817      	ldr	r0, [pc, #92]	; (80006ac <initProcess1+0xa0>)
 800064e:	f001 fda7 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(2,25);
 8000652:	2119      	movs	r1, #25
 8000654:	2002      	movs	r0, #2
 8000656:	f001 fdc9 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Press two buttons if you spelled the word", Font_7x10, White);
 800065a:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <initProcess1+0x98>)
 800065c:	2301      	movs	r3, #1
 800065e:	ca06      	ldmia	r2, {r1, r2}
 8000660:	4813      	ldr	r0, [pc, #76]	; (80006b0 <initProcess1+0xa4>)
 8000662:	f001 fd9d 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(2,35);
 8000666:	2123      	movs	r1, #35	; 0x23
 8000668:	2002      	movs	r0, #2
 800066a:	f001 fdbf 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("if you wrote word", Font_7x10, White);
 800066e:	4a0d      	ldr	r2, [pc, #52]	; (80006a4 <initProcess1+0x98>)
 8000670:	2301      	movs	r3, #1
 8000672:	ca06      	ldmia	r2, {r1, r2}
 8000674:	480f      	ldr	r0, [pc, #60]	; (80006b4 <initProcess1+0xa8>)
 8000676:	f001 fd93 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(2,45);
 800067a:	212d      	movs	r1, #45	; 0x2d
 800067c:	2002      	movs	r0, #2
 800067e:	f001 fdb5 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("or to continue.", Font_7x10, White);
 8000682:	4a08      	ldr	r2, [pc, #32]	; (80006a4 <initProcess1+0x98>)
 8000684:	2301      	movs	r3, #1
 8000686:	ca06      	ldmia	r2, {r1, r2}
 8000688:	480b      	ldr	r0, [pc, #44]	; (80006b8 <initProcess1+0xac>)
 800068a:	f001 fd89 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800068e:	f001 fc69 	bl	8001f64 <ssd1306_UpdateScreen>
	//char* passFrase[12];

}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000fbc 	.word	0x20000fbc
 800069c:	20000fc4 	.word	0x20000fc4
 80006a0:	20000fc8 	.word	0x20000fc8
 80006a4:	20000148 	.word	0x20000148
 80006a8:	08009ccc 	.word	0x08009ccc
 80006ac:	08009cf0 	.word	0x08009cf0
 80006b0:	08009d04 	.word	0x08009d04
 80006b4:	08009d30 	.word	0x08009d30
 80006b8:	08009d44 	.word	0x08009d44

080006bc <initProcess1Next>:


void initProcess1Next()
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
	//Font_16x26  Font_11x18
	pointer++;
 80006c2:	4b22      	ldr	r3, [pc, #136]	; (800074c <initProcess1Next+0x90>)
 80006c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	3301      	adds	r3, #1
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	b21a      	sxth	r2, r3
 80006d0:	4b1e      	ldr	r3, [pc, #120]	; (800074c <initProcess1Next+0x90>)
 80006d2:	801a      	strh	r2, [r3, #0]
	if(pointer<12)
 80006d4:	4b1d      	ldr	r3, [pc, #116]	; (800074c <initProcess1Next+0x90>)
 80006d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006da:	2b0b      	cmp	r3, #11
 80006dc:	dc2a      	bgt.n	8000734 <initProcess1Next+0x78>
	{

	ssd1306_Fill(Black);
 80006de:	2000      	movs	r0, #0
 80006e0:	f001 fc1e 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(40,10);
 80006e4:	210a      	movs	r1, #10
 80006e6:	2028      	movs	r0, #40	; 0x28
 80006e8:	f001 fd80 	bl	80021ec <ssd1306_SetCursor>
	char* text="Word ";
 80006ec:	4b18      	ldr	r3, [pc, #96]	; (8000750 <initProcess1Next+0x94>)
 80006ee:	607b      	str	r3, [r7, #4]
	//strcat(text, (char)(pointer+1));
	ssd1306_WriteString(text, Font_7x10, White);
 80006f0:	4a18      	ldr	r2, [pc, #96]	; (8000754 <initProcess1Next+0x98>)
 80006f2:	2301      	movs	r3, #1
 80006f4:	ca06      	ldmia	r2, {r1, r2}
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f001 fd52 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_WriteStringUint((pointer+1), Font_7x10, White);
 80006fc:	4b13      	ldr	r3, [pc, #76]	; (800074c <initProcess1Next+0x90>)
 80006fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000702:	1c58      	adds	r0, r3, #1
 8000704:	4a13      	ldr	r2, [pc, #76]	; (8000754 <initProcess1Next+0x98>)
 8000706:	2301      	movs	r3, #1
 8000708:	ca06      	ldmia	r2, {r1, r2}
 800070a:	f001 fdeb 	bl	80022e4 <ssd1306_WriteStringUint>
	ssd1306_SetCursor(25,25);
 800070e:	2119      	movs	r1, #25
 8000710:	2019      	movs	r0, #25
 8000712:	f001 fd6b 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString(passFrase[pointer], Font_16x26, White);
 8000716:	4b0d      	ldr	r3, [pc, #52]	; (800074c <initProcess1Next+0x90>)
 8000718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800071c:	461a      	mov	r2, r3
 800071e:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <initProcess1Next+0x9c>)
 8000720:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000724:	4a0d      	ldr	r2, [pc, #52]	; (800075c <initProcess1Next+0xa0>)
 8000726:	2301      	movs	r3, #1
 8000728:	ca06      	ldmia	r2, {r1, r2}
 800072a:	f001 fd39 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800072e:	f001 fc19 	bl	8001f64 <ssd1306_UpdateScreen>
		initStatusStep1=0;
			initStatusStep2=1;
		initProcess2();
	}

}
 8000732:	e007      	b.n	8000744 <initProcess1Next+0x88>
		initStatusStep1=0;
 8000734:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <initProcess1Next+0xa4>)
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
			initStatusStep2=1;
 800073a:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <initProcess1Next+0xa8>)
 800073c:	2201      	movs	r2, #1
 800073e:	601a      	str	r2, [r3, #0]
		initProcess2();
 8000740:	f000 f812 	bl	8000768 <initProcess2>
}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000fc8 	.word	0x20000fc8
 8000750:	08009d54 	.word	0x08009d54
 8000754:	20000148 	.word	0x20000148
 8000758:	20000f80 	.word	0x20000f80
 800075c:	20000150 	.word	0x20000150
 8000760:	20000fc4 	.word	0x20000fc4
 8000764:	20001090 	.word	0x20001090

08000768 <initProcess2>:

void initProcess2()
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af02      	add	r7, sp, #8

	pointer=-1;
 800076e:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <initProcess2+0x68>)
 8000770:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000774:	801a      	strh	r2, [r3, #0]
	ssd1306_Fill(Black);
 8000776:	2000      	movs	r0, #0
 8000778:	f001 fbd2 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(15,10);
 800077c:	210a      	movs	r1, #10
 800077e:	200f      	movs	r0, #15
 8000780:	f001 fd34 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Check 4 random", Font_7x10, White);
 8000784:	4a13      	ldr	r2, [pc, #76]	; (80007d4 <initProcess2+0x6c>)
 8000786:	2301      	movs	r3, #1
 8000788:	ca06      	ldmia	r2, {r1, r2}
 800078a:	4813      	ldr	r0, [pc, #76]	; (80007d8 <initProcess2+0x70>)
 800078c:	f001 fd08 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(45,20);
 8000790:	2114      	movs	r1, #20
 8000792:	202d      	movs	r0, #45	; 0x2d
 8000794:	f001 fd2a 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("words..", Font_7x10, White);
 8000798:	4a0e      	ldr	r2, [pc, #56]	; (80007d4 <initProcess2+0x6c>)
 800079a:	2301      	movs	r3, #1
 800079c:	ca06      	ldmia	r2, {r1, r2}
 800079e:	480f      	ldr	r0, [pc, #60]	; (80007dc <initProcess2+0x74>)
 80007a0:	f001 fcfe 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_Write_To_Bufer(2,54,8,8,cancel);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <initProcess2+0x78>)
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	2308      	movs	r3, #8
 80007aa:	2208      	movs	r2, #8
 80007ac:	2136      	movs	r1, #54	; 0x36
 80007ae:	2002      	movs	r0, #2
 80007b0:	f001 fd34 	bl	800221c <ssd1306_Write_To_Bufer>
	ssd1306_Write_To_Bufer(120,54,8,8,ok);
 80007b4:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <initProcess2+0x7c>)
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	2308      	movs	r3, #8
 80007ba:	2208      	movs	r2, #8
 80007bc:	2136      	movs	r1, #54	; 0x36
 80007be:	2078      	movs	r0, #120	; 0x78
 80007c0:	f001 fd2c 	bl	800221c <ssd1306_Write_To_Bufer>
	ssd1306_UpdateScreen();
 80007c4:	f001 fbce 	bl	8001f64 <ssd1306_UpdateScreen>

}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000fc8 	.word	0x20000fc8
 80007d4:	20000148 	.word	0x20000148
 80007d8:	08009d5c 	.word	0x08009d5c
 80007dc:	08009d6c 	.word	0x08009d6c
 80007e0:	20000008 	.word	0x20000008
 80007e4:	20000010 	.word	0x20000010

080007e8 <initProcess2Next>:

void initProcess2Next()
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af02      	add	r7, sp, #8
	pointer++;
 80007ee:	4b28      	ldr	r3, [pc, #160]	; (8000890 <initProcess2Next+0xa8>)
 80007f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	3301      	adds	r3, #1
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b21a      	sxth	r2, r3
 80007fc:	4b24      	ldr	r3, [pc, #144]	; (8000890 <initProcess2Next+0xa8>)
 80007fe:	801a      	strh	r2, [r3, #0]
	if(pointer<4)
 8000800:	4b23      	ldr	r3, [pc, #140]	; (8000890 <initProcess2Next+0xa8>)
 8000802:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000806:	2b03      	cmp	r3, #3
 8000808:	dc3c      	bgt.n	8000884 <initProcess2Next+0x9c>
	{
	//uint16_t num;
	//num=HAL_RNG_GetRandomNumber(&hrng)&0x0000000F;
	ssd1306_Fill(Black);
 800080a:	2000      	movs	r0, #0
 800080c:	f001 fb88 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(40,10);
 8000810:	210a      	movs	r1, #10
 8000812:	2028      	movs	r0, #40	; 0x28
 8000814:	f001 fcea 	bl	80021ec <ssd1306_SetCursor>
		char* text="Word ";
 8000818:	4b1e      	ldr	r3, [pc, #120]	; (8000894 <initProcess2Next+0xac>)
 800081a:	607b      	str	r3, [r7, #4]
		//strcat(text, (char)(pointer+1));
		ssd1306_WriteString(text, Font_7x10, White);
 800081c:	4a1e      	ldr	r2, [pc, #120]	; (8000898 <initProcess2Next+0xb0>)
 800081e:	2301      	movs	r3, #1
 8000820:	ca06      	ldmia	r2, {r1, r2}
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f001 fcbc 	bl	80021a0 <ssd1306_WriteString>
		ssd1306_WriteStringUint((pointer+1)*2, Font_7x10, White);
 8000828:	4b19      	ldr	r3, [pc, #100]	; (8000890 <initProcess2Next+0xa8>)
 800082a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800082e:	3301      	adds	r3, #1
 8000830:	0058      	lsls	r0, r3, #1
 8000832:	4a19      	ldr	r2, [pc, #100]	; (8000898 <initProcess2Next+0xb0>)
 8000834:	2301      	movs	r3, #1
 8000836:	ca06      	ldmia	r2, {r1, r2}
 8000838:	f001 fd54 	bl	80022e4 <ssd1306_WriteStringUint>
		ssd1306_SetCursor(25,25);
 800083c:	2119      	movs	r1, #25
 800083e:	2019      	movs	r0, #25
 8000840:	f001 fcd4 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteString(passFrase[(pointer+1)*2], Font_16x26, White);
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <initProcess2Next+0xa8>)
 8000846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800084a:	3301      	adds	r3, #1
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4a13      	ldr	r2, [pc, #76]	; (800089c <initProcess2Next+0xb4>)
 8000850:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000854:	4a12      	ldr	r2, [pc, #72]	; (80008a0 <initProcess2Next+0xb8>)
 8000856:	2301      	movs	r3, #1
 8000858:	ca06      	ldmia	r2, {r1, r2}
 800085a:	f001 fca1 	bl	80021a0 <ssd1306_WriteString>
		ssd1306_Write_To_Bufer(2,54,8,8,cancel);
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <initProcess2Next+0xbc>)
 8000860:	9300      	str	r3, [sp, #0]
 8000862:	2308      	movs	r3, #8
 8000864:	2208      	movs	r2, #8
 8000866:	2136      	movs	r1, #54	; 0x36
 8000868:	2002      	movs	r0, #2
 800086a:	f001 fcd7 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(120,54,8,8,ok);
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <initProcess2Next+0xc0>)
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	2308      	movs	r3, #8
 8000874:	2208      	movs	r2, #8
 8000876:	2136      	movs	r1, #54	; 0x36
 8000878:	2078      	movs	r0, #120	; 0x78
 800087a:	f001 fccf 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_UpdateScreen();
 800087e:	f001 fb71 	bl	8001f64 <ssd1306_UpdateScreen>
		//initStatus=0;
		generateExtraData();
	}


}
 8000882:	e001      	b.n	8000888 <initProcess2Next+0xa0>
		generateExtraData();
 8000884:	f000 f812 	bl	80008ac <generateExtraData>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000fc8 	.word	0x20000fc8
 8000894:	08009d54 	.word	0x08009d54
 8000898:	20000148 	.word	0x20000148
 800089c:	20000f80 	.word	0x20000f80
 80008a0:	20000150 	.word	0x20000150
 80008a4:	20000008 	.word	0x20000008
 80008a8:	20000010 	.word	0x20000010

080008ac <generateExtraData>:

void generateExtraData()
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	initStatusStep2=0;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <generateExtraData+0x30>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
	ssd1306_Fill(Black);
 80008b6:	2000      	movs	r0, #0
 80008b8:	f001 fb32 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(2,30);
 80008bc:	211e      	movs	r1, #30
 80008be:	2002      	movs	r0, #2
 80008c0:	f001 fc94 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Data generating...", Font_7x10, White);
 80008c4:	4a06      	ldr	r2, [pc, #24]	; (80008e0 <generateExtraData+0x34>)
 80008c6:	2301      	movs	r3, #1
 80008c8:	ca06      	ldmia	r2, {r1, r2}
 80008ca:	4806      	ldr	r0, [pc, #24]	; (80008e4 <generateExtraData+0x38>)
 80008cc:	f001 fc68 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80008d0:	f001 fb48 	bl	8001f64 <ssd1306_UpdateScreen>
	//HAL_Delay(2000);

	setPasswordProcess1();
 80008d4:	f000 f854 	bl	8000980 <setPasswordProcess1>
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20001090 	.word	0x20001090
 80008e0:	20000148 	.word	0x20000148
 80008e4:	08009d74 	.word	0x08009d74

080008e8 <restoreProcess1>:



void restoreProcess1()
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
	initStatus=0;
 80008ec:	4b1c      	ldr	r3, [pc, #112]	; (8000960 <restoreProcess1+0x78>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
	restoreStatusStep1=1;
 80008f2:	4b1c      	ldr	r3, [pc, #112]	; (8000964 <restoreProcess1+0x7c>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	601a      	str	r2, [r3, #0]
	pointer=-1;
 80008f8:	4b1b      	ldr	r3, [pc, #108]	; (8000968 <restoreProcess1+0x80>)
 80008fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008fe:	801a      	strh	r2, [r3, #0]

	ssd1306_Fill(Black);
 8000900:	2000      	movs	r0, #0
 8000902:	f001 fb0d 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(10,10);
 8000906:	210a      	movs	r1, #10
 8000908:	200a      	movs	r0, #10
 800090a:	f001 fc6f 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Restore mode,", Font_7x10, White);
 800090e:	4a17      	ldr	r2, [pc, #92]	; (800096c <restoreProcess1+0x84>)
 8000910:	2301      	movs	r3, #1
 8000912:	ca06      	ldmia	r2, {r1, r2}
 8000914:	4816      	ldr	r0, [pc, #88]	; (8000970 <restoreProcess1+0x88>)
 8000916:	f001 fc43 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(10,20);
 800091a:	2114      	movs	r1, #20
 800091c:	200a      	movs	r0, #10
 800091e:	f001 fc65 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("init your device", Font_7x10, White);
 8000922:	4a12      	ldr	r2, [pc, #72]	; (800096c <restoreProcess1+0x84>)
 8000924:	2301      	movs	r3, #1
 8000926:	ca06      	ldmia	r2, {r1, r2}
 8000928:	4812      	ldr	r0, [pc, #72]	; (8000974 <restoreProcess1+0x8c>)
 800092a:	f001 fc39 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(10,30);
 800092e:	211e      	movs	r1, #30
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fc5b 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("by using PC app", Font_7x10, White);
 8000936:	4a0d      	ldr	r2, [pc, #52]	; (800096c <restoreProcess1+0x84>)
 8000938:	2301      	movs	r3, #1
 800093a:	ca06      	ldmia	r2, {r1, r2}
 800093c:	480e      	ldr	r0, [pc, #56]	; (8000978 <restoreProcess1+0x90>)
 800093e:	f001 fc2f 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(10,50);
 8000942:	2132      	movs	r1, #50	; 0x32
 8000944:	200a      	movs	r0, #10
 8000946:	f001 fc51 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("Press any key", Font_7x10, White);
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <restoreProcess1+0x84>)
 800094c:	2301      	movs	r3, #1
 800094e:	ca06      	ldmia	r2, {r1, r2}
 8000950:	480a      	ldr	r0, [pc, #40]	; (800097c <restoreProcess1+0x94>)
 8000952:	f001 fc25 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000956:	f001 fb05 	bl	8001f64 <ssd1306_UpdateScreen>

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000fbc 	.word	0x20000fbc
 8000964:	20001058 	.word	0x20001058
 8000968:	20000fc8 	.word	0x20000fc8
 800096c:	20000148 	.word	0x20000148
 8000970:	08009d88 	.word	0x08009d88
 8000974:	08009d98 	.word	0x08009d98
 8000978:	08009dac 	.word	0x08009dac
 800097c:	08009dbc 	.word	0x08009dbc

08000980 <setPasswordProcess1>:

void setPasswordProcess1()
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af02      	add	r7, sp, #8
	pointer=0;
 8000986:	4b30      	ldr	r3, [pc, #192]	; (8000a48 <setPasswordProcess1+0xc8>)
 8000988:	2200      	movs	r2, #0
 800098a:	801a      	strh	r2, [r3, #0]
		updownpointer=0;
 800098c:	4b2f      	ldr	r3, [pc, #188]	; (8000a4c <setPasswordProcess1+0xcc>)
 800098e:	2200      	movs	r2, #0
 8000990:	801a      	strh	r2, [r3, #0]
		setPasswordStep1=1;
 8000992:	4b2f      	ldr	r3, [pc, #188]	; (8000a50 <setPasswordProcess1+0xd0>)
 8000994:	2201      	movs	r2, #1
 8000996:	601a      	str	r2, [r3, #0]
		ssd1306_Fill(Black);
 8000998:	2000      	movs	r0, #0
 800099a:	f001 fac1 	bl	8001f20 <ssd1306_Fill>
		ssd1306_SetCursor(2,10);
 800099e:	210a      	movs	r1, #10
 80009a0:	2002      	movs	r0, #2
 80009a2:	f001 fc23 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteString("Create password for device", Font_7x10, White);
 80009a6:	4a2b      	ldr	r2, [pc, #172]	; (8000a54 <setPasswordProcess1+0xd4>)
 80009a8:	2301      	movs	r3, #1
 80009aa:	ca06      	ldmia	r2, {r1, r2}
 80009ac:	482a      	ldr	r0, [pc, #168]	; (8000a58 <setPasswordProcess1+0xd8>)
 80009ae:	f001 fbf7 	bl	80021a0 <ssd1306_WriteString>
		ssd1306_Write_To_Bufer(28,50,8,8,line);
 80009b2:	4b2a      	ldr	r3, [pc, #168]	; (8000a5c <setPasswordProcess1+0xdc>)
 80009b4:	9300      	str	r3, [sp, #0]
 80009b6:	2308      	movs	r3, #8
 80009b8:	2208      	movs	r2, #8
 80009ba:	2132      	movs	r1, #50	; 0x32
 80009bc:	201c      	movs	r0, #28
 80009be:	f001 fc2d 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(44,50,8,8,line);
 80009c2:	4b26      	ldr	r3, [pc, #152]	; (8000a5c <setPasswordProcess1+0xdc>)
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	2308      	movs	r3, #8
 80009c8:	2208      	movs	r2, #8
 80009ca:	2132      	movs	r1, #50	; 0x32
 80009cc:	202c      	movs	r0, #44	; 0x2c
 80009ce:	f001 fc25 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(60,50,8,8,line);
 80009d2:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <setPasswordProcess1+0xdc>)
 80009d4:	9300      	str	r3, [sp, #0]
 80009d6:	2308      	movs	r3, #8
 80009d8:	2208      	movs	r2, #8
 80009da:	2132      	movs	r1, #50	; 0x32
 80009dc:	203c      	movs	r0, #60	; 0x3c
 80009de:	f001 fc1d 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(76,50,8,8,line);
 80009e2:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <setPasswordProcess1+0xdc>)
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	2308      	movs	r3, #8
 80009e8:	2208      	movs	r2, #8
 80009ea:	2132      	movs	r1, #50	; 0x32
 80009ec:	204c      	movs	r0, #76	; 0x4c
 80009ee:	f001 fc15 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(92,50,8,8,line);
 80009f2:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <setPasswordProcess1+0xdc>)
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	2308      	movs	r3, #8
 80009f8:	2208      	movs	r2, #8
 80009fa:	2132      	movs	r1, #50	; 0x32
 80009fc:	205c      	movs	r0, #92	; 0x5c
 80009fe:	f001 fc0d 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_SetCursor(28+pointer*16,40);
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <setPasswordProcess1+0xc8>)
 8000a04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	331c      	adds	r3, #28
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	2128      	movs	r1, #40	; 0x28
 8000a14:	4618      	mov	r0, r3
 8000a16:	f001 fbe9 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <setPasswordProcess1+0xcc>)
 8000a1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a20:	4618      	mov	r0, r3
 8000a22:	4a0c      	ldr	r2, [pc, #48]	; (8000a54 <setPasswordProcess1+0xd4>)
 8000a24:	2301      	movs	r3, #1
 8000a26:	ca06      	ldmia	r2, {r1, r2}
 8000a28:	f001 fc5c 	bl	80022e4 <ssd1306_WriteStringUint>
		ssd1306_Write_To_Bufer(28,50,8,8,linebold);
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <setPasswordProcess1+0xe0>)
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2308      	movs	r3, #8
 8000a32:	2208      	movs	r2, #8
 8000a34:	2132      	movs	r1, #50	; 0x32
 8000a36:	201c      	movs	r0, #28
 8000a38:	f001 fbf0 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_UpdateScreen();
 8000a3c:	f001 fa92 	bl	8001f64 <ssd1306_UpdateScreen>


}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000fc8 	.word	0x20000fc8
 8000a4c:	20001062 	.word	0x20001062
 8000a50:	20000f68 	.word	0x20000f68
 8000a54:	20000148 	.word	0x20000148
 8000a58:	08009dcc 	.word	0x08009dcc
 8000a5c:	20000018 	.word	0x20000018
 8000a60:	20000020 	.word	0x20000020

08000a64 <setPasswordProcess1Next>:



void setPasswordProcess1Next()
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af02      	add	r7, sp, #8
	password[pointer]=updownpointer;
 8000a6a:	4b38      	ldr	r3, [pc, #224]	; (8000b4c <setPasswordProcess1Next+0xe8>)
 8000a6c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000a70:	4b37      	ldr	r3, [pc, #220]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000a72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a76:	461a      	mov	r2, r3
 8000a78:	b289      	uxth	r1, r1
 8000a7a:	4b36      	ldr	r3, [pc, #216]	; (8000b54 <setPasswordProcess1Next+0xf0>)
 8000a7c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	if(pointer<4)
 8000a80:	4b33      	ldr	r3, [pc, #204]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000a82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a86:	2b03      	cmp	r3, #3
 8000a88:	dc55      	bgt.n	8000b36 <setPasswordProcess1Next+0xd2>
	{
		ssd1306_Write_To_Bufer(28,50,8,8,line);
 8000a8a:	4b33      	ldr	r3, [pc, #204]	; (8000b58 <setPasswordProcess1Next+0xf4>)
 8000a8c:	9300      	str	r3, [sp, #0]
 8000a8e:	2308      	movs	r3, #8
 8000a90:	2208      	movs	r2, #8
 8000a92:	2132      	movs	r1, #50	; 0x32
 8000a94:	201c      	movs	r0, #28
 8000a96:	f001 fbc1 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(44,50,8,8,line);
 8000a9a:	4b2f      	ldr	r3, [pc, #188]	; (8000b58 <setPasswordProcess1Next+0xf4>)
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2308      	movs	r3, #8
 8000aa0:	2208      	movs	r2, #8
 8000aa2:	2132      	movs	r1, #50	; 0x32
 8000aa4:	202c      	movs	r0, #44	; 0x2c
 8000aa6:	f001 fbb9 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(60,50,8,8,line);
 8000aaa:	4b2b      	ldr	r3, [pc, #172]	; (8000b58 <setPasswordProcess1Next+0xf4>)
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2308      	movs	r3, #8
 8000ab0:	2208      	movs	r2, #8
 8000ab2:	2132      	movs	r1, #50	; 0x32
 8000ab4:	203c      	movs	r0, #60	; 0x3c
 8000ab6:	f001 fbb1 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(76,50,8,8,line);
 8000aba:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <setPasswordProcess1Next+0xf4>)
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	2308      	movs	r3, #8
 8000ac0:	2208      	movs	r2, #8
 8000ac2:	2132      	movs	r1, #50	; 0x32
 8000ac4:	204c      	movs	r0, #76	; 0x4c
 8000ac6:	f001 fba9 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_Write_To_Bufer(92,50,8,8,line);
 8000aca:	4b23      	ldr	r3, [pc, #140]	; (8000b58 <setPasswordProcess1Next+0xf4>)
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2308      	movs	r3, #8
 8000ad0:	2208      	movs	r2, #8
 8000ad2:	2132      	movs	r1, #50	; 0x32
 8000ad4:	205c      	movs	r0, #92	; 0x5c
 8000ad6:	f001 fba1 	bl	800221c <ssd1306_Write_To_Bufer>
		pointer++;
 8000ada:	4b1d      	ldr	r3, [pc, #116]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000adc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	b21a      	sxth	r2, r3
 8000ae8:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000aea:	801a      	strh	r2, [r3, #0]
		ssd1306_SetCursor(28+pointer*16,40);
 8000aec:	4b18      	ldr	r3, [pc, #96]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000aee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	011b      	lsls	r3, r3, #4
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	331c      	adds	r3, #28
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2128      	movs	r1, #40	; 0x28
 8000afe:	4618      	mov	r0, r3
 8000b00:	f001 fb74 	bl	80021ec <ssd1306_SetCursor>
	    ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000b04:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <setPasswordProcess1Next+0xe8>)
 8000b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	4a13      	ldr	r2, [pc, #76]	; (8000b5c <setPasswordProcess1Next+0xf8>)
 8000b0e:	2301      	movs	r3, #1
 8000b10:	ca06      	ldmia	r2, {r1, r2}
 8000b12:	f001 fbe7 	bl	80022e4 <ssd1306_WriteStringUint>
		ssd1306_Write_To_Bufer(28+pointer*16,50,8,8,linebold);
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <setPasswordProcess1Next+0xec>)
 8000b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1c:	011b      	lsls	r3, r3, #4
 8000b1e:	f103 001c 	add.w	r0, r3, #28
 8000b22:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <setPasswordProcess1Next+0xfc>)
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	2308      	movs	r3, #8
 8000b28:	2208      	movs	r2, #8
 8000b2a:	2132      	movs	r1, #50	; 0x32
 8000b2c:	f001 fb76 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_UpdateScreen();
 8000b30:	f001 fa18 	bl	8001f64 <ssd1306_UpdateScreen>
		setPasswordStep2=1;
		setPasswordStep1=0;
		setPasswordProcess2();
	}

}
 8000b34:	e007      	b.n	8000b46 <setPasswordProcess1Next+0xe2>
		setPasswordStep2=1;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <setPasswordProcess1Next+0x100>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
		setPasswordStep1=0;
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <setPasswordProcess1Next+0x104>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
		setPasswordProcess2();
 8000b42:	f000 f877 	bl	8000c34 <setPasswordProcess2>
}
 8000b46:	bf00      	nop
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20001062 	.word	0x20001062
 8000b50:	20000fc8 	.word	0x20000fc8
 8000b54:	20000f5c 	.word	0x20000f5c
 8000b58:	20000018 	.word	0x20000018
 8000b5c:	20000148 	.word	0x20000148
 8000b60:	20000020 	.word	0x20000020
 8000b64:	2000105c 	.word	0x2000105c
 8000b68:	20000f68 	.word	0x20000f68

08000b6c <setPasswordProcess1Up>:

void setPasswordProcess1Up()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	updownpointer++;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <setPasswordProcess1Up+0x58>)
 8000b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	3301      	adds	r3, #1
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	b21a      	sxth	r2, r3
 8000b7e:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <setPasswordProcess1Up+0x58>)
 8000b80:	801a      	strh	r2, [r3, #0]
	if(updownpointer>9)
 8000b82:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <setPasswordProcess1Up+0x58>)
 8000b84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b88:	2b09      	cmp	r3, #9
 8000b8a:	dd02      	ble.n	8000b92 <setPasswordProcess1Up+0x26>
	{
		updownpointer=0;
 8000b8c:	4b0d      	ldr	r3, [pc, #52]	; (8000bc4 <setPasswordProcess1Up+0x58>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	801a      	strh	r2, [r3, #0]
	}

	ssd1306_SetCursor(28+(pointer)*16,40);
 8000b92:	4b0d      	ldr	r3, [pc, #52]	; (8000bc8 <setPasswordProcess1Up+0x5c>)
 8000b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	011b      	lsls	r3, r3, #4
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	331c      	adds	r3, #28
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2128      	movs	r1, #40	; 0x28
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f001 fb21 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000baa:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <setPasswordProcess1Up+0x58>)
 8000bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <setPasswordProcess1Up+0x60>)
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	ca06      	ldmia	r2, {r1, r2}
 8000bb8:	f001 fb94 	bl	80022e4 <ssd1306_WriteStringUint>
	ssd1306_UpdateScreen();
 8000bbc:	f001 f9d2 	bl	8001f64 <ssd1306_UpdateScreen>
}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20001062 	.word	0x20001062
 8000bc8:	20000fc8 	.word	0x20000fc8
 8000bcc:	20000148 	.word	0x20000148

08000bd0 <setPasswordProcess1Down>:

void setPasswordProcess1Down()
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	updownpointer--;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <setPasswordProcess1Down+0x58>)
 8000bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	b21a      	sxth	r2, r3
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <setPasswordProcess1Down+0x58>)
 8000be4:	801a      	strh	r2, [r3, #0]
	if(updownpointer<0)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <setPasswordProcess1Down+0x58>)
 8000be8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	da02      	bge.n	8000bf6 <setPasswordProcess1Down+0x26>
		{
			updownpointer=9;
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <setPasswordProcess1Down+0x58>)
 8000bf2:	2209      	movs	r2, #9
 8000bf4:	801a      	strh	r2, [r3, #0]
		}
	ssd1306_SetCursor(28+(pointer)*16,40);
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <setPasswordProcess1Down+0x5c>)
 8000bf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	331c      	adds	r3, #28
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	2128      	movs	r1, #40	; 0x28
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 faef 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <setPasswordProcess1Down+0x58>)
 8000c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c14:	4618      	mov	r0, r3
 8000c16:	4a06      	ldr	r2, [pc, #24]	; (8000c30 <setPasswordProcess1Down+0x60>)
 8000c18:	2301      	movs	r3, #1
 8000c1a:	ca06      	ldmia	r2, {r1, r2}
 8000c1c:	f001 fb62 	bl	80022e4 <ssd1306_WriteStringUint>
		ssd1306_UpdateScreen();
 8000c20:	f001 f9a0 	bl	8001f64 <ssd1306_UpdateScreen>
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	20001062 	.word	0x20001062
 8000c2c:	20000fc8 	.word	0x20000fc8
 8000c30:	20000148 	.word	0x20000148

08000c34 <setPasswordProcess2>:

void setPasswordProcess2()
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af02      	add	r7, sp, #8
	pointer=0;
 8000c3a:	4b32      	ldr	r3, [pc, #200]	; (8000d04 <setPasswordProcess2+0xd0>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	801a      	strh	r2, [r3, #0]
		updownpointer=0;
 8000c40:	4b31      	ldr	r3, [pc, #196]	; (8000d08 <setPasswordProcess2+0xd4>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	801a      	strh	r2, [r3, #0]
		setPasswordStep2=1;
 8000c46:	4b31      	ldr	r3, [pc, #196]	; (8000d0c <setPasswordProcess2+0xd8>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	601a      	str	r2, [r3, #0]
	ssd1306_Fill(Black);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f001 f967 	bl	8001f20 <ssd1306_Fill>
			ssd1306_SetCursor(2,10);
 8000c52:	210a      	movs	r1, #10
 8000c54:	2002      	movs	r0, #2
 8000c56:	f001 fac9 	bl	80021ec <ssd1306_SetCursor>
			ssd1306_WriteString("Repeat password", Font_7x10, White);
 8000c5a:	4a2d      	ldr	r2, [pc, #180]	; (8000d10 <setPasswordProcess2+0xdc>)
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	ca06      	ldmia	r2, {r1, r2}
 8000c60:	482c      	ldr	r0, [pc, #176]	; (8000d14 <setPasswordProcess2+0xe0>)
 8000c62:	f001 fa9d 	bl	80021a0 <ssd1306_WriteString>
			ssd1306_Write_To_Bufer(28,50,8,8,line);
 8000c66:	4b2c      	ldr	r3, [pc, #176]	; (8000d18 <setPasswordProcess2+0xe4>)
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	2308      	movs	r3, #8
 8000c6c:	2208      	movs	r2, #8
 8000c6e:	2132      	movs	r1, #50	; 0x32
 8000c70:	201c      	movs	r0, #28
 8000c72:	f001 fad3 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(44,50,8,8,line);
 8000c76:	4b28      	ldr	r3, [pc, #160]	; (8000d18 <setPasswordProcess2+0xe4>)
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	2208      	movs	r2, #8
 8000c7e:	2132      	movs	r1, #50	; 0x32
 8000c80:	202c      	movs	r0, #44	; 0x2c
 8000c82:	f001 facb 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(60,50,8,8,line);
 8000c86:	4b24      	ldr	r3, [pc, #144]	; (8000d18 <setPasswordProcess2+0xe4>)
 8000c88:	9300      	str	r3, [sp, #0]
 8000c8a:	2308      	movs	r3, #8
 8000c8c:	2208      	movs	r2, #8
 8000c8e:	2132      	movs	r1, #50	; 0x32
 8000c90:	203c      	movs	r0, #60	; 0x3c
 8000c92:	f001 fac3 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(76,50,8,8,line);
 8000c96:	4b20      	ldr	r3, [pc, #128]	; (8000d18 <setPasswordProcess2+0xe4>)
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	2308      	movs	r3, #8
 8000c9c:	2208      	movs	r2, #8
 8000c9e:	2132      	movs	r1, #50	; 0x32
 8000ca0:	204c      	movs	r0, #76	; 0x4c
 8000ca2:	f001 fabb 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(92,50,8,8,line);
 8000ca6:	4b1c      	ldr	r3, [pc, #112]	; (8000d18 <setPasswordProcess2+0xe4>)
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	2308      	movs	r3, #8
 8000cac:	2208      	movs	r2, #8
 8000cae:	2132      	movs	r1, #50	; 0x32
 8000cb0:	205c      	movs	r0, #92	; 0x5c
 8000cb2:	f001 fab3 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_SetCursor(28+pointer*16,40);
 8000cb6:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <setPasswordProcess2+0xd0>)
 8000cb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	011b      	lsls	r3, r3, #4
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	331c      	adds	r3, #28
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2128      	movs	r1, #40	; 0x28
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f001 fa8f 	bl	80021ec <ssd1306_SetCursor>
			ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <setPasswordProcess2+0xd4>)
 8000cd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	4a0e      	ldr	r2, [pc, #56]	; (8000d10 <setPasswordProcess2+0xdc>)
 8000cd8:	2301      	movs	r3, #1
 8000cda:	ca06      	ldmia	r2, {r1, r2}
 8000cdc:	f001 fb02 	bl	80022e4 <ssd1306_WriteStringUint>
			ssd1306_Write_To_Bufer(28+pointer*16,50,8,8,linebold);
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <setPasswordProcess2+0xd0>)
 8000ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce6:	011b      	lsls	r3, r3, #4
 8000ce8:	f103 001c 	add.w	r0, r3, #28
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <setPasswordProcess2+0xe8>)
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	2308      	movs	r3, #8
 8000cf2:	2208      	movs	r2, #8
 8000cf4:	2132      	movs	r1, #50	; 0x32
 8000cf6:	f001 fa91 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_UpdateScreen();
 8000cfa:	f001 f933 	bl	8001f64 <ssd1306_UpdateScreen>

}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000fc8 	.word	0x20000fc8
 8000d08:	20001062 	.word	0x20001062
 8000d0c:	2000105c 	.word	0x2000105c
 8000d10:	20000148 	.word	0x20000148
 8000d14:	08009de8 	.word	0x08009de8
 8000d18:	20000018 	.word	0x20000018
 8000d1c:	20000020 	.word	0x20000020

08000d20 <setPasswordProcess2Next>:

void  setPasswordProcess2Next()
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af02      	add	r7, sp, #8
	imputpassword[pointer]=updownpointer;
 8000d26:	4b5a      	ldr	r3, [pc, #360]	; (8000e90 <setPasswordProcess2Next+0x170>)
 8000d28:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000d2c:	4b59      	ldr	r3, [pc, #356]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000d2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d32:	461a      	mov	r2, r3
 8000d34:	b289      	uxth	r1, r1
 8000d36:	4b58      	ldr	r3, [pc, #352]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000d38:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	if(pointer<4){
 8000d3c:	4b55      	ldr	r3, [pc, #340]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000d3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d42:	2b03      	cmp	r3, #3
 8000d44:	dc55      	bgt.n	8000df2 <setPasswordProcess2Next+0xd2>

			ssd1306_Write_To_Bufer(28,50,8,8,line);
 8000d46:	4b55      	ldr	r3, [pc, #340]	; (8000e9c <setPasswordProcess2Next+0x17c>)
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	2308      	movs	r3, #8
 8000d4c:	2208      	movs	r2, #8
 8000d4e:	2132      	movs	r1, #50	; 0x32
 8000d50:	201c      	movs	r0, #28
 8000d52:	f001 fa63 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(44,50,8,8,line);
 8000d56:	4b51      	ldr	r3, [pc, #324]	; (8000e9c <setPasswordProcess2Next+0x17c>)
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2308      	movs	r3, #8
 8000d5c:	2208      	movs	r2, #8
 8000d5e:	2132      	movs	r1, #50	; 0x32
 8000d60:	202c      	movs	r0, #44	; 0x2c
 8000d62:	f001 fa5b 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(60,50,8,8,line);
 8000d66:	4b4d      	ldr	r3, [pc, #308]	; (8000e9c <setPasswordProcess2Next+0x17c>)
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	2208      	movs	r2, #8
 8000d6e:	2132      	movs	r1, #50	; 0x32
 8000d70:	203c      	movs	r0, #60	; 0x3c
 8000d72:	f001 fa53 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(76,50,8,8,line);
 8000d76:	4b49      	ldr	r3, [pc, #292]	; (8000e9c <setPasswordProcess2Next+0x17c>)
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	2208      	movs	r2, #8
 8000d7e:	2132      	movs	r1, #50	; 0x32
 8000d80:	204c      	movs	r0, #76	; 0x4c
 8000d82:	f001 fa4b 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(92,50,8,8,line);
 8000d86:	4b45      	ldr	r3, [pc, #276]	; (8000e9c <setPasswordProcess2Next+0x17c>)
 8000d88:	9300      	str	r3, [sp, #0]
 8000d8a:	2308      	movs	r3, #8
 8000d8c:	2208      	movs	r2, #8
 8000d8e:	2132      	movs	r1, #50	; 0x32
 8000d90:	205c      	movs	r0, #92	; 0x5c
 8000d92:	f001 fa43 	bl	800221c <ssd1306_Write_To_Bufer>

						pointer++;
 8000d96:	4b3f      	ldr	r3, [pc, #252]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000d98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3301      	adds	r3, #1
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	4b3b      	ldr	r3, [pc, #236]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000da6:	801a      	strh	r2, [r3, #0]
			ssd1306_SetCursor(28+pointer*16,40);
 8000da8:	4b3a      	ldr	r3, [pc, #232]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	011b      	lsls	r3, r3, #4
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	331c      	adds	r3, #28
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2128      	movs	r1, #40	; 0x28
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 fa16 	bl	80021ec <ssd1306_SetCursor>
		    ssd1306_WriteStringUint(updownpointer, Font_7x10, White);
 8000dc0:	4b33      	ldr	r3, [pc, #204]	; (8000e90 <setPasswordProcess2Next+0x170>)
 8000dc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	4a35      	ldr	r2, [pc, #212]	; (8000ea0 <setPasswordProcess2Next+0x180>)
 8000dca:	2301      	movs	r3, #1
 8000dcc:	ca06      	ldmia	r2, {r1, r2}
 8000dce:	f001 fa89 	bl	80022e4 <ssd1306_WriteStringUint>
			ssd1306_Write_To_Bufer(28+pointer*16,50,8,8,linebold);
 8000dd2:	4b30      	ldr	r3, [pc, #192]	; (8000e94 <setPasswordProcess2Next+0x174>)
 8000dd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	f103 001c 	add.w	r0, r3, #28
 8000dde:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <setPasswordProcess2Next+0x184>)
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	2308      	movs	r3, #8
 8000de4:	2208      	movs	r2, #8
 8000de6:	2132      	movs	r1, #50	; 0x32
 8000de8:	f001 fa18 	bl	800221c <ssd1306_Write_To_Bufer>


			ssd1306_UpdateScreen();
 8000dec:	f001 f8ba 	bl	8001f64 <ssd1306_UpdateScreen>
								imputpassword[3]=0;
								imputpassword[4]=0;
							setPasswordProcess1();
			}
		}
}
 8000df0:	e04a      	b.n	8000e88 <setPasswordProcess2Next+0x168>
			if(imputpassword[0]==password[0]&&imputpassword[1]==password[1]&&imputpassword[2]==password[2]&&imputpassword[3]==password[3]&&imputpassword[4]==password[4])
 8000df2:	4b29      	ldr	r3, [pc, #164]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000df4:	881a      	ldrh	r2, [r3, #0]
 8000df6:	4b2c      	ldr	r3, [pc, #176]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d11e      	bne.n	8000e3c <setPasswordProcess2Next+0x11c>
 8000dfe:	4b26      	ldr	r3, [pc, #152]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e00:	885a      	ldrh	r2, [r3, #2]
 8000e02:	4b29      	ldr	r3, [pc, #164]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e04:	885b      	ldrh	r3, [r3, #2]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d118      	bne.n	8000e3c <setPasswordProcess2Next+0x11c>
 8000e0a:	4b23      	ldr	r3, [pc, #140]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e0c:	889a      	ldrh	r2, [r3, #4]
 8000e0e:	4b26      	ldr	r3, [pc, #152]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e10:	889b      	ldrh	r3, [r3, #4]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d112      	bne.n	8000e3c <setPasswordProcess2Next+0x11c>
 8000e16:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e18:	88da      	ldrh	r2, [r3, #6]
 8000e1a:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e1c:	88db      	ldrh	r3, [r3, #6]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d10c      	bne.n	8000e3c <setPasswordProcess2Next+0x11c>
 8000e22:	4b1d      	ldr	r3, [pc, #116]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e24:	891a      	ldrh	r2, [r3, #8]
 8000e26:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e28:	891b      	ldrh	r3, [r3, #8]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d106      	bne.n	8000e3c <setPasswordProcess2Next+0x11c>
				setPasswordStep2=0;
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <setPasswordProcess2Next+0x18c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
				setProtectTypeProcess1();
 8000e34:	f000 f83e 	bl	8000eb4 <setProtectTypeProcess1>
			{
 8000e38:	bf00      	nop
}
 8000e3a:	e025      	b.n	8000e88 <setPasswordProcess2Next+0x168>
				setPasswordStep1=1;
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	; (8000eb0 <setPasswordProcess2Next+0x190>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]
							setPasswordStep2=0;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <setPasswordProcess2Next+0x18c>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
							password[0]=0;
 8000e48:	4b17      	ldr	r3, [pc, #92]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	801a      	strh	r2, [r3, #0]
								password[1]=0;
 8000e4e:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	805a      	strh	r2, [r3, #2]
								password[2]=0;
 8000e54:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	809a      	strh	r2, [r3, #4]
								password[3]=0;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	80da      	strh	r2, [r3, #6]
								password[4]=0;
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <setPasswordProcess2Next+0x188>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	811a      	strh	r2, [r3, #8]
								imputpassword[0]=0;
 8000e66:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	801a      	strh	r2, [r3, #0]
								imputpassword[1]=0;
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	805a      	strh	r2, [r3, #2]
								imputpassword[2]=0;
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	809a      	strh	r2, [r3, #4]
								imputpassword[3]=0;
 8000e78:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	80da      	strh	r2, [r3, #6]
								imputpassword[4]=0;
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <setPasswordProcess2Next+0x178>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	811a      	strh	r2, [r3, #8]
							setPasswordProcess1();
 8000e84:	f7ff fd7c 	bl	8000980 <setPasswordProcess1>
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20001062 	.word	0x20001062
 8000e94:	20000fc8 	.word	0x20000fc8
 8000e98:	20001080 	.word	0x20001080
 8000e9c:	20000018 	.word	0x20000018
 8000ea0:	20000148 	.word	0x20000148
 8000ea4:	20000020 	.word	0x20000020
 8000ea8:	20000f5c 	.word	0x20000f5c
 8000eac:	2000105c 	.word	0x2000105c
 8000eb0:	20000f68 	.word	0x20000f68

08000eb4 <setProtectTypeProcess1>:

void setProtectTypeProcess1()
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af02      	add	r7, sp, #8
	setProtectTypeStep1=1;
 8000eba:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <setProtectTypeProcess1+0x54>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	601a      	str	r2, [r3, #0]
	pointer=-1;
 8000ec0:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <setProtectTypeProcess1+0x58>)
 8000ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ec6:	801a      	strh	r2, [r3, #0]
	ssd1306_Fill(Black);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f001 f829 	bl	8001f20 <ssd1306_Fill>
			ssd1306_SetCursor(2,10);
 8000ece:	210a      	movs	r1, #10
 8000ed0:	2002      	movs	r0, #2
 8000ed2:	f001 f98b 	bl	80021ec <ssd1306_SetCursor>
			ssd1306_WriteString("Choose secure mode", Font_7x10, White);
 8000ed6:	4a0e      	ldr	r2, [pc, #56]	; (8000f10 <setProtectTypeProcess1+0x5c>)
 8000ed8:	2301      	movs	r3, #1
 8000eda:	ca06      	ldmia	r2, {r1, r2}
 8000edc:	480d      	ldr	r0, [pc, #52]	; (8000f14 <setProtectTypeProcess1+0x60>)
 8000ede:	f001 f95f 	bl	80021a0 <ssd1306_WriteString>
			ssd1306_Write_To_Bufer(56,30,16,8,upwd);
 8000ee2:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <setProtectTypeProcess1+0x64>)
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2308      	movs	r3, #8
 8000ee8:	2210      	movs	r2, #16
 8000eea:	211e      	movs	r1, #30
 8000eec:	2038      	movs	r0, #56	; 0x38
 8000eee:	f001 f995 	bl	800221c <ssd1306_Write_To_Bufer>
			ssd1306_Write_To_Bufer(56,50,16,8,downwd);
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	; (8000f1c <setProtectTypeProcess1+0x68>)
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2308      	movs	r3, #8
 8000ef8:	2210      	movs	r2, #16
 8000efa:	2132      	movs	r1, #50	; 0x32
 8000efc:	2038      	movs	r0, #56	; 0x38
 8000efe:	f001 f98d 	bl	800221c <ssd1306_Write_To_Bufer>
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000fb0 	.word	0x20000fb0
 8000f0c:	20000fc8 	.word	0x20000fc8
 8000f10:	20000148 	.word	0x20000148
 8000f14:	08009df8 	.word	0x08009df8
 8000f18:	20000028 	.word	0x20000028
 8000f1c:	20000038 	.word	0x20000038

08000f20 <setProtectTypeProcess1Next>:

void setProtectTypeProcess1Next(){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	ProtectType=pointer;
 8000f24:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <setProtectTypeProcess1Next+0x24>)
 8000f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <setProtectTypeProcess1Next+0x28>)
 8000f2e:	601a      	str	r2, [r3, #0]
	menuStatus=1;
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <setProtectTypeProcess1Next+0x2c>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	601a      	str	r2, [r3, #0]
	setProtectTypeStep1=0;
 8000f36:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <setProtectTypeProcess1Next+0x30>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
	initMenu();
 8000f3c:	f000 f8d6 	bl	80010ec <initMenu>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000fc8 	.word	0x20000fc8
 8000f48:	20001078 	.word	0x20001078
 8000f4c:	2000108c 	.word	0x2000108c
 8000f50:	20000fb0 	.word	0x20000fb0

08000f54 <setProtectTypeProcess1Up>:
void setProtectTypeProcess1Up(){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	pointer++;
 8000f58:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <setProtectTypeProcess1Up+0xb4>)
 8000f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	3301      	adds	r3, #1
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	b21a      	sxth	r2, r3
 8000f66:	4b28      	ldr	r3, [pc, #160]	; (8001008 <setProtectTypeProcess1Up+0xb4>)
 8000f68:	801a      	strh	r2, [r3, #0]
	if(pointer>3){
 8000f6a:	4b27      	ldr	r3, [pc, #156]	; (8001008 <setProtectTypeProcess1Up+0xb4>)
 8000f6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f70:	2b03      	cmp	r3, #3
 8000f72:	dd02      	ble.n	8000f7a <setProtectTypeProcess1Up+0x26>
		pointer=0;
 8000f74:	4b24      	ldr	r3, [pc, #144]	; (8001008 <setProtectTypeProcess1Up+0xb4>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	801a      	strh	r2, [r3, #0]

	}
	switch(pointer)
 8000f7a:	4b23      	ldr	r3, [pc, #140]	; (8001008 <setProtectTypeProcess1Up+0xb4>)
 8000f7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	d83f      	bhi.n	8001004 <setProtectTypeProcess1Up+0xb0>
 8000f84:	a201      	add	r2, pc, #4	; (adr r2, 8000f8c <setProtectTypeProcess1Up+0x38>)
 8000f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8a:	bf00      	nop
 8000f8c:	08000f9d 	.word	0x08000f9d
 8000f90:	08000fb7 	.word	0x08000fb7
 8000f94:	08000fd1 	.word	0x08000fd1
 8000f98:	08000feb 	.word	0x08000feb
			{
			case 0:
						ssd1306_SetCursor(10,39);
 8000f9c:	2127      	movs	r1, #39	; 0x27
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f001 f924 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("      none      ", Font_7x10, White);
 8000fa4:	4a19      	ldr	r2, [pc, #100]	; (800100c <setProtectTypeProcess1Up+0xb8>)
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	ca06      	ldmia	r2, {r1, r2}
 8000faa:	4819      	ldr	r0, [pc, #100]	; (8001010 <setProtectTypeProcess1Up+0xbc>)
 8000fac:	f001 f8f8 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 8000fb0:	f000 ffd8 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 8000fb4:	e026      	b.n	8001004 <setProtectTypeProcess1Up+0xb0>
			case 1:
						ssd1306_SetCursor(10,39);
 8000fb6:	2127      	movs	r1, #39	; 0x27
 8000fb8:	200a      	movs	r0, #10
 8000fba:	f001 f917 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("    password    ", Font_7x10, White);
 8000fbe:	4a13      	ldr	r2, [pc, #76]	; (800100c <setProtectTypeProcess1Up+0xb8>)
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	ca06      	ldmia	r2, {r1, r2}
 8000fc4:	4813      	ldr	r0, [pc, #76]	; (8001014 <setProtectTypeProcess1Up+0xc0>)
 8000fc6:	f001 f8eb 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 8000fca:	f000 ffcb 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 8000fce:	e019      	b.n	8001004 <setProtectTypeProcess1Up+0xb0>
			case 2:
						ssd1306_SetCursor(10,39);
 8000fd0:	2127      	movs	r1, #39	; 0x27
 8000fd2:	200a      	movs	r0, #10
 8000fd4:	f001 f90a 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("      PC ID     ", Font_7x10, White);
 8000fd8:	4a0c      	ldr	r2, [pc, #48]	; (800100c <setProtectTypeProcess1Up+0xb8>)
 8000fda:	2301      	movs	r3, #1
 8000fdc:	ca06      	ldmia	r2, {r1, r2}
 8000fde:	480e      	ldr	r0, [pc, #56]	; (8001018 <setProtectTypeProcess1Up+0xc4>)
 8000fe0:	f001 f8de 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 8000fe4:	f000 ffbe 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 8000fe8:	e00c      	b.n	8001004 <setProtectTypeProcess1Up+0xb0>
			case 3:
						ssd1306_SetCursor(10,39);
 8000fea:	2127      	movs	r1, #39	; 0x27
 8000fec:	200a      	movs	r0, #10
 8000fee:	f001 f8fd 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("PC ID + password", Font_7x10, White);
 8000ff2:	4a06      	ldr	r2, [pc, #24]	; (800100c <setProtectTypeProcess1Up+0xb8>)
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	ca06      	ldmia	r2, {r1, r2}
 8000ff8:	4808      	ldr	r0, [pc, #32]	; (800101c <setProtectTypeProcess1Up+0xc8>)
 8000ffa:	f001 f8d1 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 8000ffe:	f000 ffb1 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 8001002:	bf00      	nop

			}
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000fc8 	.word	0x20000fc8
 800100c:	20000148 	.word	0x20000148
 8001010:	08009e0c 	.word	0x08009e0c
 8001014:	08009e20 	.word	0x08009e20
 8001018:	08009e34 	.word	0x08009e34
 800101c:	08009e48 	.word	0x08009e48

08001020 <setProtectTypeProcess1Down>:
void setProtectTypeProcess1Down(){
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	pointer--;
 8001024:	4b2b      	ldr	r3, [pc, #172]	; (80010d4 <setProtectTypeProcess1Down+0xb4>)
 8001026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102a:	b29b      	uxth	r3, r3
 800102c:	3b01      	subs	r3, #1
 800102e:	b29b      	uxth	r3, r3
 8001030:	b21a      	sxth	r2, r3
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <setProtectTypeProcess1Down+0xb4>)
 8001034:	801a      	strh	r2, [r3, #0]
	if(pointer<0){
 8001036:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <setProtectTypeProcess1Down+0xb4>)
 8001038:	f9b3 3000 	ldrsh.w	r3, [r3]
 800103c:	2b00      	cmp	r3, #0
 800103e:	da02      	bge.n	8001046 <setProtectTypeProcess1Down+0x26>
		pointer=3;
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <setProtectTypeProcess1Down+0xb4>)
 8001042:	2203      	movs	r2, #3
 8001044:	801a      	strh	r2, [r3, #0]
	}
	switch(pointer)
 8001046:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <setProtectTypeProcess1Down+0xb4>)
 8001048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800104c:	2b03      	cmp	r3, #3
 800104e:	d83f      	bhi.n	80010d0 <setProtectTypeProcess1Down+0xb0>
 8001050:	a201      	add	r2, pc, #4	; (adr r2, 8001058 <setProtectTypeProcess1Down+0x38>)
 8001052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001056:	bf00      	nop
 8001058:	08001069 	.word	0x08001069
 800105c:	08001083 	.word	0x08001083
 8001060:	0800109d 	.word	0x0800109d
 8001064:	080010b7 	.word	0x080010b7
			{
			case 0:
						ssd1306_SetCursor(10,39);
 8001068:	2127      	movs	r1, #39	; 0x27
 800106a:	200a      	movs	r0, #10
 800106c:	f001 f8be 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("      none      ", Font_7x10, White);
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <setProtectTypeProcess1Down+0xb8>)
 8001072:	2301      	movs	r3, #1
 8001074:	ca06      	ldmia	r2, {r1, r2}
 8001076:	4819      	ldr	r0, [pc, #100]	; (80010dc <setProtectTypeProcess1Down+0xbc>)
 8001078:	f001 f892 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 800107c:	f000 ff72 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 8001080:	e026      	b.n	80010d0 <setProtectTypeProcess1Down+0xb0>
			case 1:
						ssd1306_SetCursor(10,39);
 8001082:	2127      	movs	r1, #39	; 0x27
 8001084:	200a      	movs	r0, #10
 8001086:	f001 f8b1 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("    password    ", Font_7x10, White);
 800108a:	4a13      	ldr	r2, [pc, #76]	; (80010d8 <setProtectTypeProcess1Down+0xb8>)
 800108c:	2301      	movs	r3, #1
 800108e:	ca06      	ldmia	r2, {r1, r2}
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <setProtectTypeProcess1Down+0xc0>)
 8001092:	f001 f885 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 8001096:	f000 ff65 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 800109a:	e019      	b.n	80010d0 <setProtectTypeProcess1Down+0xb0>
			case 2:
						ssd1306_SetCursor(10,39);
 800109c:	2127      	movs	r1, #39	; 0x27
 800109e:	200a      	movs	r0, #10
 80010a0:	f001 f8a4 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("      PC ID     ", Font_7x10, White);
 80010a4:	4a0c      	ldr	r2, [pc, #48]	; (80010d8 <setProtectTypeProcess1Down+0xb8>)
 80010a6:	2301      	movs	r3, #1
 80010a8:	ca06      	ldmia	r2, {r1, r2}
 80010aa:	480e      	ldr	r0, [pc, #56]	; (80010e4 <setProtectTypeProcess1Down+0xc4>)
 80010ac:	f001 f878 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 80010b0:	f000 ff58 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 80010b4:	e00c      	b.n	80010d0 <setProtectTypeProcess1Down+0xb0>
			case 3:
						ssd1306_SetCursor(10,39);
 80010b6:	2127      	movs	r1, #39	; 0x27
 80010b8:	200a      	movs	r0, #10
 80010ba:	f001 f897 	bl	80021ec <ssd1306_SetCursor>
						ssd1306_WriteString("PC ID + password", Font_7x10, White);
 80010be:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <setProtectTypeProcess1Down+0xb8>)
 80010c0:	2301      	movs	r3, #1
 80010c2:	ca06      	ldmia	r2, {r1, r2}
 80010c4:	4808      	ldr	r0, [pc, #32]	; (80010e8 <setProtectTypeProcess1Down+0xc8>)
 80010c6:	f001 f86b 	bl	80021a0 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 80010ca:	f000 ff4b 	bl	8001f64 <ssd1306_UpdateScreen>
						break;
 80010ce:	bf00      	nop

			}
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000fc8 	.word	0x20000fc8
 80010d8:	20000148 	.word	0x20000148
 80010dc:	08009e0c 	.word	0x08009e0c
 80010e0:	08009e20 	.word	0x08009e20
 80010e4:	08009e34 	.word	0x08009e34
 80010e8:	08009e48 	.word	0x08009e48

080010ec <initMenu>:
	menu.blocks=buf;
	updateScreen();
}

void initMenu()
{
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b094      	sub	sp, #80	; 0x50
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	466b      	mov	r3, sp
 80010f4:	461d      	mov	r5, r3
	 menu.pointer=-1;
 80010f6:	4b32      	ldr	r3, [pc, #200]	; (80011c0 <initMenu+0xd4>)
 80010f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010fc:	801a      	strh	r2, [r3, #0]
	 accauntBlock blocks [sconstants.blockscount+1];
 80010fe:	4b31      	ldr	r3, [pc, #196]	; (80011c4 <initMenu+0xd8>)
 8001100:	885b      	ldrh	r3, [r3, #2]
 8001102:	1c58      	adds	r0, r3, #1
 8001104:	1e43      	subs	r3, r0, #1
 8001106:	64bb      	str	r3, [r7, #72]	; 0x48
 8001108:	4603      	mov	r3, r0
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	f04f 0400 	mov.w	r4, #0
 8001118:	02d4      	lsls	r4, r2, #11
 800111a:	ea44 5451 	orr.w	r4, r4, r1, lsr #21
 800111e:	02cb      	lsls	r3, r1, #11
 8001120:	4603      	mov	r3, r0
 8001122:	4619      	mov	r1, r3
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	f04f 0400 	mov.w	r4, #0
 8001130:	02d4      	lsls	r4, r2, #11
 8001132:	ea44 5451 	orr.w	r4, r4, r1, lsr #21
 8001136:	02cb      	lsls	r3, r1, #11
 8001138:	4603      	mov	r3, r0
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	3303      	adds	r3, #3
 800113e:	3307      	adds	r3, #7
 8001140:	08db      	lsrs	r3, r3, #3
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	ebad 0d03 	sub.w	sp, sp, r3
 8001148:	466b      	mov	r3, sp
 800114a:	3303      	adds	r3, #3
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	647b      	str	r3, [r7, #68]	; 0x44
	 for(uint16_t i=0;i<sconstants.blockscount;i++)
 8001152:	2300      	movs	r3, #0
 8001154:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001158:	e022      	b.n	80011a0 <initMenu+0xb4>
	 {
		 char buf[64]="";
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	223c      	movs	r2, #60	; 0x3c
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f008 fce3 	bl	8009b32 <memset>
		 readFromEeprom(startaddressfordata+64*i, buf,64);
 800116c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001170:	019a      	lsls	r2, r3, #6
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <initMenu+0xdc>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	1d39      	adds	r1, r7, #4
 800117a:	2240      	movs	r2, #64	; 0x40
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fa75 	bl	800166c <readFromEeprom>
		 stringToStruct(&buf, &blocks[i]);
 8001182:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800118a:	441a      	add	r2, r3
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	4611      	mov	r1, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f000 fa0f 	bl	80015b4 <stringToStruct>
	 for(uint16_t i=0;i<sconstants.blockscount;i++)
 8001196:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800119a:	3301      	adds	r3, #1
 800119c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80011a0:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <initMenu+0xd8>)
 80011a2:	885b      	ldrh	r3, [r3, #2]
 80011a4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3d6      	bcc.n	800115a <initMenu+0x6e>
	 }
	 menu.blocks=blocks;
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <initMenu+0xd4>)
 80011ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011b0:	6053      	str	r3, [r2, #4]
	 updateScreen();
 80011b2:	f000 f80b 	bl	80011cc <updateScreen>
 80011b6:	46ad      	mov	sp, r5
}
 80011b8:	bf00      	nop
 80011ba:	3750      	adds	r7, #80	; 0x50
 80011bc:	46bd      	mov	sp, r7
 80011be:	bdb0      	pop	{r4, r5, r7, pc}
 80011c0:	20000f74 	.word	0x20000f74
 80011c4:	2000106c 	.word	0x2000106c
 80011c8:	20000004 	.word	0x20000004

080011cc <updateScreen>:
//settingsMenu;menu.pointer
void updateScreen()
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af02      	add	r7, sp, #8
	if(menu.pointer<-1)
 80011d2:	4b24      	ldr	r3, [pc, #144]	; (8001264 <updateScreen+0x98>)
 80011d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011dc:	da09      	bge.n	80011f2 <updateScreen+0x26>
	{
		menu.pointer++;
 80011de:	4b21      	ldr	r3, [pc, #132]	; (8001264 <updateScreen+0x98>)
 80011e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	3301      	adds	r3, #1
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <updateScreen+0x98>)
 80011ee:	801a      	strh	r2, [r3, #0]
		ssd1306_Fill(Black);
		ssd1306_SetCursor(40,20);
		ssd1306_Write_To_Bufer(48,24,32,32,gear);
		ssd1306_UpdateScreen();
	}
}
 80011f0:	e034      	b.n	800125c <updateScreen+0x90>
	else if(menu.pointer>sconstants.blockscount-1)
 80011f2:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <updateScreen+0x98>)
 80011f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <updateScreen+0x9c>)
 80011fc:	885b      	ldrh	r3, [r3, #2]
 80011fe:	3b01      	subs	r3, #1
 8001200:	429a      	cmp	r2, r3
 8001202:	dd09      	ble.n	8001218 <updateScreen+0x4c>
		menu.pointer--;
 8001204:	4b17      	ldr	r3, [pc, #92]	; (8001264 <updateScreen+0x98>)
 8001206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120a:	b29b      	uxth	r3, r3
 800120c:	3b01      	subs	r3, #1
 800120e:	b29b      	uxth	r3, r3
 8001210:	b21a      	sxth	r2, r3
 8001212:	4b14      	ldr	r3, [pc, #80]	; (8001264 <updateScreen+0x98>)
 8001214:	801a      	strh	r2, [r3, #0]
}
 8001216:	e021      	b.n	800125c <updateScreen+0x90>
	else if(menu.pointer!=-1)
 8001218:	4b12      	ldr	r3, [pc, #72]	; (8001264 <updateScreen+0x98>)
 800121a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800121e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001222:	d00a      	beq.n	800123a <updateScreen+0x6e>
		visualizeStruct(&menu.blocks[menu.pointer]);
 8001224:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <updateScreen+0x98>)
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <updateScreen+0x98>)
 800122a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	4413      	add	r3, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f9e8 	bl	8001608 <visualizeStruct>
}
 8001238:	e010      	b.n	800125c <updateScreen+0x90>
		ssd1306_Fill(Black);
 800123a:	2000      	movs	r0, #0
 800123c:	f000 fe70 	bl	8001f20 <ssd1306_Fill>
		ssd1306_SetCursor(40,20);
 8001240:	2114      	movs	r1, #20
 8001242:	2028      	movs	r0, #40	; 0x28
 8001244:	f000 ffd2 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_Write_To_Bufer(48,24,32,32,gear);
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <updateScreen+0xa0>)
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2320      	movs	r3, #32
 800124e:	2220      	movs	r2, #32
 8001250:	2118      	movs	r1, #24
 8001252:	2030      	movs	r0, #48	; 0x30
 8001254:	f000 ffe2 	bl	800221c <ssd1306_Write_To_Bufer>
		ssd1306_UpdateScreen();
 8001258:	f000 fe84 	bl	8001f64 <ssd1306_UpdateScreen>
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000f74 	.word	0x20000f74
 8001268:	2000106c 	.word	0x2000106c
 800126c:	200000c8 	.word	0x200000c8

08001270 <chooseMainMenu>:

void chooseMainMenu()
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	if(menu.pointer==-1)
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <chooseMainMenu+0x20>)
 8001276:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800127e:	d104      	bne.n	800128a <chooseMainMenu+0x1a>
	{
		menuStatus=0;
 8001280:	4b04      	ldr	r3, [pc, #16]	; (8001294 <chooseMainMenu+0x24>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
		settingsMenu();
 8001286:	f000 f807 	bl	8001298 <settingsMenu>
	}
	else
	{

	}
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000f74 	.word	0x20000f74
 8001294:	2000108c 	.word	0x2000108c

08001298 <settingsMenu>:

void settingsMenu()
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af02      	add	r7, sp, #8
	settingsMenuStatus=1;
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <settingsMenu+0x54>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	601a      	str	r2, [r3, #0]
	pointer=-1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <settingsMenu+0x58>)
 80012a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012aa:	801a      	strh	r2, [r3, #0]
		ssd1306_Fill(Black);
 80012ac:	2000      	movs	r0, #0
 80012ae:	f000 fe37 	bl	8001f20 <ssd1306_Fill>
				ssd1306_SetCursor(60,5);
 80012b2:	2105      	movs	r1, #5
 80012b4:	203c      	movs	r0, #60	; 0x3c
 80012b6:	f000 ff99 	bl	80021ec <ssd1306_SetCursor>
				ssd1306_WriteString("Settings", Font_7x10, White);
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <settingsMenu+0x5c>)
 80012bc:	2301      	movs	r3, #1
 80012be:	ca06      	ldmia	r2, {r1, r2}
 80012c0:	480d      	ldr	r0, [pc, #52]	; (80012f8 <settingsMenu+0x60>)
 80012c2:	f000 ff6d 	bl	80021a0 <ssd1306_WriteString>
				ssd1306_Write_To_Bufer(56,20,16,8,upwd);
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <settingsMenu+0x64>)
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2308      	movs	r3, #8
 80012cc:	2210      	movs	r2, #16
 80012ce:	2114      	movs	r1, #20
 80012d0:	2038      	movs	r0, #56	; 0x38
 80012d2:	f000 ffa3 	bl	800221c <ssd1306_Write_To_Bufer>
				ssd1306_Write_To_Bufer(56,40,16,8,downwd);
 80012d6:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <settingsMenu+0x68>)
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	2308      	movs	r3, #8
 80012dc:	2210      	movs	r2, #16
 80012de:	2128      	movs	r1, #40	; 0x28
 80012e0:	2038      	movs	r0, #56	; 0x38
 80012e2:	f000 ff9b 	bl	800221c <ssd1306_Write_To_Bufer>
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20001068 	.word	0x20001068
 80012f0:	20000fc8 	.word	0x20000fc8
 80012f4:	20000148 	.word	0x20000148
 80012f8:	08009e68 	.word	0x08009e68
 80012fc:	20000028 	.word	0x20000028
 8001300:	20000038 	.word	0x20000038

08001304 <settingsMenuUp>:

void settingsMenuUp()
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	pointer++;
 8001308:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <settingsMenuUp+0xb4>)
 800130a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130e:	b29b      	uxth	r3, r3
 8001310:	3301      	adds	r3, #1
 8001312:	b29b      	uxth	r3, r3
 8001314:	b21a      	sxth	r2, r3
 8001316:	4b28      	ldr	r3, [pc, #160]	; (80013b8 <settingsMenuUp+0xb4>)
 8001318:	801a      	strh	r2, [r3, #0]
		if(pointer>3){
 800131a:	4b27      	ldr	r3, [pc, #156]	; (80013b8 <settingsMenuUp+0xb4>)
 800131c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001320:	2b03      	cmp	r3, #3
 8001322:	dd02      	ble.n	800132a <settingsMenuUp+0x26>
			pointer=0;
 8001324:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <settingsMenuUp+0xb4>)
 8001326:	2200      	movs	r2, #0
 8001328:	801a      	strh	r2, [r3, #0]

		}
		switch(pointer)
 800132a:	4b23      	ldr	r3, [pc, #140]	; (80013b8 <settingsMenuUp+0xb4>)
 800132c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001330:	2b03      	cmp	r3, #3
 8001332:	d83f      	bhi.n	80013b4 <settingsMenuUp+0xb0>
 8001334:	a201      	add	r2, pc, #4	; (adr r2, 800133c <settingsMenuUp+0x38>)
 8001336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133a:	bf00      	nop
 800133c:	0800134d 	.word	0x0800134d
 8001340:	08001367 	.word	0x08001367
 8001344:	08001381 	.word	0x08001381
 8001348:	0800139b 	.word	0x0800139b
				{
				case 0:
							ssd1306_SetCursor(10,29);
 800134c:	211d      	movs	r1, #29
 800134e:	200a      	movs	r0, #10
 8001350:	f000 ff4c 	bl	80021ec <ssd1306_SetCursor>
							ssd1306_WriteString("Change password ", Font_7x10, White);
 8001354:	4a19      	ldr	r2, [pc, #100]	; (80013bc <settingsMenuUp+0xb8>)
 8001356:	2301      	movs	r3, #1
 8001358:	ca06      	ldmia	r2, {r1, r2}
 800135a:	4819      	ldr	r0, [pc, #100]	; (80013c0 <settingsMenuUp+0xbc>)
 800135c:	f000 ff20 	bl	80021a0 <ssd1306_WriteString>
							ssd1306_UpdateScreen();
 8001360:	f000 fe00 	bl	8001f64 <ssd1306_UpdateScreen>
							break;
 8001364:	e026      	b.n	80013b4 <settingsMenuUp+0xb0>
				case 1:
							ssd1306_SetCursor(10,29);
 8001366:	211d      	movs	r1, #29
 8001368:	200a      	movs	r0, #10
 800136a:	f000 ff3f 	bl	80021ec <ssd1306_SetCursor>
							ssd1306_WriteString("  Reset device  ", Font_7x10, White);
 800136e:	4a13      	ldr	r2, [pc, #76]	; (80013bc <settingsMenuUp+0xb8>)
 8001370:	2301      	movs	r3, #1
 8001372:	ca06      	ldmia	r2, {r1, r2}
 8001374:	4813      	ldr	r0, [pc, #76]	; (80013c4 <settingsMenuUp+0xc0>)
 8001376:	f000 ff13 	bl	80021a0 <ssd1306_WriteString>
							ssd1306_UpdateScreen();
 800137a:	f000 fdf3 	bl	8001f64 <ssd1306_UpdateScreen>
							break;
 800137e:	e019      	b.n	80013b4 <settingsMenuUp+0xb0>
				case 2:
							ssd1306_SetCursor(10,29);
 8001380:	211d      	movs	r1, #29
 8001382:	200a      	movs	r0, #10
 8001384:	f000 ff32 	bl	80021ec <ssd1306_SetCursor>
							ssd1306_WriteString("  Export mode   ", Font_7x10, White);
 8001388:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <settingsMenuUp+0xb8>)
 800138a:	2301      	movs	r3, #1
 800138c:	ca06      	ldmia	r2, {r1, r2}
 800138e:	480e      	ldr	r0, [pc, #56]	; (80013c8 <settingsMenuUp+0xc4>)
 8001390:	f000 ff06 	bl	80021a0 <ssd1306_WriteString>
							ssd1306_UpdateScreen();
 8001394:	f000 fde6 	bl	8001f64 <ssd1306_UpdateScreen>
							break;
 8001398:	e00c      	b.n	80013b4 <settingsMenuUp+0xb0>
				case 3:
							ssd1306_SetCursor(10,29);
 800139a:	211d      	movs	r1, #29
 800139c:	200a      	movs	r0, #10
 800139e:	f000 ff25 	bl	80021ec <ssd1306_SetCursor>
							ssd1306_WriteString("      Back        ", Font_7x10, White);
 80013a2:	4a06      	ldr	r2, [pc, #24]	; (80013bc <settingsMenuUp+0xb8>)
 80013a4:	2301      	movs	r3, #1
 80013a6:	ca06      	ldmia	r2, {r1, r2}
 80013a8:	4808      	ldr	r0, [pc, #32]	; (80013cc <settingsMenuUp+0xc8>)
 80013aa:	f000 fef9 	bl	80021a0 <ssd1306_WriteString>
							ssd1306_UpdateScreen();
 80013ae:	f000 fdd9 	bl	8001f64 <ssd1306_UpdateScreen>
							break;
 80013b2:	bf00      	nop

				}

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000fc8 	.word	0x20000fc8
 80013bc:	20000148 	.word	0x20000148
 80013c0:	08009e74 	.word	0x08009e74
 80013c4:	08009e88 	.word	0x08009e88
 80013c8:	08009e9c 	.word	0x08009e9c
 80013cc:	08009eb0 	.word	0x08009eb0

080013d0 <settingsMenuDown>:

void settingsMenuDown()
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	pointer--;
 80013d4:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <settingsMenuDown+0xb4>)
 80013d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	3b01      	subs	r3, #1
 80013de:	b29b      	uxth	r3, r3
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	4b28      	ldr	r3, [pc, #160]	; (8001484 <settingsMenuDown+0xb4>)
 80013e4:	801a      	strh	r2, [r3, #0]
		if(pointer>3){
 80013e6:	4b27      	ldr	r3, [pc, #156]	; (8001484 <settingsMenuDown+0xb4>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	2b03      	cmp	r3, #3
 80013ee:	dd02      	ble.n	80013f6 <settingsMenuDown+0x26>
			pointer=0;
 80013f0:	4b24      	ldr	r3, [pc, #144]	; (8001484 <settingsMenuDown+0xb4>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	801a      	strh	r2, [r3, #0]

		}
		switch(pointer)
 80013f6:	4b23      	ldr	r3, [pc, #140]	; (8001484 <settingsMenuDown+0xb4>)
 80013f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fc:	2b03      	cmp	r3, #3
 80013fe:	d83f      	bhi.n	8001480 <settingsMenuDown+0xb0>
 8001400:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <settingsMenuDown+0x38>)
 8001402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001406:	bf00      	nop
 8001408:	08001419 	.word	0x08001419
 800140c:	08001433 	.word	0x08001433
 8001410:	0800144d 	.word	0x0800144d
 8001414:	08001467 	.word	0x08001467
		{
						case 0:
									ssd1306_SetCursor(10,29);
 8001418:	211d      	movs	r1, #29
 800141a:	200a      	movs	r0, #10
 800141c:	f000 fee6 	bl	80021ec <ssd1306_SetCursor>
									ssd1306_WriteString("Change password ", Font_7x10, White);
 8001420:	4a19      	ldr	r2, [pc, #100]	; (8001488 <settingsMenuDown+0xb8>)
 8001422:	2301      	movs	r3, #1
 8001424:	ca06      	ldmia	r2, {r1, r2}
 8001426:	4819      	ldr	r0, [pc, #100]	; (800148c <settingsMenuDown+0xbc>)
 8001428:	f000 feba 	bl	80021a0 <ssd1306_WriteString>
									ssd1306_UpdateScreen();
 800142c:	f000 fd9a 	bl	8001f64 <ssd1306_UpdateScreen>
									break;
 8001430:	e026      	b.n	8001480 <settingsMenuDown+0xb0>
						case 1:
									ssd1306_SetCursor(10,29);
 8001432:	211d      	movs	r1, #29
 8001434:	200a      	movs	r0, #10
 8001436:	f000 fed9 	bl	80021ec <ssd1306_SetCursor>
									ssd1306_WriteString("  Reset device  ", Font_7x10, White);
 800143a:	4a13      	ldr	r2, [pc, #76]	; (8001488 <settingsMenuDown+0xb8>)
 800143c:	2301      	movs	r3, #1
 800143e:	ca06      	ldmia	r2, {r1, r2}
 8001440:	4813      	ldr	r0, [pc, #76]	; (8001490 <settingsMenuDown+0xc0>)
 8001442:	f000 fead 	bl	80021a0 <ssd1306_WriteString>
									ssd1306_UpdateScreen();
 8001446:	f000 fd8d 	bl	8001f64 <ssd1306_UpdateScreen>
									break;
 800144a:	e019      	b.n	8001480 <settingsMenuDown+0xb0>
						case 2:
									ssd1306_SetCursor(10,29);
 800144c:	211d      	movs	r1, #29
 800144e:	200a      	movs	r0, #10
 8001450:	f000 fecc 	bl	80021ec <ssd1306_SetCursor>
									ssd1306_WriteString("  Export mode   ", Font_7x10, White);
 8001454:	4a0c      	ldr	r2, [pc, #48]	; (8001488 <settingsMenuDown+0xb8>)
 8001456:	2301      	movs	r3, #1
 8001458:	ca06      	ldmia	r2, {r1, r2}
 800145a:	480e      	ldr	r0, [pc, #56]	; (8001494 <settingsMenuDown+0xc4>)
 800145c:	f000 fea0 	bl	80021a0 <ssd1306_WriteString>
									ssd1306_UpdateScreen();
 8001460:	f000 fd80 	bl	8001f64 <ssd1306_UpdateScreen>
									break;
 8001464:	e00c      	b.n	8001480 <settingsMenuDown+0xb0>
						case 3:
									ssd1306_SetCursor(10,29);
 8001466:	211d      	movs	r1, #29
 8001468:	200a      	movs	r0, #10
 800146a:	f000 febf 	bl	80021ec <ssd1306_SetCursor>
									ssd1306_WriteString("      Back      ", Font_7x10, White);
 800146e:	4a06      	ldr	r2, [pc, #24]	; (8001488 <settingsMenuDown+0xb8>)
 8001470:	2301      	movs	r3, #1
 8001472:	ca06      	ldmia	r2, {r1, r2}
 8001474:	4808      	ldr	r0, [pc, #32]	; (8001498 <settingsMenuDown+0xc8>)
 8001476:	f000 fe93 	bl	80021a0 <ssd1306_WriteString>
									ssd1306_UpdateScreen();
 800147a:	f000 fd73 	bl	8001f64 <ssd1306_UpdateScreen>
									break;
 800147e:	bf00      	nop


						}

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000fc8 	.word	0x20000fc8
 8001488:	20000148 	.word	0x20000148
 800148c:	08009e74 	.word	0x08009e74
 8001490:	08009e88 	.word	0x08009e88
 8001494:	08009e9c 	.word	0x08009e9c
 8001498:	08009ec4 	.word	0x08009ec4

0800149c <settingsMenuSelect>:

void settingsMenuSelect()
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	switch(pointer)
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <settingsMenuSelect+0x4c>)
 80014a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d81c      	bhi.n	80014e4 <settingsMenuSelect+0x48>
 80014aa:	a201      	add	r2, pc, #4	; (adr r2, 80014b0 <settingsMenuSelect+0x14>)
 80014ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b0:	080014c1 	.word	0x080014c1
 80014b4:	080014c7 	.word	0x080014c7
 80014b8:	080014cd 	.word	0x080014cd
 80014bc:	080014d3 	.word	0x080014d3
			{
							case 0:
								passwordChangeMenu();
 80014c0:	f000 f838 	bl	8001534 <passwordChangeMenu>
										break;
 80014c4:	e00e      	b.n	80014e4 <settingsMenuSelect+0x48>
							case 1:
								resetDeviceMenu();
 80014c6:	f000 f815 	bl	80014f4 <resetDeviceMenu>
										break;
 80014ca:	e00b      	b.n	80014e4 <settingsMenuSelect+0x48>
							case 2:
								 exportModeMenu();
 80014cc:	f000 f852 	bl	8001574 <exportModeMenu>
										break;
 80014d0:	e008      	b.n	80014e4 <settingsMenuSelect+0x48>
							case 3:
								settingsMenuStatus=0;
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <settingsMenuSelect+0x50>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
							    menuStatus=1;
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <settingsMenuSelect+0x54>)
 80014da:	2201      	movs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]
							    updateScreen();
 80014de:	f7ff fe75 	bl	80011cc <updateScreen>
										break;
 80014e2:	bf00      	nop

	}

}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000fc8 	.word	0x20000fc8
 80014ec:	20001068 	.word	0x20001068
 80014f0:	2000108c 	.word	0x2000108c

080014f4 <resetDeviceMenu>:

void resetDeviceMenu()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	settingsMenuStatus=0;
 80014f8:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <resetDeviceMenu+0x30>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
	menuStatus=1;
 80014fe:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <resetDeviceMenu+0x34>)
 8001500:	2201      	movs	r2, #1
 8001502:	601a      	str	r2, [r3, #0]
		ssd1306_Fill(Black);
 8001504:	2000      	movs	r0, #0
 8001506:	f000 fd0b 	bl	8001f20 <ssd1306_Fill>
		ssd1306_SetCursor(60,5);
 800150a:	2105      	movs	r1, #5
 800150c:	203c      	movs	r0, #60	; 0x3c
 800150e:	f000 fe6d 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteString("Reset device", Font_7x10, White);
 8001512:	4a06      	ldr	r2, [pc, #24]	; (800152c <resetDeviceMenu+0x38>)
 8001514:	2301      	movs	r3, #1
 8001516:	ca06      	ldmia	r2, {r1, r2}
 8001518:	4805      	ldr	r0, [pc, #20]	; (8001530 <resetDeviceMenu+0x3c>)
 800151a:	f000 fe41 	bl	80021a0 <ssd1306_WriteString>


}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20001068 	.word	0x20001068
 8001528:	2000108c 	.word	0x2000108c
 800152c:	20000148 	.word	0x20000148
 8001530:	08009ed8 	.word	0x08009ed8

08001534 <passwordChangeMenu>:

void passwordChangeMenu()
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	settingsMenuStatus=0;
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <passwordChangeMenu+0x30>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
	menuStatus=1;
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <passwordChangeMenu+0x34>)
 8001540:	2201      	movs	r2, #1
 8001542:	601a      	str	r2, [r3, #0]
		ssd1306_Fill(Black);
 8001544:	2000      	movs	r0, #0
 8001546:	f000 fceb 	bl	8001f20 <ssd1306_Fill>
		ssd1306_SetCursor(60,5);
 800154a:	2105      	movs	r1, #5
 800154c:	203c      	movs	r0, #60	; 0x3c
 800154e:	f000 fe4d 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteString("Password change", Font_7x10, White);
 8001552:	4a06      	ldr	r2, [pc, #24]	; (800156c <passwordChangeMenu+0x38>)
 8001554:	2301      	movs	r3, #1
 8001556:	ca06      	ldmia	r2, {r1, r2}
 8001558:	4805      	ldr	r0, [pc, #20]	; (8001570 <passwordChangeMenu+0x3c>)
 800155a:	f000 fe21 	bl	80021a0 <ssd1306_WriteString>

}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20001068 	.word	0x20001068
 8001568:	2000108c 	.word	0x2000108c
 800156c:	20000148 	.word	0x20000148
 8001570:	08009ee8 	.word	0x08009ee8

08001574 <exportModeMenu>:

void exportModeMenu()
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	settingsMenuStatus=0;
 8001578:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <exportModeMenu+0x30>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
	menuStatus=1;
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <exportModeMenu+0x34>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]
		ssd1306_Fill(Black);
 8001584:	2000      	movs	r0, #0
 8001586:	f000 fccb 	bl	8001f20 <ssd1306_Fill>
		ssd1306_SetCursor(60,5);
 800158a:	2105      	movs	r1, #5
 800158c:	203c      	movs	r0, #60	; 0x3c
 800158e:	f000 fe2d 	bl	80021ec <ssd1306_SetCursor>
		ssd1306_WriteString("Export mode", Font_7x10, White);
 8001592:	4a06      	ldr	r2, [pc, #24]	; (80015ac <exportModeMenu+0x38>)
 8001594:	2301      	movs	r3, #1
 8001596:	ca06      	ldmia	r2, {r1, r2}
 8001598:	4805      	ldr	r0, [pc, #20]	; (80015b0 <exportModeMenu+0x3c>)
 800159a:	f000 fe01 	bl	80021a0 <ssd1306_WriteString>

}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20001068 	.word	0x20001068
 80015a8:	2000108c 	.word	0x2000108c
 80015ac:	20000148 	.word	0x20000148
 80015b0:	08009ef8 	.word	0x08009ef8

080015b4 <stringToStruct>:



void stringToStruct(char* inn, accauntBlock* out)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
 memcpy( out->login, &inn[0],sizeof(out->login));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	2240      	movs	r2, #64	; 0x40
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f008 faa9 	bl	8009b1c <memcpy>
 memcpy( out->password, &inn[16], sizeof(out->password));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	f103 0040 	add.w	r0, r3, #64	; 0x40
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3310      	adds	r3, #16
 80015d4:	2240      	movs	r2, #64	; 0x40
 80015d6:	4619      	mov	r1, r3
 80015d8:	f008 faa0 	bl	8009b1c <memcpy>
 memcpy( out->url, &inn[32], sizeof(out->url));
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	f103 0080 	add.w	r0, r3, #128	; 0x80
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	3320      	adds	r3, #32
 80015e6:	2240      	movs	r2, #64	; 0x40
 80015e8:	4619      	mov	r1, r3
 80015ea:	f008 fa97 	bl	8009b1c <memcpy>
 memcpy( out->number, &inn[48], sizeof(out->number));
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3330      	adds	r3, #48	; 0x30
 80015f8:	2240      	movs	r2, #64	; 0x40
 80015fa:	4619      	mov	r1, r3
 80015fc:	f008 fa8e 	bl	8009b1c <memcpy>
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <visualizeStruct>:
 	memcpy( &out[32],inn->url, sizeof(inn->url));
 	memcpy( &out[48],inn->number, sizeof(inn->number));
}

void visualizeStruct(accauntBlock* inn)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(Black);
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fc85 	bl	8001f20 <ssd1306_Fill>
	ssd1306_SetCursor(40,20);
 8001616:	2114      	movs	r1, #20
 8001618:	2028      	movs	r0, #40	; 0x28
 800161a:	f000 fde7 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString(inn->url, Font_7x10, White);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f103 0080 	add.w	r0, r3, #128	; 0x80
 8001624:	4a10      	ldr	r2, [pc, #64]	; (8001668 <visualizeStruct+0x60>)
 8001626:	2301      	movs	r3, #1
 8001628:	ca06      	ldmia	r2, {r1, r2}
 800162a:	f000 fdb9 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(40,30);
 800162e:	211e      	movs	r1, #30
 8001630:	2028      	movs	r0, #40	; 0x28
 8001632:	f000 fddb 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString(inn->login, Font_7x10, White);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <visualizeStruct+0x60>)
 800163a:	2301      	movs	r3, #1
 800163c:	ca06      	ldmia	r2, {r1, r2}
 800163e:	f000 fdaf 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_SetCursor(40,40);
 8001642:	2128      	movs	r1, #40	; 0x28
 8001644:	2028      	movs	r0, #40	; 0x28
 8001646:	f000 fdd1 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString(inn->password, Font_7x10, White);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8001650:	4a05      	ldr	r2, [pc, #20]	; (8001668 <visualizeStruct+0x60>)
 8001652:	2301      	movs	r3, #1
 8001654:	ca06      	ldmia	r2, {r1, r2}
 8001656:	f000 fda3 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800165a:	f000 fc83 	bl	8001f64 <ssd1306_UpdateScreen>
	//HAL_Delay(100);
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000148 	.word	0x20000148

0800166c <readFromEeprom>:
	//ssd1306_WriteString(data, Font_7x10, White);
	// HAL_Delay(100);
}

void readFromEeprom(uint16_t memoryAddres, uint8_t* data,uint16_t dataLength)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af04      	add	r7, sp, #16
 8001672:	4603      	mov	r3, r0
 8001674:	6039      	str	r1, [r7, #0]
 8001676:	80fb      	strh	r3, [r7, #6]
 8001678:	4613      	mov	r3, r2
 800167a:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef status;
	HAL_I2C_Mem_Read(&hi2c1, devAddr, memoryAddres, I2C_MEMADD_SIZE_16BIT,(uint8_t*)data, dataLength, HAL_MAX_DELAY);
 800167c:	4b16      	ldr	r3, [pc, #88]	; (80016d8 <readFromEeprom+0x6c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	b299      	uxth	r1, r3
 8001682:	88fa      	ldrh	r2, [r7, #6]
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	88bb      	ldrh	r3, [r7, #4]
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2310      	movs	r3, #16
 8001694:	4811      	ldr	r0, [pc, #68]	; (80016dc <readFromEeprom+0x70>)
 8001696:	f001 ff27 	bl	80034e8 <HAL_I2C_Mem_Read>
	status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,HAL_MAX_DELAY);
 800169a:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <readFromEeprom+0x6c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	b299      	uxth	r1, r3
 80016a0:	f04f 33ff 	mov.w	r3, #4294967295
 80016a4:	2201      	movs	r2, #1
 80016a6:	480d      	ldr	r0, [pc, #52]	; (80016dc <readFromEeprom+0x70>)
 80016a8:	f002 f944 	bl	8003934 <HAL_I2C_IsDeviceReady>
 80016ac:	4603      	mov	r3, r0
 80016ae:	73fb      	strb	r3, [r7, #15]
	while(status != HAL_OK)
 80016b0:	e00a      	b.n	80016c8 <readFromEeprom+0x5c>
	{
		status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,HAL_MAX_DELAY);
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <readFromEeprom+0x6c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b299      	uxth	r1, r3
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	2201      	movs	r2, #1
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <readFromEeprom+0x70>)
 80016c0:	f002 f938 	bl	8003934 <HAL_I2C_IsDeviceReady>
 80016c4:	4603      	mov	r3, r0
 80016c6:	73fb      	strb	r3, [r7, #15]
	while(status != HAL_OK)
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f1      	bne.n	80016b2 <readFromEeprom+0x46>
	}
	//ssd1306_SetCursor(0,20);
	//ssd1306_WriteString(data, Font_7x10, White);
   // HAL_Delay(100);

}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000000 	.word	0x20000000
 80016dc:	200010d4 	.word	0x200010d4

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	leftButtonStatus=0;
 80016e6:	4b23      	ldr	r3, [pc, #140]	; (8001774 <main+0x94>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
	rightButtonStatus=0;
 80016ec:	4b22      	ldr	r3, [pc, #136]	; (8001778 <main+0x98>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
	bothButtonStatus=0;
 80016f2:	4b22      	ldr	r3, [pc, #136]	; (800177c <main+0x9c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016f8:	f001 f8d4 	bl	80028a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016fc:	f000 f844 	bl	8001788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001700:	f000 f94c 	bl	800199c <MX_GPIO_Init>
  MX_CRYP_Init();
 8001704:	f000 f89a 	bl	800183c <MX_CRYP_Init>
  MX_HASH_Init();
 8001708:	f000 f8be 	bl	8001888 <MX_HASH_Init>
  MX_I2C1_Init();
 800170c:	f000 f8ce 	bl	80018ac <MX_I2C1_Init>
  MX_RNG_Init();
 8001710:	f000 f8fa 	bl	8001908 <MX_RNG_Init>
  MX_CRC_Init();
 8001714:	f000 f87e 	bl	8001814 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001718:	f007 fcc0 	bl	800909c <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 800171c:	f000 f908 	bl	8001930 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
   ssd1306_Init();
 8001720:	f000 fb92 	bl	8001e48 <ssd1306_Init>
   ssd1306_Fill(White);
 8001724:	2001      	movs	r0, #1
 8001726:	f000 fbfb 	bl	8001f20 <ssd1306_Fill>
   ssd1306_UpdateScreen();
 800172a:	f000 fc1b 	bl	8001f64 <ssd1306_UpdateScreen>
   ssd1306_Fill(Black);
 800172e:	2000      	movs	r0, #0
 8001730:	f000 fbf6 	bl	8001f20 <ssd1306_Fill>
   ssd1306_Write_To_Bufer(10,10,8,16,rt);
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <main+0xa0>)
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2310      	movs	r3, #16
 800173a:	2208      	movs	r2, #8
 800173c:	210a      	movs	r1, #10
 800173e:	200a      	movs	r0, #10
 8001740:	f000 fd6c 	bl	800221c <ssd1306_Write_To_Bufer>
   ssd1306_SetCursor(30,50);
 8001744:	2132      	movs	r1, #50	; 0x32
 8001746:	201e      	movs	r0, #30
 8001748:	f000 fd50 	bl	80021ec <ssd1306_SetCursor>
   uint16_t a=9;
 800174c:	2309      	movs	r3, #9
 800174e:	80fb      	strh	r3, [r7, #6]
   ssd1306_WriteStringUint(a, Font_7x10, White);
 8001750:	88f8      	ldrh	r0, [r7, #6]
 8001752:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <main+0xa4>)
 8001754:	2301      	movs	r3, #1
 8001756:	ca06      	ldmia	r2, {r1, r2}
 8001758:	f000 fdc4 	bl	80022e4 <ssd1306_WriteStringUint>
   ssd1306_UpdateScreen();
 800175c:	f000 fc02 	bl	8001f64 <ssd1306_UpdateScreen>
   HAL_Delay(1000);
 8001760:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001764:	f001 f90c 	bl	8002980 <HAL_Delay>
   HAL_Delay(1000);
   char inpt[64]="krakozabe       qwertyuii       4pda.ru         105             ";
   addDataBlock(inpt);
   HAL_Delay(1000);
   sendAllData();*/
   initConstants();
 8001768:	f7fe feae 	bl	80004c8 <initConstants>
   initChoseProcess();
 800176c:	f7fe ff2e 	bl	80005cc <initChoseProcess>
   //updateScreen();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001770:	e7fe      	b.n	8001770 <main+0x90>
 8001772:	bf00      	nop
 8001774:	20001054 	.word	0x20001054
 8001778:	20001060 	.word	0x20001060
 800177c:	2000104c 	.word	0x2000104c
 8001780:	20000928 	.word	0x20000928
 8001784:	20000148 	.word	0x20000148

08001788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b092      	sub	sp, #72	; 0x48
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	f107 0318 	add.w	r3, r7, #24
 8001792:	2230      	movs	r2, #48	; 0x30
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f008 f9cb 	bl	8009b32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017aa:	2301      	movs	r3, #1
 80017ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017ae:	2301      	movs	r3, #1
 80017b0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b2:	2302      	movs	r3, #2
 80017b4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 12;
 80017bc:	230c      	movs	r3, #12
 80017be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80017c0:	23c0      	movs	r3, #192	; 0xc0
 80017c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017c4:	2304      	movs	r3, #4
 80017c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80017c8:	2308      	movs	r3, #8
 80017ca:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017cc:	f107 0318 	add.w	r3, r7, #24
 80017d0:	4618      	mov	r0, r3
 80017d2:	f003 fe8f 	bl	80054f4 <HAL_RCC_OscConfig>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80017dc:	f000 fb16 	bl	8001e0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e0:	230f      	movs	r3, #15
 80017e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80017e4:	2301      	movs	r3, #1
 80017e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f004 f8e4 	bl	80059c8 <HAL_RCC_ClockConfig>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001806:	f000 fb01 	bl	8001e0c <Error_Handler>
  }
}
 800180a:	bf00      	nop
 800180c:	3748      	adds	r7, #72	; 0x48
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <MX_CRC_Init+0x20>)
 800181a:	4a07      	ldr	r2, [pc, #28]	; (8001838 <MX_CRC_Init+0x24>)
 800181c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800181e:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_CRC_Init+0x20>)
 8001820:	f001 f9dd 	bl	8002bde <HAL_CRC_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800182a:	f000 faef 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20001128 	.word	0x20001128
 8001838:	40023000 	.word	0x40023000

0800183c <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CRYP_Init 0 */
	hcryp.Init.pKey = "test";
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <MX_CRYP_Init+0x3c>)
 8001842:	4a0e      	ldr	r2, [pc, #56]	; (800187c <MX_CRYP_Init+0x40>)
 8001844:	60da      	str	r2, [r3, #12]
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_CRYP_Init+0x3c>)
 8001848:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <MX_CRYP_Init+0x44>)
 800184a:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_32B;
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <MX_CRYP_Init+0x3c>)
 800184e:	2200      	movs	r2, #0
 8001850:	605a      	str	r2, [r3, #4]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_CRYP_Init+0x3c>)
 8001854:	4a0b      	ldr	r2, [pc, #44]	; (8001884 <MX_CRYP_Init+0x48>)
 8001856:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_TDES_ECB;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <MX_CRYP_Init+0x3c>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_WORD;
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_CRYP_Init+0x3c>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <MX_CRYP_Init+0x3c>)
 8001866:	f001 f9d6 	bl	8002c16 <HAL_CRYP_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8001870:	f000 facc 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20001180 	.word	0x20001180
 800187c:	0800aea4 	.word	0x0800aea4
 8001880:	50060000 	.word	0x50060000
 8001884:	0800c9e4 	.word	0x0800c9e4

08001888 <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <MX_HASH_Init+0x20>)
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 8001892:	4805      	ldr	r0, [pc, #20]	; (80018a8 <MX_HASH_Init+0x20>)
 8001894:	f001 fbac 	bl	8002ff0 <HAL_HASH_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 800189e:	f000 fab5 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20001094 	.word	0x20001094

080018ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b0:	4b12      	ldr	r3, [pc, #72]	; (80018fc <MX_I2C1_Init+0x50>)
 80018b2:	4a13      	ldr	r2, [pc, #76]	; (8001900 <MX_I2C1_Init+0x54>)
 80018b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <MX_I2C1_Init+0x50>)
 80018b8:	4a12      	ldr	r2, [pc, #72]	; (8001904 <MX_I2C1_Init+0x58>)
 80018ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <MX_I2C1_Init+0x50>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018c2:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <MX_I2C1_Init+0x50>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <MX_I2C1_Init+0x50>)
 80018ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d0:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <MX_I2C1_Init+0x50>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <MX_I2C1_Init+0x50>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018dc:	4b07      	ldr	r3, [pc, #28]	; (80018fc <MX_I2C1_Init+0x50>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e2:	4b06      	ldr	r3, [pc, #24]	; (80018fc <MX_I2C1_Init+0x50>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018e8:	4804      	ldr	r0, [pc, #16]	; (80018fc <MX_I2C1_Init+0x50>)
 80018ea:	f001 fbcb 	bl	8003084 <HAL_I2C_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018f4:	f000 fa8a 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	200010d4 	.word	0x200010d4
 8001900:	40005400 	.word	0x40005400
 8001904:	000186a0 	.word	0x000186a0

08001908 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800190c:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_RNG_Init+0x20>)
 800190e:	4a07      	ldr	r2, [pc, #28]	; (800192c <MX_RNG_Init+0x24>)
 8001910:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <MX_RNG_Init+0x20>)
 8001914:	f004 fa22 	bl	8005d5c <HAL_RNG_Init>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800191e:	f000 fa75 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20001170 	.word	0x20001170
 800192c:	50060800 	.word	0x50060800

08001930 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001936:	463b      	mov	r3, r7
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_TIM6_Init+0x64>)
 8001940:	4a15      	ldr	r2, [pc, #84]	; (8001998 <MX_TIM6_Init+0x68>)
 8001942:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24000;
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <MX_TIM6_Init+0x64>)
 8001946:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 800194a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_TIM6_Init+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MX_TIM6_Init+0x64>)
 8001954:	220a      	movs	r2, #10
 8001956:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001958:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <MX_TIM6_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800195e:	480d      	ldr	r0, [pc, #52]	; (8001994 <MX_TIM6_Init+0x64>)
 8001960:	f004 fa8a 	bl	8005e78 <HAL_TIM_Base_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800196a:	f000 fa4f 	bl	8001e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800196e:	2320      	movs	r3, #32
 8001970:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001976:	463b      	mov	r3, r7
 8001978:	4619      	mov	r1, r3
 800197a:	4806      	ldr	r0, [pc, #24]	; (8001994 <MX_TIM6_Init+0x64>)
 800197c:	f004 fcea 	bl	8006354 <HAL_TIMEx_MasterConfigSynchronization>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001986:	f000 fa41 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20001130 	.word	0x20001130
 8001998:	40001000 	.word	0x40001000

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	; 0x28
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	4b27      	ldr	r3, [pc, #156]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a26      	ldr	r2, [pc, #152]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a1f      	ldr	r2, [pc, #124]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a18      	ldr	r2, [pc, #96]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <MX_GPIO_Init+0xb8>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_GPIO_Init+0xb8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a11      	ldr	r2, [pc, #68]	; (8001a54 <MX_GPIO_Init+0xb8>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_GPIO_Init+0xb8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <MX_GPIO_Init+0xbc>)
 8001a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	4809      	ldr	r0, [pc, #36]	; (8001a5c <MX_GPIO_Init+0xc0>)
 8001a38:	f001 f924 	bl	8002c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2017      	movs	r0, #23
 8001a42:	f001 f896 	bl	8002b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a46:	2017      	movs	r0, #23
 8001a48:	f001 f8af 	bl	8002baa <HAL_NVIC_EnableIRQ>

}
 8001a4c:	bf00      	nop
 8001a4e:	3728      	adds	r7, #40	; 0x28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40023800 	.word	0x40023800
 8001a58:	10110000 	.word	0x10110000
 8001a5c:	40020800 	.word	0x40020800

08001a60 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin== GPIO_PIN_8&&!leftButtonStatus) {
 8001a6a:	88fb      	ldrh	r3, [r7, #6]
 8001a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a70:	d115      	bne.n	8001a9e <HAL_GPIO_EXTI_Callback+0x3e>
 8001a72:	4b1f      	ldr	r3, [pc, #124]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x90>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	f083 0301 	eor.w	r3, r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d00e      	beq.n	8001a9e <HAL_GPIO_EXTI_Callback+0x3e>
		HAL_TIM_Base_Stop(&htim6);
 8001a80:	481c      	ldr	r0, [pc, #112]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001a82:	f004 fa47 	bl	8005f14 <HAL_TIM_Base_Stop>
		tim6_counter=0;
 8001a86:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x98>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	801a      	strh	r2, [r3, #0]
		leftButtonStatus=1;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x90>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim6);
 8001a92:	4818      	ldr	r0, [pc, #96]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001a94:	f004 fa1b 	bl	8005ece <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start_IT(&htim6);
 8001a98:	4816      	ldr	r0, [pc, #88]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001a9a:	f004 fa65 	bl	8005f68 <HAL_TIM_Base_Start_IT>
	}
	if(GPIO_Pin== GPIO_PIN_9&&!rightButtonStatus) {
 8001a9e:	88fb      	ldrh	r3, [r7, #6]
 8001aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aa4:	d115      	bne.n	8001ad2 <HAL_GPIO_EXTI_Callback+0x72>
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <HAL_GPIO_EXTI_Callback+0x9c>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	f083 0301 	eor.w	r3, r3, #1
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d00e      	beq.n	8001ad2 <HAL_GPIO_EXTI_Callback+0x72>
		HAL_TIM_Base_Stop(&htim6);
 8001ab4:	480f      	ldr	r0, [pc, #60]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001ab6:	f004 fa2d 	bl	8005f14 <HAL_TIM_Base_Stop>
		tim6_counter=0;
 8001aba:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x98>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	801a      	strh	r2, [r3, #0]
		rightButtonStatus=1;
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <HAL_GPIO_EXTI_Callback+0x9c>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim6);
 8001ac6:	480b      	ldr	r0, [pc, #44]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001ac8:	f004 fa01 	bl	8005ece <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start_IT(&htim6);
 8001acc:	4809      	ldr	r0, [pc, #36]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x94>)
 8001ace:	f004 fa4b 	bl	8005f68 <HAL_TIM_Base_Start_IT>
    }
	if(rightButtonStatus&&leftButtonStatus)
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_GPIO_EXTI_Callback+0x9c>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d006      	beq.n	8001ae8 <HAL_GPIO_EXTI_Callback+0x88>
 8001ada:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x90>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d002      	beq.n	8001ae8 <HAL_GPIO_EXTI_Callback+0x88>
	{
		bothButtonStatus=1;
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
	}
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20001054 	.word	0x20001054
 8001af4:	20001130 	.word	0x20001130
 8001af8:	20001064 	.word	0x20001064
 8001afc:	20001060 	.word	0x20001060
 8001b00:	2000104c 	.word	0x2000104c

08001b04 <leftButtonActions>:

void leftButtonActions()
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	ssd1306_SetCursor(10,0);
 8001b08:	2100      	movs	r1, #0
 8001b0a:	200a      	movs	r0, #10
 8001b0c:	f000 fb6e 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("L", Font_7x10, White);
 8001b10:	4a29      	ldr	r2, [pc, #164]	; (8001bb8 <leftButtonActions+0xb4>)
 8001b12:	2301      	movs	r3, #1
 8001b14:	ca06      	ldmia	r2, {r1, r2}
 8001b16:	4829      	ldr	r0, [pc, #164]	; (8001bbc <leftButtonActions+0xb8>)
 8001b18:	f000 fb42 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001b1c:	f000 fa22 	bl	8001f64 <ssd1306_UpdateScreen>
	if(menuStatus==1)
 8001b20:	4b27      	ldr	r3, [pc, #156]	; (8001bc0 <leftButtonActions+0xbc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10a      	bne.n	8001b3e <leftButtonActions+0x3a>
	{
		menu.pointer--;
 8001b28:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <leftButtonActions+0xc0>)
 8001b2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	3b01      	subs	r3, #1
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	b21a      	sxth	r2, r3
 8001b36:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <leftButtonActions+0xc0>)
 8001b38:	801a      	strh	r2, [r3, #0]
		updateScreen();
 8001b3a:	f7ff fb47 	bl	80011cc <updateScreen>
	}
	if(initStatus==1)
 8001b3e:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <leftButtonActions+0xc4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d101      	bne.n	8001b4a <leftButtonActions+0x46>
	{
		initProcess1();
 8001b46:	f7fe fd61 	bl	800060c <initProcess1>

	}
	if(initStatusStep1==1){
		//initProcess1Next();
	}
	if(initStatusStep2==1){
 8001b4a:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <leftButtonActions+0xc8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d108      	bne.n	8001b64 <leftButtonActions+0x60>
		initStatus=1;
 8001b52:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <leftButtonActions+0xc4>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]
		initStatusStep2=0;
 8001b58:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <leftButtonActions+0xc8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
		initProcess1();
 8001b5e:	f7fe fd55 	bl	800060c <initProcess1>
		else if(settingsMenuStatus==1)
			{
			settingsMenuDown();
			}

}
 8001b62:	e027      	b.n	8001bb4 <leftButtonActions+0xb0>
	}else if(setPasswordStep1==1){
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <leftButtonActions+0xcc>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d102      	bne.n	8001b72 <leftButtonActions+0x6e>
		setPasswordProcess1Down();
 8001b6c:	f7ff f830 	bl	8000bd0 <setPasswordProcess1Down>
}
 8001b70:	e020      	b.n	8001bb4 <leftButtonActions+0xb0>
	else if(setPasswordStep2==1){
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <leftButtonActions+0xd0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d102      	bne.n	8001b80 <leftButtonActions+0x7c>
			setPasswordProcess1Down();
 8001b7a:	f7ff f829 	bl	8000bd0 <setPasswordProcess1Down>
}
 8001b7e:	e019      	b.n	8001bb4 <leftButtonActions+0xb0>
	else if(restoreStatusStep1==1)
 8001b80:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <leftButtonActions+0xd4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d108      	bne.n	8001b9a <leftButtonActions+0x96>
		initStatus=1;
 8001b88:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <leftButtonActions+0xc4>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]
				restoreStatusStep1=0;
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <leftButtonActions+0xd4>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
			initChoseProcess();
 8001b94:	f7fe fd1a 	bl	80005cc <initChoseProcess>
}
 8001b98:	e00c      	b.n	8001bb4 <leftButtonActions+0xb0>
		}else if(setProtectTypeStep1==1)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <leftButtonActions+0xd8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d102      	bne.n	8001ba8 <leftButtonActions+0xa4>
			setProtectTypeProcess1Down();
 8001ba2:	f7ff fa3d 	bl	8001020 <setProtectTypeProcess1Down>
}
 8001ba6:	e005      	b.n	8001bb4 <leftButtonActions+0xb0>
		else if(settingsMenuStatus==1)
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	; (8001be0 <leftButtonActions+0xdc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d101      	bne.n	8001bb4 <leftButtonActions+0xb0>
			settingsMenuDown();
 8001bb0:	f7ff fc0e 	bl	80013d0 <settingsMenuDown>
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000148 	.word	0x20000148
 8001bbc:	0800aeac 	.word	0x0800aeac
 8001bc0:	2000108c 	.word	0x2000108c
 8001bc4:	20000f74 	.word	0x20000f74
 8001bc8:	20000fbc 	.word	0x20000fbc
 8001bcc:	20001090 	.word	0x20001090
 8001bd0:	20000f68 	.word	0x20000f68
 8001bd4:	2000105c 	.word	0x2000105c
 8001bd8:	20001058 	.word	0x20001058
 8001bdc:	20000fb0 	.word	0x20000fb0
 8001be0:	20001068 	.word	0x20001068

08001be4 <rightButtonActions>:

void rightButtonActions()
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
	ssd1306_SetCursor(24,0);
 8001be8:	2100      	movs	r1, #0
 8001bea:	2018      	movs	r0, #24
 8001bec:	f000 fafe 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("R", Font_7x10, White);
 8001bf0:	4a29      	ldr	r2, [pc, #164]	; (8001c98 <rightButtonActions+0xb4>)
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	ca06      	ldmia	r2, {r1, r2}
 8001bf6:	4829      	ldr	r0, [pc, #164]	; (8001c9c <rightButtonActions+0xb8>)
 8001bf8:	f000 fad2 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001bfc:	f000 f9b2 	bl	8001f64 <ssd1306_UpdateScreen>
	if(menuStatus==1)
 8001c00:	4b27      	ldr	r3, [pc, #156]	; (8001ca0 <rightButtonActions+0xbc>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d10b      	bne.n	8001c20 <rightButtonActions+0x3c>
	{
		menu.pointer++;
 8001c08:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <rightButtonActions+0xc0>)
 8001c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3301      	adds	r3, #1
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <rightButtonActions+0xc0>)
 8001c18:	801a      	strh	r2, [r3, #0]
		updateScreen();
 8001c1a:	f7ff fad7 	bl	80011cc <updateScreen>
			 settingsMenuUp();
			}


	//endDataPointer++;
}
 8001c1e:	e039      	b.n	8001c94 <rightButtonActions+0xb0>
	else if(initStatus==1)
 8001c20:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <rightButtonActions+0xc4>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d102      	bne.n	8001c2e <rightButtonActions+0x4a>
		restoreProcess1();
 8001c28:	f7fe fe5e 	bl	80008e8 <restoreProcess1>
}
 8001c2c:	e032      	b.n	8001c94 <rightButtonActions+0xb0>
	else if(initStatusStep1==1){
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	; (8001cac <rightButtonActions+0xc8>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d02e      	beq.n	8001c94 <rightButtonActions+0xb0>
	else if(initStatusStep2==1){
 8001c36:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <rightButtonActions+0xcc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d102      	bne.n	8001c44 <rightButtonActions+0x60>
			initProcess2Next();
 8001c3e:	f7fe fdd3 	bl	80007e8 <initProcess2Next>
}
 8001c42:	e027      	b.n	8001c94 <rightButtonActions+0xb0>
	}else if(setPasswordStep1==1){
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <rightButtonActions+0xd0>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d102      	bne.n	8001c52 <rightButtonActions+0x6e>
		setPasswordProcess1Up();
 8001c4c:	f7fe ff8e 	bl	8000b6c <setPasswordProcess1Up>
}
 8001c50:	e020      	b.n	8001c94 <rightButtonActions+0xb0>
	}else if(setPasswordStep2==1){
 8001c52:	4b19      	ldr	r3, [pc, #100]	; (8001cb8 <rightButtonActions+0xd4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d102      	bne.n	8001c60 <rightButtonActions+0x7c>
		setPasswordProcess1Up();
 8001c5a:	f7fe ff87 	bl	8000b6c <setPasswordProcess1Up>
}
 8001c5e:	e019      	b.n	8001c94 <rightButtonActions+0xb0>
	else if(restoreStatusStep1==1)
 8001c60:	4b16      	ldr	r3, [pc, #88]	; (8001cbc <rightButtonActions+0xd8>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d108      	bne.n	8001c7a <rightButtonActions+0x96>
		initStatus=1;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <rightButtonActions+0xc4>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]
				restoreStatusStep1=0;
 8001c6e:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <rightButtonActions+0xd8>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
			initChoseProcess();
 8001c74:	f7fe fcaa 	bl	80005cc <initChoseProcess>
}
 8001c78:	e00c      	b.n	8001c94 <rightButtonActions+0xb0>
		}else if(setProtectTypeStep1==1)
 8001c7a:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <rightButtonActions+0xdc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d102      	bne.n	8001c88 <rightButtonActions+0xa4>
			setProtectTypeProcess1Up();
 8001c82:	f7ff f967 	bl	8000f54 <setProtectTypeProcess1Up>
}
 8001c86:	e005      	b.n	8001c94 <rightButtonActions+0xb0>
		else if(settingsMenuStatus==1)
 8001c88:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <rightButtonActions+0xe0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <rightButtonActions+0xb0>
			 settingsMenuUp();
 8001c90:	f7ff fb38 	bl	8001304 <settingsMenuUp>
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000148 	.word	0x20000148
 8001c9c:	0800aeb0 	.word	0x0800aeb0
 8001ca0:	2000108c 	.word	0x2000108c
 8001ca4:	20000f74 	.word	0x20000f74
 8001ca8:	20000fbc 	.word	0x20000fbc
 8001cac:	20000fc4 	.word	0x20000fc4
 8001cb0:	20001090 	.word	0x20001090
 8001cb4:	20000f68 	.word	0x20000f68
 8001cb8:	2000105c 	.word	0x2000105c
 8001cbc:	20001058 	.word	0x20001058
 8001cc0:	20000fb0 	.word	0x20000fb0
 8001cc4:	20001068 	.word	0x20001068

08001cc8 <bothButtonActions>:

void bothButtonActions()
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
	ssd1306_SetCursor(17,0);
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2011      	movs	r0, #17
 8001cd0:	f000 fa8c 	bl	80021ec <ssd1306_SetCursor>
	ssd1306_WriteString("B", Font_7x10, White);
 8001cd4:	4a21      	ldr	r2, [pc, #132]	; (8001d5c <bothButtonActions+0x94>)
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	ca06      	ldmia	r2, {r1, r2}
 8001cda:	4821      	ldr	r0, [pc, #132]	; (8001d60 <bothButtonActions+0x98>)
 8001cdc:	f000 fa60 	bl	80021a0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001ce0:	f000 f940 	bl	8001f64 <ssd1306_UpdateScreen>
	//initProcess1();
	if(menuStatus==1)
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <bothButtonActions+0x9c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d102      	bne.n	8001cf2 <bothButtonActions+0x2a>
	{
		chooseMainMenu();
 8001cec:	f7ff fac0 	bl	8001270 <chooseMainMenu>
	{
		settingsMenuSelect();
	}

	//updateScreen();
}
 8001cf0:	e032      	b.n	8001d58 <bothButtonActions+0x90>
	else if(initStatus==1){
 8001cf2:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <bothButtonActions+0xa0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d02e      	beq.n	8001d58 <bothButtonActions+0x90>
	else if(initStatusStep1==1){
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <bothButtonActions+0xa4>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d102      	bne.n	8001d08 <bothButtonActions+0x40>
		initProcess1Next();
 8001d02:	f7fe fcdb 	bl	80006bc <initProcess1Next>
}
 8001d06:	e027      	b.n	8001d58 <bothButtonActions+0x90>
	else if(setPasswordStep1==1){
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <bothButtonActions+0xa8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d102      	bne.n	8001d16 <bothButtonActions+0x4e>
		setPasswordProcess1Next();
 8001d10:	f7fe fea8 	bl	8000a64 <setPasswordProcess1Next>
}
 8001d14:	e020      	b.n	8001d58 <bothButtonActions+0x90>
	else if(setPasswordStep2==1){
 8001d16:	4b17      	ldr	r3, [pc, #92]	; (8001d74 <bothButtonActions+0xac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d102      	bne.n	8001d24 <bothButtonActions+0x5c>
			setPasswordProcess2Next();
 8001d1e:	f7fe ffff 	bl	8000d20 <setPasswordProcess2Next>
}
 8001d22:	e019      	b.n	8001d58 <bothButtonActions+0x90>
	else if(restoreStatusStep1==1)
 8001d24:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <bothButtonActions+0xb0>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d108      	bne.n	8001d3e <bothButtonActions+0x76>
		initStatus=1;
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <bothButtonActions+0xa0>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	601a      	str	r2, [r3, #0]
		restoreStatusStep1=0;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <bothButtonActions+0xb0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
		initChoseProcess();
 8001d38:	f7fe fc48 	bl	80005cc <initChoseProcess>
}
 8001d3c:	e00c      	b.n	8001d58 <bothButtonActions+0x90>
	else if(setProtectTypeStep1==1)
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <bothButtonActions+0xb4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d102      	bne.n	8001d4c <bothButtonActions+0x84>
		setProtectTypeProcess1Next();
 8001d46:	f7ff f8eb 	bl	8000f20 <setProtectTypeProcess1Next>
}
 8001d4a:	e005      	b.n	8001d58 <bothButtonActions+0x90>
	else if(settingsMenuStatus==1)
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <bothButtonActions+0xb8>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d101      	bne.n	8001d58 <bothButtonActions+0x90>
		settingsMenuSelect();
 8001d54:	f7ff fba2 	bl	800149c <settingsMenuSelect>
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000148 	.word	0x20000148
 8001d60:	0800aeb4 	.word	0x0800aeb4
 8001d64:	2000108c 	.word	0x2000108c
 8001d68:	20000fbc 	.word	0x20000fbc
 8001d6c:	20000fc4 	.word	0x20000fc4
 8001d70:	20000f68 	.word	0x20000f68
 8001d74:	2000105c 	.word	0x2000105c
 8001d78:	20001058 	.word	0x20001058
 8001d7c:	20000fb0 	.word	0x20000fb0
 8001d80:	20001068 	.word	0x20001068

08001d84 <generatePassFrase>:



void generatePassFrase()
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
	uint16_t num;
	      for(int i=0;i<12;i++)
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	e012      	b.n	8001db6 <generatePassFrase+0x32>
	      {
	    	  num=HAL_RNG_GetRandomNumber(&hrng)&0x000001FF;
 8001d90:	481a      	ldr	r0, [pc, #104]	; (8001dfc <generatePassFrase+0x78>)
 8001d92:	f004 f85c 	bl	8005e4e <HAL_RNG_GetRandomNumber>
 8001d96:	4603      	mov	r3, r0
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d9e:	80fb      	strh	r3, [r7, #6]
	    	  passFrase[i]=wordsForPassFrase[num];
 8001da0:	88fb      	ldrh	r3, [r7, #6]
 8001da2:	4a17      	ldr	r2, [pc, #92]	; (8001e00 <generatePassFrase+0x7c>)
 8001da4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001da8:	4916      	ldr	r1, [pc, #88]	; (8001e04 <generatePassFrase+0x80>)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	      for(int i=0;i<12;i++)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	3301      	adds	r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b0b      	cmp	r3, #11
 8001dba:	dde9      	ble.n	8001d90 <generatePassFrase+0xc>
	      }

	      for(int i=0;i<12;i++)
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	e014      	b.n	8001dec <generatePassFrase+0x68>
	      {
	    	  CDC_Transmit_FS(passFrase[i], 5);
 8001dc2:	4a10      	ldr	r2, [pc, #64]	; (8001e04 <generatePassFrase+0x80>)
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dca:	2105      	movs	r1, #5
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f007 fa39 	bl	8009244 <CDC_Transmit_FS>
	    	  HAL_Delay(10);
 8001dd2:	200a      	movs	r0, #10
 8001dd4:	f000 fdd4 	bl	8002980 <HAL_Delay>
	    	  CDC_Transmit_FS(" ", sizeof(" "));
 8001dd8:	2102      	movs	r1, #2
 8001dda:	480b      	ldr	r0, [pc, #44]	; (8001e08 <generatePassFrase+0x84>)
 8001ddc:	f007 fa32 	bl	8009244 <CDC_Transmit_FS>
	    	  HAL_Delay(10);
 8001de0:	200a      	movs	r0, #10
 8001de2:	f000 fdcd 	bl	8002980 <HAL_Delay>
	      for(int i=0;i<12;i++)
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	3301      	adds	r3, #1
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2b0b      	cmp	r3, #11
 8001df0:	dde7      	ble.n	8001dc2 <generatePassFrase+0x3e>
	      }
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20001170 	.word	0x20001170
 8001e00:	20000158 	.word	0x20000158
 8001e04:	20000f80 	.word	0x20000f80
 8001e08:	0800aeb8 	.word	0x0800aeb8

08001e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af04      	add	r7, sp, #16
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 8001e22:	230a      	movs	r3, #10
 8001e24:	9302      	str	r3, [sp, #8]
 8001e26:	2301      	movs	r3, #1
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	1dfb      	adds	r3, r7, #7
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	2301      	movs	r3, #1
 8001e30:	2200      	movs	r2, #0
 8001e32:	2178      	movs	r1, #120	; 0x78
 8001e34:	4803      	ldr	r0, [pc, #12]	; (8001e44 <ssd1306_WriteCommand+0x2c>)
 8001e36:	f001 fa5d 	bl	80032f4 <HAL_I2C_Mem_Write>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200010d4 	.word	0x200010d4

08001e48 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8001e4c:	2064      	movs	r0, #100	; 0x64
 8001e4e:	f000 fd97 	bl	8002980 <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8001e52:	20ae      	movs	r0, #174	; 0xae
 8001e54:	f7ff ffe0 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8001e58:	2020      	movs	r0, #32
 8001e5a:	f7ff ffdd 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001e5e:	2010      	movs	r0, #16
 8001e60:	f7ff ffda 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001e64:	20b0      	movs	r0, #176	; 0xb0
 8001e66:	f7ff ffd7 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001e6a:	20c8      	movs	r0, #200	; 0xc8
 8001e6c:	f7ff ffd4 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8001e70:	2000      	movs	r0, #0
 8001e72:	f7ff ffd1 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 8001e76:	2010      	movs	r0, #16
 8001e78:	f7ff ffce 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8001e7c:	2040      	movs	r0, #64	; 0x40
 8001e7e:	f7ff ffcb 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 8001e82:	2081      	movs	r0, #129	; 0x81
 8001e84:	f7ff ffc8 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8001e88:	20ff      	movs	r0, #255	; 0xff
 8001e8a:	f7ff ffc5 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8001e8e:	20a1      	movs	r0, #161	; 0xa1
 8001e90:	f7ff ffc2 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 8001e94:	20a6      	movs	r0, #166	; 0xa6
 8001e96:	f7ff ffbf 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8001e9a:	20a8      	movs	r0, #168	; 0xa8
 8001e9c:	f7ff ffbc 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8001ea0:	203f      	movs	r0, #63	; 0x3f
 8001ea2:	f7ff ffb9 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ea6:	20a4      	movs	r0, #164	; 0xa4
 8001ea8:	f7ff ffb6 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8001eac:	20d3      	movs	r0, #211	; 0xd3
 8001eae:	f7ff ffb3 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff ffb0 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001eb8:	20d5      	movs	r0, #213	; 0xd5
 8001eba:	f7ff ffad 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ebe:	20f0      	movs	r0, #240	; 0xf0
 8001ec0:	f7ff ffaa 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ec4:	20d9      	movs	r0, #217	; 0xd9
 8001ec6:	f7ff ffa7 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8001eca:	2022      	movs	r0, #34	; 0x22
 8001ecc:	f7ff ffa4 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8001ed0:	20da      	movs	r0, #218	; 0xda
 8001ed2:	f7ff ffa1 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8001ed6:	2012      	movs	r0, #18
 8001ed8:	f7ff ff9e 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8001edc:	20db      	movs	r0, #219	; 0xdb
 8001ede:	f7ff ff9b 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001ee2:	2020      	movs	r0, #32
 8001ee4:	f7ff ff98 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001ee8:	208d      	movs	r0, #141	; 0x8d
 8001eea:	f7ff ff95 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 8001eee:	2014      	movs	r0, #20
 8001ef0:	f7ff ff92 	bl	8001e18 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8001ef4:	20af      	movs	r0, #175	; 0xaf
 8001ef6:	f7ff ff8f 	bl	8001e18 <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f000 f810 	bl	8001f20 <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8001f00:	f000 f830 	bl	8001f64 <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <ssd1306_Init+0xd4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001f0a:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <ssd1306_Init+0xd4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 8001f10:	4b02      	ldr	r3, [pc, #8]	; (8001f1c <ssd1306_Init+0xd4>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	715a      	strb	r2, [r3, #5]
	
	return 1;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000f44 	.word	0x20000f44

08001f20 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	e00d      	b.n	8001f4c <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <ssd1306_Fill+0x1a>
 8001f36:	2100      	movs	r1, #0
 8001f38:	e000      	b.n	8001f3c <ssd1306_Fill+0x1c>
 8001f3a:	21ff      	movs	r1, #255	; 0xff
 8001f3c:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <ssd1306_Fill+0x40>)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4413      	add	r3, r2
 8001f42:	460a      	mov	r2, r1
 8001f44:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8001f52:	d3ed      	bcc.n	8001f30 <ssd1306_Fill+0x10>
	}
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	20000b34 	.word	0x20000b34

08001f64 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	71fb      	strb	r3, [r7, #7]
 8001f6e:	e021      	b.n	8001fb4 <ssd1306_UpdateScreen+0x50>
		ssd1306_WriteCommand(0xB0 + i);
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	3b50      	subs	r3, #80	; 0x50
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff ff4e 	bl	8001e18 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7ff ff4b 	bl	8001e18 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8001f82:	2010      	movs	r0, #16
 8001f84:	f7ff ff48 	bl	8001e18 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001f88:	79fa      	ldrb	r2, [r7, #7]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	019b      	lsls	r3, r3, #6
 8001f8e:	4413      	add	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	461a      	mov	r2, r3
 8001f94:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <ssd1306_UpdateScreen+0x60>)
 8001f96:	4413      	add	r3, r2
 8001f98:	2264      	movs	r2, #100	; 0x64
 8001f9a:	9202      	str	r2, [sp, #8]
 8001f9c:	2282      	movs	r2, #130	; 0x82
 8001f9e:	9201      	str	r2, [sp, #4]
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	2240      	movs	r2, #64	; 0x40
 8001fa6:	2178      	movs	r1, #120	; 0x78
 8001fa8:	4807      	ldr	r0, [pc, #28]	; (8001fc8 <ssd1306_UpdateScreen+0x64>)
 8001faa:	f001 f9a3 	bl	80032f4 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	71fb      	strb	r3, [r7, #7]
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	2b07      	cmp	r3, #7
 8001fb8:	d9da      	bls.n	8001f70 <ssd1306_UpdateScreen+0xc>
	}
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000b34 	.word	0x20000b34
 8001fc8:	200010d4 	.word	0x200010d4

08001fcc <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001fcc:	b490      	push	{r4, r7}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	71bb      	strb	r3, [r7, #6]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b81      	cmp	r3, #129	; 0x81
 8001fe2:	d854      	bhi.n	800208e <ssd1306_DrawPixel+0xc2>
 8001fe4:	79bb      	ldrb	r3, [r7, #6]
 8001fe6:	2b3f      	cmp	r3, #63	; 0x3f
 8001fe8:	d851      	bhi.n	800208e <ssd1306_DrawPixel+0xc2>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8001fea:	4b2b      	ldr	r3, [pc, #172]	; (8002098 <ssd1306_DrawPixel+0xcc>)
 8001fec:	791b      	ldrb	r3, [r3, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d006      	beq.n	8002000 <ssd1306_DrawPixel+0x34>
	{
		color = (SSD1306_COLOR)!color;
 8001ff2:	797b      	ldrb	r3, [r7, #5]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf0c      	ite	eq
 8001ff8:	2301      	moveq	r3, #1
 8001ffa:	2300      	movne	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 8002000:	797b      	ldrb	r3, [r7, #5]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d120      	bne.n	8002048 <ssd1306_DrawPixel+0x7c>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002006:	79fa      	ldrb	r2, [r7, #7]
 8002008:	79bb      	ldrb	r3, [r7, #6]
 800200a:	08db      	lsrs	r3, r3, #3
 800200c:	b2d8      	uxtb	r0, r3
 800200e:	4601      	mov	r1, r0
 8002010:	460b      	mov	r3, r1
 8002012:	019b      	lsls	r3, r3, #6
 8002014:	440b      	add	r3, r1
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	4a20      	ldr	r2, [pc, #128]	; (800209c <ssd1306_DrawPixel+0xd0>)
 800201c:	5cd3      	ldrb	r3, [r2, r3]
 800201e:	b25a      	sxtb	r2, r3
 8002020:	79bb      	ldrb	r3, [r7, #6]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	2101      	movs	r1, #1
 8002028:	fa01 f303 	lsl.w	r3, r1, r3
 800202c:	b25b      	sxtb	r3, r3
 800202e:	4313      	orrs	r3, r2
 8002030:	b25c      	sxtb	r4, r3
 8002032:	79fa      	ldrb	r2, [r7, #7]
 8002034:	4601      	mov	r1, r0
 8002036:	460b      	mov	r3, r1
 8002038:	019b      	lsls	r3, r3, #6
 800203a:	440b      	add	r3, r1
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	b2e1      	uxtb	r1, r4
 8002042:	4a16      	ldr	r2, [pc, #88]	; (800209c <ssd1306_DrawPixel+0xd0>)
 8002044:	54d1      	strb	r1, [r2, r3]
 8002046:	e023      	b.n	8002090 <ssd1306_DrawPixel+0xc4>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002048:	79fa      	ldrb	r2, [r7, #7]
 800204a:	79bb      	ldrb	r3, [r7, #6]
 800204c:	08db      	lsrs	r3, r3, #3
 800204e:	b2d8      	uxtb	r0, r3
 8002050:	4601      	mov	r1, r0
 8002052:	460b      	mov	r3, r1
 8002054:	019b      	lsls	r3, r3, #6
 8002056:	440b      	add	r3, r1
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4413      	add	r3, r2
 800205c:	4a0f      	ldr	r2, [pc, #60]	; (800209c <ssd1306_DrawPixel+0xd0>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	b25a      	sxtb	r2, r3
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	2101      	movs	r1, #1
 800206a:	fa01 f303 	lsl.w	r3, r1, r3
 800206e:	b25b      	sxtb	r3, r3
 8002070:	43db      	mvns	r3, r3
 8002072:	b25b      	sxtb	r3, r3
 8002074:	4013      	ands	r3, r2
 8002076:	b25c      	sxtb	r4, r3
 8002078:	79fa      	ldrb	r2, [r7, #7]
 800207a:	4601      	mov	r1, r0
 800207c:	460b      	mov	r3, r1
 800207e:	019b      	lsls	r3, r3, #6
 8002080:	440b      	add	r3, r1
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4413      	add	r3, r2
 8002086:	b2e1      	uxtb	r1, r4
 8002088:	4a04      	ldr	r2, [pc, #16]	; (800209c <ssd1306_DrawPixel+0xd0>)
 800208a:	54d1      	strb	r1, [r2, r3]
 800208c:	e000      	b.n	8002090 <ssd1306_DrawPixel+0xc4>
		return;
 800208e:	bf00      	nop
	}
}
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bc90      	pop	{r4, r7}
 8002096:	4770      	bx	lr
 8002098:	20000f44 	.word	0x20000f44
 800209c:	20000b34 	.word	0x20000b34

080020a0 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80020a0:	b590      	push	{r4, r7, lr}
 80020a2:	b089      	sub	sp, #36	; 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4604      	mov	r4, r0
 80020a8:	1d38      	adds	r0, r7, #4
 80020aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80020ae:	461a      	mov	r2, r3
 80020b0:	4623      	mov	r3, r4
 80020b2:	73fb      	strb	r3, [r7, #15]
 80020b4:	4613      	mov	r3, r2
 80020b6:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80020b8:	4b38      	ldr	r3, [pc, #224]	; (800219c <ssd1306_WriteChar+0xfc>)
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	793b      	ldrb	r3, [r7, #4]
 80020c0:	4413      	add	r3, r2
 80020c2:	2b81      	cmp	r3, #129	; 0x81
 80020c4:	dc06      	bgt.n	80020d4 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80020c6:	4b35      	ldr	r3, [pc, #212]	; (800219c <ssd1306_WriteChar+0xfc>)
 80020c8:	885b      	ldrh	r3, [r3, #2]
 80020ca:	461a      	mov	r2, r3
 80020cc:	797b      	ldrb	r3, [r7, #5]
 80020ce:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80020d0:	2b3f      	cmp	r3, #63	; 0x3f
 80020d2:	dd01      	ble.n	80020d8 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	e05d      	b.n	8002194 <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
 80020dc:	e04c      	b.n	8002178 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	3b20      	subs	r3, #32
 80020e4:	7979      	ldrb	r1, [r7, #5]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	4619      	mov	r1, r3
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	440b      	add	r3, r1
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	61bb      	str	r3, [r7, #24]
 80020fc:	e034      	b.n	8002168 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d012      	beq.n	8002134 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800210e:	4b23      	ldr	r3, [pc, #140]	; (800219c <ssd1306_WriteChar+0xfc>)
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	4413      	add	r3, r2
 800211a:	b2d8      	uxtb	r0, r3
 800211c:	4b1f      	ldr	r3, [pc, #124]	; (800219c <ssd1306_WriteChar+0xfc>)
 800211e:	885b      	ldrh	r3, [r3, #2]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4413      	add	r3, r2
 8002128:	b2db      	uxtb	r3, r3
 800212a:	7bba      	ldrb	r2, [r7, #14]
 800212c:	4619      	mov	r1, r3
 800212e:	f7ff ff4d 	bl	8001fcc <ssd1306_DrawPixel>
 8002132:	e016      	b.n	8002162 <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002134:	4b19      	ldr	r3, [pc, #100]	; (800219c <ssd1306_WriteChar+0xfc>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	4413      	add	r3, r2
 8002140:	b2d8      	uxtb	r0, r3
 8002142:	4b16      	ldr	r3, [pc, #88]	; (800219c <ssd1306_WriteChar+0xfc>)
 8002144:	885b      	ldrh	r3, [r3, #2]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4413      	add	r3, r2
 800214e:	b2d9      	uxtb	r1, r3
 8002150:	7bbb      	ldrb	r3, [r7, #14]
 8002152:	2b00      	cmp	r3, #0
 8002154:	bf0c      	ite	eq
 8002156:	2301      	moveq	r3, #1
 8002158:	2300      	movne	r3, #0
 800215a:	b2db      	uxtb	r3, r3
 800215c:	461a      	mov	r2, r3
 800215e:	f7ff ff35 	bl	8001fcc <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	3301      	adds	r3, #1
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	793b      	ldrb	r3, [r7, #4]
 800216a:	461a      	mov	r2, r3
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	4293      	cmp	r3, r2
 8002170:	d3c5      	bcc.n	80020fe <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3301      	adds	r3, #1
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	797b      	ldrb	r3, [r7, #5]
 800217a:	461a      	mov	r2, r3
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	4293      	cmp	r3, r2
 8002180:	d3ad      	bcc.n	80020de <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <ssd1306_WriteChar+0xfc>)
 8002184:	881a      	ldrh	r2, [r3, #0]
 8002186:	793b      	ldrb	r3, [r7, #4]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4413      	add	r3, r2
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b03      	ldr	r3, [pc, #12]	; (800219c <ssd1306_WriteChar+0xfc>)
 8002190:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 8002192:	7bfb      	ldrb	r3, [r7, #15]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3724      	adds	r7, #36	; 0x24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd90      	pop	{r4, r7, pc}
 800219c:	20000f44 	.word	0x20000f44

080021a0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	1d38      	adds	r0, r7, #4
 80021aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80021ae:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 80021b0:	e012      	b.n	80021d8 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	7818      	ldrb	r0, [r3, #0]
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	1d3a      	adds	r2, r7, #4
 80021ba:	ca06      	ldmia	r2, {r1, r2}
 80021bc:	f7ff ff70 	bl	80020a0 <ssd1306_WriteChar>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d002      	beq.n	80021d2 <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	e008      	b.n	80021e4 <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	3301      	adds	r3, #1
 80021d6:	60fb      	str	r3, [r7, #12]
	while (*str) 
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1e8      	bne.n	80021b2 <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	781b      	ldrb	r3, [r3, #0]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	460a      	mov	r2, r1
 80021f6:	71fb      	strb	r3, [r7, #7]
 80021f8:	4613      	mov	r3, r2
 80021fa:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <ssd1306_SetCursor+0x2c>)
 8002202:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	b29a      	uxth	r2, r3
 8002208:	4b03      	ldr	r3, [pc, #12]	; (8002218 <ssd1306_SetCursor+0x2c>)
 800220a:	805a      	strh	r2, [r3, #2]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000f44 	.word	0x20000f44

0800221c <ssd1306_Write_To_Bufer>:
				}
			}
	}

	void ssd1306_Write_To_Bufer(int x,int y,int width,int height,const uint8_t* img)
	{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
		for(int j=0;j<height;j++)
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	e051      	b.n	80022d4 <ssd1306_Write_To_Bufer+0xb8>
		{
			for(int i=0;i<width;i++)
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	e047      	b.n	80022c6 <ssd1306_Write_To_Bufer+0xaa>
			{
				if(((img[j*width/8+(i/8)]>>(7-i%8))&0b00000001)==1)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	fb02 f303 	mul.w	r3, r2, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	da00      	bge.n	8002244 <ssd1306_Write_To_Bufer+0x28>
 8002242:	3307      	adds	r3, #7
 8002244:	10db      	asrs	r3, r3, #3
 8002246:	461a      	mov	r2, r3
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	2b00      	cmp	r3, #0
 800224c:	da00      	bge.n	8002250 <ssd1306_Write_To_Bufer+0x34>
 800224e:	3307      	adds	r3, #7
 8002250:	10db      	asrs	r3, r3, #3
 8002252:	4413      	add	r3, r2
 8002254:	461a      	mov	r2, r3
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	4413      	add	r3, r2
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	425a      	negs	r2, r3
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	f002 0207 	and.w	r2, r2, #7
 800226a:	bf58      	it	pl
 800226c:	4253      	negpl	r3, r2
 800226e:	f1c3 0307 	rsb	r3, r3, #7
 8002272:	fa41 f303 	asr.w	r3, r1, r3
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d010      	beq.n	80022a0 <ssd1306_Write_To_Bufer+0x84>
				ssd1306_DrawPixel(x+i, y+j, White);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	4413      	add	r3, r2
 8002288:	b2d8      	uxtb	r0, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	b2da      	uxtb	r2, r3
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	4413      	add	r3, r2
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2201      	movs	r2, #1
 8002298:	4619      	mov	r1, r3
 800229a:	f7ff fe97 	bl	8001fcc <ssd1306_DrawPixel>
 800229e:	e00f      	b.n	80022c0 <ssd1306_Write_To_Bufer+0xa4>
				else ssd1306_DrawPixel(x+i, y+j, Black);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	4413      	add	r3, r2
 80022aa:	b2d8      	uxtb	r0, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	4413      	add	r3, r2
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2200      	movs	r2, #0
 80022ba:	4619      	mov	r1, r3
 80022bc:	f7ff fe86 	bl	8001fcc <ssd1306_DrawPixel>
			for(int i=0;i<width;i++)
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	3301      	adds	r3, #1
 80022c4:	613b      	str	r3, [r7, #16]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	dbb3      	blt.n	8002236 <ssd1306_Write_To_Bufer+0x1a>
		for(int j=0;j<height;j++)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	dba9      	blt.n	8002230 <ssd1306_Write_To_Bufer+0x14>
			}
		}
	}
 80022dc:	bf00      	nop
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <ssd1306_WriteStringUint>:



	void ssd1306_WriteStringUint(uint16_t inn, FontDef Font, SSD1306_COLOR color)
	{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4604      	mov	r4, r0
 80022ec:	1d38      	adds	r0, r7, #4
 80022ee:	e880 0006 	stmia.w	r0, {r1, r2}
 80022f2:	461a      	mov	r2, r3
 80022f4:	4623      	mov	r3, r4
 80022f6:	81fb      	strh	r3, [r7, #14]
 80022f8:	4613      	mov	r3, r2
 80022fa:	737b      	strb	r3, [r7, #13]
		if(inn==0)
 80022fc:	89fb      	ldrh	r3, [r7, #14]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d106      	bne.n	8002310 <ssd1306_WriteStringUint+0x2c>
		{
				ssd1306_WriteString("0", Font,color);
 8002302:	7b7b      	ldrb	r3, [r7, #13]
 8002304:	1d3a      	adds	r2, r7, #4
 8002306:	ca06      	ldmia	r2, {r1, r2}
 8002308:	4851      	ldr	r0, [pc, #324]	; (8002450 <ssd1306_WriteStringUint+0x16c>)
 800230a:	f7ff ff49 	bl	80021a0 <ssd1306_WriteString>
									break;
			}

		}
		}
	}
 800230e:	e09a      	b.n	8002446 <ssd1306_WriteStringUint+0x162>
		uint16_t count=0;
 8002310:	2300      	movs	r3, #0
 8002312:	82fb      	strh	r3, [r7, #22]
		uint16_t dev=1;
 8002314:	2301      	movs	r3, #1
 8002316:	82bb      	strh	r3, [r7, #20]
		uint16_t num=0;
 8002318:	2300      	movs	r3, #0
 800231a:	823b      	strh	r3, [r7, #16]
		while(inn/dev!=0)
 800231c:	e008      	b.n	8002330 <ssd1306_WriteStringUint+0x4c>
			count++;
 800231e:	8afb      	ldrh	r3, [r7, #22]
 8002320:	3301      	adds	r3, #1
 8002322:	82fb      	strh	r3, [r7, #22]
			dev*=10;
 8002324:	8abb      	ldrh	r3, [r7, #20]
 8002326:	461a      	mov	r2, r3
 8002328:	0092      	lsls	r2, r2, #2
 800232a:	4413      	add	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	82bb      	strh	r3, [r7, #20]
		while(inn/dev!=0)
 8002330:	89fa      	ldrh	r2, [r7, #14]
 8002332:	8abb      	ldrh	r3, [r7, #20]
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	b29b      	uxth	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1ef      	bne.n	800231e <ssd1306_WriteStringUint+0x3a>
		dev=dev/10;
 800233e:	8abb      	ldrh	r3, [r7, #20]
 8002340:	4a44      	ldr	r2, [pc, #272]	; (8002454 <ssd1306_WriteStringUint+0x170>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	08db      	lsrs	r3, r3, #3
 8002348:	82bb      	strh	r3, [r7, #20]
		for(uint16_t i=0;i<count;i++)
 800234a:	2300      	movs	r3, #0
 800234c:	827b      	strh	r3, [r7, #18]
 800234e:	e076      	b.n	800243e <ssd1306_WriteStringUint+0x15a>
			num=inn/dev;
 8002350:	89fa      	ldrh	r2, [r7, #14]
 8002352:	8abb      	ldrh	r3, [r7, #20]
 8002354:	fbb2 f3f3 	udiv	r3, r2, r3
 8002358:	823b      	strh	r3, [r7, #16]
			inn=inn%dev;
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	8aba      	ldrh	r2, [r7, #20]
 800235e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002362:	fb02 f201 	mul.w	r2, r2, r1
 8002366:	1a9b      	subs	r3, r3, r2
 8002368:	81fb      	strh	r3, [r7, #14]
			dev=dev/10;
 800236a:	8abb      	ldrh	r3, [r7, #20]
 800236c:	4a39      	ldr	r2, [pc, #228]	; (8002454 <ssd1306_WriteStringUint+0x170>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	08db      	lsrs	r3, r3, #3
 8002374:	82bb      	strh	r3, [r7, #20]
			switch(num)
 8002376:	8a3b      	ldrh	r3, [r7, #16]
 8002378:	2b09      	cmp	r3, #9
 800237a:	d85d      	bhi.n	8002438 <ssd1306_WriteStringUint+0x154>
 800237c:	a201      	add	r2, pc, #4	; (adr r2, 8002384 <ssd1306_WriteStringUint+0xa0>)
 800237e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002382:	bf00      	nop
 8002384:	0800242b 	.word	0x0800242b
 8002388:	080023ad 	.word	0x080023ad
 800238c:	080023bb 	.word	0x080023bb
 8002390:	080023c9 	.word	0x080023c9
 8002394:	080023d7 	.word	0x080023d7
 8002398:	080023e5 	.word	0x080023e5
 800239c:	080023f3 	.word	0x080023f3
 80023a0:	08002401 	.word	0x08002401
 80023a4:	0800240f 	.word	0x0800240f
 80023a8:	0800241d 	.word	0x0800241d
				ssd1306_WriteString("1", Font,color);
 80023ac:	7b7b      	ldrb	r3, [r7, #13]
 80023ae:	1d3a      	adds	r2, r7, #4
 80023b0:	ca06      	ldmia	r2, {r1, r2}
 80023b2:	4829      	ldr	r0, [pc, #164]	; (8002458 <ssd1306_WriteStringUint+0x174>)
 80023b4:	f7ff fef4 	bl	80021a0 <ssd1306_WriteString>
				break;
 80023b8:	e03e      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("2", Font,color);
 80023ba:	7b7b      	ldrb	r3, [r7, #13]
 80023bc:	1d3a      	adds	r2, r7, #4
 80023be:	ca06      	ldmia	r2, {r1, r2}
 80023c0:	4826      	ldr	r0, [pc, #152]	; (800245c <ssd1306_WriteStringUint+0x178>)
 80023c2:	f7ff feed 	bl	80021a0 <ssd1306_WriteString>
						break;
 80023c6:	e037      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("3", Font,color);
 80023c8:	7b7b      	ldrb	r3, [r7, #13]
 80023ca:	1d3a      	adds	r2, r7, #4
 80023cc:	ca06      	ldmia	r2, {r1, r2}
 80023ce:	4824      	ldr	r0, [pc, #144]	; (8002460 <ssd1306_WriteStringUint+0x17c>)
 80023d0:	f7ff fee6 	bl	80021a0 <ssd1306_WriteString>
						break;
 80023d4:	e030      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("4", Font,color);
 80023d6:	7b7b      	ldrb	r3, [r7, #13]
 80023d8:	1d3a      	adds	r2, r7, #4
 80023da:	ca06      	ldmia	r2, {r1, r2}
 80023dc:	4821      	ldr	r0, [pc, #132]	; (8002464 <ssd1306_WriteStringUint+0x180>)
 80023de:	f7ff fedf 	bl	80021a0 <ssd1306_WriteString>
						break;
 80023e2:	e029      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("5", Font,color);
 80023e4:	7b7b      	ldrb	r3, [r7, #13]
 80023e6:	1d3a      	adds	r2, r7, #4
 80023e8:	ca06      	ldmia	r2, {r1, r2}
 80023ea:	481f      	ldr	r0, [pc, #124]	; (8002468 <ssd1306_WriteStringUint+0x184>)
 80023ec:	f7ff fed8 	bl	80021a0 <ssd1306_WriteString>
						break;
 80023f0:	e022      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("6", Font,color);
 80023f2:	7b7b      	ldrb	r3, [r7, #13]
 80023f4:	1d3a      	adds	r2, r7, #4
 80023f6:	ca06      	ldmia	r2, {r1, r2}
 80023f8:	481c      	ldr	r0, [pc, #112]	; (800246c <ssd1306_WriteStringUint+0x188>)
 80023fa:	f7ff fed1 	bl	80021a0 <ssd1306_WriteString>
						break;
 80023fe:	e01b      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("7", Font,color);
 8002400:	7b7b      	ldrb	r3, [r7, #13]
 8002402:	1d3a      	adds	r2, r7, #4
 8002404:	ca06      	ldmia	r2, {r1, r2}
 8002406:	481a      	ldr	r0, [pc, #104]	; (8002470 <ssd1306_WriteStringUint+0x18c>)
 8002408:	f7ff feca 	bl	80021a0 <ssd1306_WriteString>
						break;
 800240c:	e014      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("8", Font,color);
 800240e:	7b7b      	ldrb	r3, [r7, #13]
 8002410:	1d3a      	adds	r2, r7, #4
 8002412:	ca06      	ldmia	r2, {r1, r2}
 8002414:	4817      	ldr	r0, [pc, #92]	; (8002474 <ssd1306_WriteStringUint+0x190>)
 8002416:	f7ff fec3 	bl	80021a0 <ssd1306_WriteString>
						break;
 800241a:	e00d      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
				ssd1306_WriteString("9", Font,color);
 800241c:	7b7b      	ldrb	r3, [r7, #13]
 800241e:	1d3a      	adds	r2, r7, #4
 8002420:	ca06      	ldmia	r2, {r1, r2}
 8002422:	4815      	ldr	r0, [pc, #84]	; (8002478 <ssd1306_WriteStringUint+0x194>)
 8002424:	f7ff febc 	bl	80021a0 <ssd1306_WriteString>
						break;
 8002428:	e006      	b.n	8002438 <ssd1306_WriteStringUint+0x154>
							ssd1306_WriteString("0", Font,color);
 800242a:	7b7b      	ldrb	r3, [r7, #13]
 800242c:	1d3a      	adds	r2, r7, #4
 800242e:	ca06      	ldmia	r2, {r1, r2}
 8002430:	4807      	ldr	r0, [pc, #28]	; (8002450 <ssd1306_WriteStringUint+0x16c>)
 8002432:	f7ff feb5 	bl	80021a0 <ssd1306_WriteString>
									break;
 8002436:	bf00      	nop
		for(uint16_t i=0;i<count;i++)
 8002438:	8a7b      	ldrh	r3, [r7, #18]
 800243a:	3301      	adds	r3, #1
 800243c:	827b      	strh	r3, [r7, #18]
 800243e:	8a7a      	ldrh	r2, [r7, #18]
 8002440:	8afb      	ldrh	r3, [r7, #22]
 8002442:	429a      	cmp	r2, r3
 8002444:	d384      	bcc.n	8002350 <ssd1306_WriteStringUint+0x6c>
	}
 8002446:	bf00      	nop
 8002448:	371c      	adds	r7, #28
 800244a:	46bd      	mov	sp, r7
 800244c:	bd90      	pop	{r4, r7, pc}
 800244e:	bf00      	nop
 8002450:	0800aebc 	.word	0x0800aebc
 8002454:	cccccccd 	.word	0xcccccccd
 8002458:	0800aec0 	.word	0x0800aec0
 800245c:	0800aec4 	.word	0x0800aec4
 8002460:	0800aec8 	.word	0x0800aec8
 8002464:	0800aecc 	.word	0x0800aecc
 8002468:	0800aed0 	.word	0x0800aed0
 800246c:	0800aed4 	.word	0x0800aed4
 8002470:	0800aed8 	.word	0x0800aed8
 8002474:	0800aedc 	.word	0x0800aedc
 8002478:	0800aee0 	.word	0x0800aee0

0800247c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <HAL_MspInit+0x48>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <HAL_MspInit+0x48>)
 800248c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002490:	6453      	str	r3, [r2, #68]	; 0x44
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <HAL_MspInit+0x48>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	603b      	str	r3, [r7, #0]
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <HAL_MspInit+0x48>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4a07      	ldr	r2, [pc, #28]	; (80024c4 <HAL_MspInit+0x48>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	; 0x40
 80024ae:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <HAL_MspInit+0x48>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr
 80024c4:	40023800 	.word	0x40023800

080024c8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <HAL_CRC_MspInit+0x38>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d10d      	bne.n	80024f6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4b09      	ldr	r3, [pc, #36]	; (8002504 <HAL_CRC_MspInit+0x3c>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	4a08      	ldr	r2, [pc, #32]	; (8002504 <HAL_CRC_MspInit+0x3c>)
 80024e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024e8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_CRC_MspInit+0x3c>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80024f6:	bf00      	nop
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	40023000 	.word	0x40023000
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <HAL_CRYP_MspInit+0x38>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d10d      	bne.n	8002536 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_CRYP_MspInit+0x3c>)
 8002520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002522:	4a08      	ldr	r2, [pc, #32]	; (8002544 <HAL_CRYP_MspInit+0x3c>)
 8002524:	f043 0310 	orr.w	r3, r3, #16
 8002528:	6353      	str	r3, [r2, #52]	; 0x34
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <HAL_CRYP_MspInit+0x3c>)
 800252c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8002536:	bf00      	nop
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	50060000 	.word	0x50060000
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_HASH_MspInit>:
* This function configures the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_HASH_MspInit+0x30>)
 8002556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002558:	4a07      	ldr	r2, [pc, #28]	; (8002578 <HAL_HASH_MspInit+0x30>)
 800255a:	f043 0320 	orr.w	r3, r3, #32
 800255e:	6353      	str	r3, [r2, #52]	; 0x34
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_HASH_MspInit+0x30>)
 8002562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002564:	f003 0320 	and.w	r3, r3, #32
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */

}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40023800 	.word	0x40023800

0800257c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	; 0x28
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a19      	ldr	r2, [pc, #100]	; (8002600 <HAL_I2C_MspInit+0x84>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d12b      	bne.n	80025f6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	4b18      	ldr	r3, [pc, #96]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a17      	ldr	r2, [pc, #92]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b15      	ldr	r3, [pc, #84]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ba:	23c0      	movs	r3, #192	; 0xc0
 80025bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025be:	2312      	movs	r3, #18
 80025c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025c2:	2301      	movs	r3, #1
 80025c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c6:	2303      	movs	r3, #3
 80025c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025ca:	2304      	movs	r3, #4
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ce:	f107 0314 	add.w	r3, r7, #20
 80025d2:	4619      	mov	r1, r3
 80025d4:	480c      	ldr	r0, [pc, #48]	; (8002608 <HAL_I2C_MspInit+0x8c>)
 80025d6:	f000 fb55 	bl	8002c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	4b09      	ldr	r3, [pc, #36]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	4a08      	ldr	r2, [pc, #32]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025e8:	6413      	str	r3, [r2, #64]	; 0x40
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_I2C_MspInit+0x88>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80025f6:	bf00      	nop
 80025f8:	3728      	adds	r7, #40	; 0x28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40005400 	.word	0x40005400
 8002604:	40023800 	.word	0x40023800
 8002608:	40020400 	.word	0x40020400

0800260c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <HAL_RNG_MspInit+0x38>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d10d      	bne.n	800263a <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_RNG_MspInit+0x3c>)
 8002624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002626:	4a08      	ldr	r2, [pc, #32]	; (8002648 <HAL_RNG_MspInit+0x3c>)
 8002628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800262c:	6353      	str	r3, [r2, #52]	; 0x34
 800262e:	4b06      	ldr	r3, [pc, #24]	; (8002648 <HAL_RNG_MspInit+0x3c>)
 8002630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	50060800 	.word	0x50060800
 8002648:	40023800 	.word	0x40023800

0800264c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0e      	ldr	r2, [pc, #56]	; (8002694 <HAL_TIM_Base_MspInit+0x48>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d115      	bne.n	800268a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <HAL_TIM_Base_MspInit+0x4c>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	4a0c      	ldr	r2, [pc, #48]	; (8002698 <HAL_TIM_Base_MspInit+0x4c>)
 8002668:	f043 0310 	orr.w	r3, r3, #16
 800266c:	6413      	str	r3, [r2, #64]	; 0x40
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <HAL_TIM_Base_MspInit+0x4c>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f003 0310 	and.w	r3, r3, #16
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2036      	movs	r0, #54	; 0x36
 8002680:	f000 fa77 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002684:	2036      	movs	r0, #54	; 0x36
 8002686:	f000 fa90 	bl	8002baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800268a:	bf00      	nop
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40001000 	.word	0x40001000
 8002698:	40023800 	.word	0x40023800

0800269c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr

080026a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026ac:	e7fe      	b.n	80026ac <HardFault_Handler+0x4>

080026ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026ae:	b480      	push	{r7}
 80026b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026b2:	e7fe      	b.n	80026b2 <MemManage_Handler+0x4>

080026b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026b8:	e7fe      	b.n	80026b8 <BusFault_Handler+0x4>

080026ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026be:	e7fe      	b.n	80026be <UsageFault_Handler+0x4>

080026c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr

080026cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr

080026e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e8:	f000 f92e 	bl	8002948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80026f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80026f8:	f000 fc62 	bl	8002fc0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80026fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002700:	f000 fc5e 	bl	8002fc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002704:	bf00      	nop
 8002706:	bd80      	pop	{r7, pc}

08002708 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800270c:	4819      	ldr	r0, [pc, #100]	; (8002774 <TIM6_DAC_IRQHandler+0x6c>)
 800270e:	f003 fc4e 	bl	8005fae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  if(tim6_counter<2)
 8002712:	4b19      	ldr	r3, [pc, #100]	; (8002778 <TIM6_DAC_IRQHandler+0x70>)
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d806      	bhi.n	8002728 <TIM6_DAC_IRQHandler+0x20>
  {
	  tim6_counter++;
 800271a:	4b17      	ldr	r3, [pc, #92]	; (8002778 <TIM6_DAC_IRQHandler+0x70>)
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	3301      	adds	r3, #1
 8002720:	b29a      	uxth	r2, r3
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <TIM6_DAC_IRQHandler+0x70>)
 8002724:	801a      	strh	r2, [r3, #0]
	  leftButtonStatus=0;
	  rightButtonStatus=0;
	  bothButtonStatus=0;
  }
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002726:	e022      	b.n	800276e <TIM6_DAC_IRQHandler+0x66>
	  HAL_TIM_Base_Stop(&htim6);
 8002728:	4812      	ldr	r0, [pc, #72]	; (8002774 <TIM6_DAC_IRQHandler+0x6c>)
 800272a:	f003 fbf3 	bl	8005f14 <HAL_TIM_Base_Stop>
	  tim6_counter=0;
 800272e:	4b12      	ldr	r3, [pc, #72]	; (8002778 <TIM6_DAC_IRQHandler+0x70>)
 8002730:	2200      	movs	r2, #0
 8002732:	801a      	strh	r2, [r3, #0]
	  if(bothButtonStatus)
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <TIM6_DAC_IRQHandler+0x74>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <TIM6_DAC_IRQHandler+0x3a>
		 bothButtonActions();
 800273c:	f7ff fac4 	bl	8001cc8 <bothButtonActions>
 8002740:	e00c      	b.n	800275c <TIM6_DAC_IRQHandler+0x54>
	  else if (leftButtonStatus)
 8002742:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <TIM6_DAC_IRQHandler+0x78>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d002      	beq.n	8002750 <TIM6_DAC_IRQHandler+0x48>
		 leftButtonActions();
 800274a:	f7ff f9db 	bl	8001b04 <leftButtonActions>
 800274e:	e005      	b.n	800275c <TIM6_DAC_IRQHandler+0x54>
	  } else if (rightButtonStatus)
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <TIM6_DAC_IRQHandler+0x7c>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <TIM6_DAC_IRQHandler+0x54>
		 rightButtonActions();
 8002758:	f7ff fa44 	bl	8001be4 <rightButtonActions>
	  leftButtonStatus=0;
 800275c:	4b08      	ldr	r3, [pc, #32]	; (8002780 <TIM6_DAC_IRQHandler+0x78>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
	  rightButtonStatus=0;
 8002762:	4b08      	ldr	r3, [pc, #32]	; (8002784 <TIM6_DAC_IRQHandler+0x7c>)
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
	  bothButtonStatus=0;
 8002768:	4b04      	ldr	r3, [pc, #16]	; (800277c <TIM6_DAC_IRQHandler+0x74>)
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20001130 	.word	0x20001130
 8002778:	20001064 	.word	0x20001064
 800277c:	2000104c 	.word	0x2000104c
 8002780:	20001054 	.word	0x20001054
 8002784:	20001060 	.word	0x20001060

08002788 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800278c:	4802      	ldr	r0, [pc, #8]	; (8002798 <OTG_FS_IRQHandler+0x10>)
 800278e:	f001 fe94 	bl	80044ba <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20002508 	.word	0x20002508

0800279c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <_sbrk+0x50>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d102      	bne.n	80027b2 <_sbrk+0x16>
		heap_end = &end;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <_sbrk+0x50>)
 80027ae:	4a10      	ldr	r2, [pc, #64]	; (80027f0 <_sbrk+0x54>)
 80027b0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <_sbrk+0x50>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <_sbrk+0x50>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4413      	add	r3, r2
 80027c0:	466a      	mov	r2, sp
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d907      	bls.n	80027d6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80027c6:	f007 f96f 	bl	8009aa8 <__errno>
 80027ca:	4602      	mov	r2, r0
 80027cc:	230c      	movs	r3, #12
 80027ce:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80027d0:	f04f 33ff 	mov.w	r3, #4294967295
 80027d4:	e006      	b.n	80027e4 <_sbrk+0x48>
	}

	heap_end += incr;
 80027d6:	4b05      	ldr	r3, [pc, #20]	; (80027ec <_sbrk+0x50>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	4a03      	ldr	r2, [pc, #12]	; (80027ec <_sbrk+0x50>)
 80027e0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80027e2:	68fb      	ldr	r3, [r7, #12]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000f4c 	.word	0x20000f4c
 80027f0:	20002910 	.word	0x20002910

080027f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <SystemInit+0x50>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a11      	ldr	r2, [pc, #68]	; (8002844 <SystemInit+0x50>)
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <SystemInit+0x50>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800280a:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <SystemInit+0x50>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a0d      	ldr	r2, [pc, #52]	; (8002844 <SystemInit+0x50>)
 8002810:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002818:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <SystemInit+0x50>)
 800281c:	4a0a      	ldr	r2, [pc, #40]	; (8002848 <SystemInit+0x54>)
 800281e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002820:	4b08      	ldr	r3, [pc, #32]	; (8002844 <SystemInit+0x50>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a07      	ldr	r2, [pc, #28]	; (8002844 <SystemInit+0x50>)
 8002826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800282a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <SystemInit+0x50>)
 800282e:	2200      	movs	r2, #0
 8002830:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <SystemInit+0x58>)
 8002834:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002838:	609a      	str	r2, [r3, #8]
#endif
}
 800283a:	bf00      	nop
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40023800 	.word	0x40023800
 8002848:	24003010 	.word	0x24003010
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002850:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002888 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002854:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002856:	e003      	b.n	8002860 <LoopCopyDataInit>

08002858 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002858:	4b0c      	ldr	r3, [pc, #48]	; (800288c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800285a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800285c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800285e:	3104      	adds	r1, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002860:	480b      	ldr	r0, [pc, #44]	; (8002890 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002862:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002864:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002866:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002868:	d3f6      	bcc.n	8002858 <CopyDataInit>
  ldr  r2, =_sbss
 800286a:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800286c:	e002      	b.n	8002874 <LoopFillZerobss>

0800286e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800286e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002870:	f842 3b04 	str.w	r3, [r2], #4

08002874 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002876:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002878:	d3f9      	bcc.n	800286e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800287a:	f7ff ffbb 	bl	80027f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800287e:	f007 f919 	bl	8009ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002882:	f7fe ff2d 	bl	80016e0 <main>
  bx  lr    
 8002886:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002888:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800288c:	0800ca24 	.word	0x0800ca24
  ldr  r0, =_sdata
 8002890:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002894:	20000b18 	.word	0x20000b18
  ldr  r2, =_sbss
 8002898:	20000b18 	.word	0x20000b18
  ldr  r3, = _ebss
 800289c:	2000290c 	.word	0x2000290c

080028a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a0:	e7fe      	b.n	80028a0 <ADC_IRQHandler>
	...

080028a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028a8:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <HAL_Init+0x40>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0d      	ldr	r2, [pc, #52]	; (80028e4 <HAL_Init+0x40>)
 80028ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_Init+0x40>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <HAL_Init+0x40>)
 80028ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <HAL_Init+0x40>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a07      	ldr	r2, [pc, #28]	; (80028e4 <HAL_Init+0x40>)
 80028c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028cc:	2003      	movs	r0, #3
 80028ce:	f000 f945 	bl	8002b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028d2:	2000      	movs	r0, #0
 80028d4:	f000 f808 	bl	80028e8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80028d8:	f7ff fdd0 	bl	800247c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023c00 	.word	0x40023c00

080028e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028f0:	4b12      	ldr	r3, [pc, #72]	; (800293c <HAL_InitTick+0x54>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_InitTick+0x58>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	4619      	mov	r1, r3
 80028fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002902:	fbb2 f3f3 	udiv	r3, r2, r3
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f95d 	bl	8002bc6 <HAL_SYSTICK_Config>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e00e      	b.n	8002934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b0f      	cmp	r3, #15
 800291a:	d80a      	bhi.n	8002932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800291c:	2200      	movs	r2, #0
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	f04f 30ff 	mov.w	r0, #4294967295
 8002924:	f000 f925 	bl	8002b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002928:	4a06      	ldr	r2, [pc, #24]	; (8002944 <HAL_InitTick+0x5c>)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	e000      	b.n	8002934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
}
 8002934:	4618      	mov	r0, r3
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000938 	.word	0x20000938
 8002940:	20000940 	.word	0x20000940
 8002944:	2000093c 	.word	0x2000093c

08002948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <HAL_IncTick+0x1c>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	4b05      	ldr	r3, [pc, #20]	; (8002968 <HAL_IncTick+0x20>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4413      	add	r3, r2
 8002958:	4a03      	ldr	r2, [pc, #12]	; (8002968 <HAL_IncTick+0x20>)
 800295a:	6013      	str	r3, [r2, #0]
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr
 8002964:	20000940 	.word	0x20000940
 8002968:	200011c0 	.word	0x200011c0

0800296c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return uwTick;
 8002970:	4b02      	ldr	r3, [pc, #8]	; (800297c <HAL_GetTick+0x10>)
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr
 800297c:	200011c0 	.word	0x200011c0

08002980 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002988:	f7ff fff0 	bl	800296c <HAL_GetTick>
 800298c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d005      	beq.n	80029a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800299a:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <HAL_Delay+0x40>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4413      	add	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029a6:	bf00      	nop
 80029a8:	f7ff ffe0 	bl	800296c <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d8f7      	bhi.n	80029a8 <HAL_Delay+0x28>
  {
  }
}
 80029b8:	bf00      	nop
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000940 	.word	0x20000940

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	db0b      	blt.n	8002a52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	f003 021f 	and.w	r2, r3, #31
 8002a40:	4906      	ldr	r1, [pc, #24]	; (8002a5c <__NVIC_EnableIRQ+0x34>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2001      	movs	r0, #1
 8002a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	e000e100 	.word	0xe000e100

08002a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	6039      	str	r1, [r7, #0]
 8002a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	db0a      	blt.n	8002a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	490c      	ldr	r1, [pc, #48]	; (8002aac <__NVIC_SetPriority+0x4c>)
 8002a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7e:	0112      	lsls	r2, r2, #4
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	440b      	add	r3, r1
 8002a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a88:	e00a      	b.n	8002aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4908      	ldr	r1, [pc, #32]	; (8002ab0 <__NVIC_SetPriority+0x50>)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3b04      	subs	r3, #4
 8002a98:	0112      	lsls	r2, r2, #4
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	761a      	strb	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000e100 	.word	0xe000e100
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b089      	sub	sp, #36	; 0x24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f1c3 0307 	rsb	r3, r3, #7
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	bf28      	it	cs
 8002ad2:	2304      	movcs	r3, #4
 8002ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d902      	bls.n	8002ae4 <NVIC_EncodePriority+0x30>
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3b03      	subs	r3, #3
 8002ae2:	e000      	b.n	8002ae6 <NVIC_EncodePriority+0x32>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43da      	mvns	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	401a      	ands	r2, r3
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002afc:	f04f 31ff 	mov.w	r1, #4294967295
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa01 f303 	lsl.w	r3, r1, r3
 8002b06:	43d9      	mvns	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b0c:	4313      	orrs	r3, r2
         );
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3724      	adds	r7, #36	; 0x24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b28:	d301      	bcc.n	8002b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e00f      	b.n	8002b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	; (8002b58 <SysTick_Config+0x40>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b36:	210f      	movs	r1, #15
 8002b38:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3c:	f7ff ff90 	bl	8002a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b40:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <SysTick_Config+0x40>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b46:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <SysTick_Config+0x40>)
 8002b48:	2207      	movs	r2, #7
 8002b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	e000e010 	.word	0xe000e010

08002b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff ff2d 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b84:	f7ff ff42 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	68b9      	ldr	r1, [r7, #8]
 8002b8e:	6978      	ldr	r0, [r7, #20]
 8002b90:	f7ff ff90 	bl	8002ab4 <NVIC_EncodePriority>
 8002b94:	4602      	mov	r2, r0
 8002b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff ff5f 	bl	8002a60 <__NVIC_SetPriority>
}
 8002ba2:	bf00      	nop
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b082      	sub	sp, #8
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff ff35 	bl	8002a28 <__NVIC_EnableIRQ>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b082      	sub	sp, #8
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff ffa2 	bl	8002b18 <SysTick_Config>
 8002bd4:	4603      	mov	r3, r0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b082      	sub	sp, #8
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e00e      	b.n	8002c0e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	795b      	ldrb	r3, [r3, #5]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d105      	bne.n	8002c06 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff fc61 	bl	80024c8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if(hcryp == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e028      	b.n	8002c7a <HAL_CRYP_Init+0x64>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d106      	bne.n	8002c42 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff fc63 	bl	8002508 <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE|CRYP_CR_KEYSIZE|CRYP_CR_ALGOMODE, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f423 717e 	bic.w	r1, r3, #1016	; 0x3f8
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Return function status */
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b087      	sub	sp, #28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c92:	e16f      	b.n	8002f74 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 8161 	beq.w	8002f6e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d00b      	beq.n	8002ccc <HAL_GPIO_Init+0x48>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d007      	beq.n	8002ccc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc0:	2b11      	cmp	r3, #17
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b12      	cmp	r3, #18
 8002cca:	d130      	bne.n	8002d2e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	2203      	movs	r2, #3
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d02:	2201      	movs	r2, #1
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	091b      	lsrs	r3, r3, #4
 8002d18:	f003 0201 	and.w	r2, r3, #1
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	2203      	movs	r2, #3
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4013      	ands	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d003      	beq.n	8002d6e <HAL_GPIO_Init+0xea>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b12      	cmp	r3, #18
 8002d6c:	d123      	bne.n	8002db6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	08da      	lsrs	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3208      	adds	r2, #8
 8002d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	220f      	movs	r2, #15
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	691a      	ldr	r2, [r3, #16]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	08da      	lsrs	r2, r3, #3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3208      	adds	r2, #8
 8002db0:	6939      	ldr	r1, [r7, #16]
 8002db2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	2203      	movs	r2, #3
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0203 	and.w	r2, r3, #3
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 80bb 	beq.w	8002f6e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	4b64      	ldr	r3, [pc, #400]	; (8002f90 <HAL_GPIO_Init+0x30c>)
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e00:	4a63      	ldr	r2, [pc, #396]	; (8002f90 <HAL_GPIO_Init+0x30c>)
 8002e02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e06:	6453      	str	r3, [r2, #68]	; 0x44
 8002e08:	4b61      	ldr	r3, [pc, #388]	; (8002f90 <HAL_GPIO_Init+0x30c>)
 8002e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e14:	4a5f      	ldr	r2, [pc, #380]	; (8002f94 <HAL_GPIO_Init+0x310>)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	089b      	lsrs	r3, r3, #2
 8002e1a:	3302      	adds	r3, #2
 8002e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	f003 0303 	and.w	r3, r3, #3
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	220f      	movs	r2, #15
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4013      	ands	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a57      	ldr	r2, [pc, #348]	; (8002f98 <HAL_GPIO_Init+0x314>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d031      	beq.n	8002ea4 <HAL_GPIO_Init+0x220>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a56      	ldr	r2, [pc, #344]	; (8002f9c <HAL_GPIO_Init+0x318>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d02b      	beq.n	8002ea0 <HAL_GPIO_Init+0x21c>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a55      	ldr	r2, [pc, #340]	; (8002fa0 <HAL_GPIO_Init+0x31c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d025      	beq.n	8002e9c <HAL_GPIO_Init+0x218>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a54      	ldr	r2, [pc, #336]	; (8002fa4 <HAL_GPIO_Init+0x320>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d01f      	beq.n	8002e98 <HAL_GPIO_Init+0x214>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a53      	ldr	r2, [pc, #332]	; (8002fa8 <HAL_GPIO_Init+0x324>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d019      	beq.n	8002e94 <HAL_GPIO_Init+0x210>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a52      	ldr	r2, [pc, #328]	; (8002fac <HAL_GPIO_Init+0x328>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d013      	beq.n	8002e90 <HAL_GPIO_Init+0x20c>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a51      	ldr	r2, [pc, #324]	; (8002fb0 <HAL_GPIO_Init+0x32c>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d00d      	beq.n	8002e8c <HAL_GPIO_Init+0x208>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a50      	ldr	r2, [pc, #320]	; (8002fb4 <HAL_GPIO_Init+0x330>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d007      	beq.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a4f      	ldr	r2, [pc, #316]	; (8002fb8 <HAL_GPIO_Init+0x334>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d101      	bne.n	8002e84 <HAL_GPIO_Init+0x200>
 8002e80:	2308      	movs	r3, #8
 8002e82:	e010      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e84:	2309      	movs	r3, #9
 8002e86:	e00e      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e88:	2307      	movs	r3, #7
 8002e8a:	e00c      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e8c:	2306      	movs	r3, #6
 8002e8e:	e00a      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e90:	2305      	movs	r3, #5
 8002e92:	e008      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e94:	2304      	movs	r3, #4
 8002e96:	e006      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e004      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e002      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e000      	b.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	f002 0203 	and.w	r2, r2, #3
 8002eac:	0092      	lsls	r2, r2, #2
 8002eae:	4093      	lsls	r3, r2
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002eb8:	4936      	ldr	r1, [pc, #216]	; (8002f94 <HAL_GPIO_Init+0x310>)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002ee2:	693a      	ldr	r2, [r7, #16]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002eea:	4a34      	ldr	r2, [pc, #208]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ef0:	4b32      	ldr	r3, [pc, #200]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002f14:	4a29      	ldr	r2, [pc, #164]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f1a:	4b28      	ldr	r3, [pc, #160]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4013      	ands	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f3e:	4a1f      	ldr	r2, [pc, #124]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f44:	4b1d      	ldr	r3, [pc, #116]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4013      	ands	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002f68:	4a14      	ldr	r2, [pc, #80]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	3301      	adds	r3, #1
 8002f72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f47f ae88 	bne.w	8002c94 <HAL_GPIO_Init+0x10>
  }
}
 8002f84:	bf00      	nop
 8002f86:	371c      	adds	r7, #28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800
 8002f94:	40013800 	.word	0x40013800
 8002f98:	40020000 	.word	0x40020000
 8002f9c:	40020400 	.word	0x40020400
 8002fa0:	40020800 	.word	0x40020800
 8002fa4:	40020c00 	.word	0x40020c00
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40021400 	.word	0x40021400
 8002fb0:	40021800 	.word	0x40021800
 8002fb4:	40021c00 	.word	0x40021c00
 8002fb8:	40022000 	.word	0x40022000
 8002fbc:	40013c00 	.word	0x40013c00

08002fc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002fca:	4b08      	ldr	r3, [pc, #32]	; (8002fec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fcc:	695a      	ldr	r2, [r3, #20]
 8002fce:	88fb      	ldrh	r3, [r7, #6]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d006      	beq.n	8002fe4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002fd6:	4a05      	ldr	r2, [pc, #20]	; (8002fec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fd8:	88fb      	ldrh	r3, [r7, #6]
 8002fda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fd3e 	bl	8001a60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40013c00 	.word	0x40013c00

08002ff0 <HAL_HASH_Init>:
  *         other configuration bits are set by HASH or HMAC processing APIs.
  * @param  hhash: HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if(hhash == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e039      	b.n	8003076 <HAL_HASH_Init+0x86>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if(hhash->State == HAL_HASH_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7ff fa96 	bl	8002548 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

    /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	625a      	str	r2, [r3, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <HAL_HASH_Init+0x90>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4909      	ldr	r1, [pc, #36]	; (8003080 <HAL_HASH_Init+0x90>)
 800305a:	4313      	orrs	r3, r2
 800305c:	600b      	str	r3, [r1, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	50060400 	.word	0x50060400

08003084 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e11f      	b.n	80032d6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d106      	bne.n	80030b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7ff fa66 	bl	800257c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2224      	movs	r2, #36	; 0x24
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0201 	bic.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030e8:	f002 fe16 	bl	8005d18 <HAL_RCC_GetPCLK1Freq>
 80030ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4a7b      	ldr	r2, [pc, #492]	; (80032e0 <HAL_I2C_Init+0x25c>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d807      	bhi.n	8003108 <HAL_I2C_Init+0x84>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4a7a      	ldr	r2, [pc, #488]	; (80032e4 <HAL_I2C_Init+0x260>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	bf94      	ite	ls
 8003100:	2301      	movls	r3, #1
 8003102:	2300      	movhi	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	e006      	b.n	8003116 <HAL_I2C_Init+0x92>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4a77      	ldr	r2, [pc, #476]	; (80032e8 <HAL_I2C_Init+0x264>)
 800310c:	4293      	cmp	r3, r2
 800310e:	bf94      	ite	ls
 8003110:	2301      	movls	r3, #1
 8003112:	2300      	movhi	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e0db      	b.n	80032d6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4a72      	ldr	r2, [pc, #456]	; (80032ec <HAL_I2C_Init+0x268>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	0c9b      	lsrs	r3, r3, #18
 8003128:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	430a      	orrs	r2, r1
 800313c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	4a64      	ldr	r2, [pc, #400]	; (80032e0 <HAL_I2C_Init+0x25c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d802      	bhi.n	8003158 <HAL_I2C_Init+0xd4>
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	3301      	adds	r3, #1
 8003156:	e009      	b.n	800316c <HAL_I2C_Init+0xe8>
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	4a63      	ldr	r2, [pc, #396]	; (80032f0 <HAL_I2C_Init+0x26c>)
 8003164:	fba2 2303 	umull	r2, r3, r2, r3
 8003168:	099b      	lsrs	r3, r3, #6
 800316a:	3301      	adds	r3, #1
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	430b      	orrs	r3, r1
 8003172:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800317e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	4956      	ldr	r1, [pc, #344]	; (80032e0 <HAL_I2C_Init+0x25c>)
 8003188:	428b      	cmp	r3, r1
 800318a:	d80d      	bhi.n	80031a8 <HAL_I2C_Init+0x124>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	1e59      	subs	r1, r3, #1
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	fbb1 f3f3 	udiv	r3, r1, r3
 800319a:	3301      	adds	r3, #1
 800319c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	bf38      	it	cc
 80031a4:	2304      	movcc	r3, #4
 80031a6:	e04f      	b.n	8003248 <HAL_I2C_Init+0x1c4>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d111      	bne.n	80031d4 <HAL_I2C_Init+0x150>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	1e58      	subs	r0, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6859      	ldr	r1, [r3, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	440b      	add	r3, r1
 80031be:	fbb0 f3f3 	udiv	r3, r0, r3
 80031c2:	3301      	adds	r3, #1
 80031c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e012      	b.n	80031fa <HAL_I2C_Init+0x176>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	1e58      	subs	r0, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6859      	ldr	r1, [r3, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	0099      	lsls	r1, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ea:	3301      	adds	r3, #1
 80031ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf0c      	ite	eq
 80031f4:	2301      	moveq	r3, #1
 80031f6:	2300      	movne	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Init+0x17e>
 80031fe:	2301      	movs	r3, #1
 8003200:	e022      	b.n	8003248 <HAL_I2C_Init+0x1c4>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10e      	bne.n	8003228 <HAL_I2C_Init+0x1a4>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1e58      	subs	r0, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6859      	ldr	r1, [r3, #4]
 8003212:	460b      	mov	r3, r1
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	440b      	add	r3, r1
 8003218:	fbb0 f3f3 	udiv	r3, r0, r3
 800321c:	3301      	adds	r3, #1
 800321e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003226:	e00f      	b.n	8003248 <HAL_I2C_Init+0x1c4>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1e58      	subs	r0, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6859      	ldr	r1, [r3, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	0099      	lsls	r1, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	fbb0 f3f3 	udiv	r3, r0, r3
 800323e:	3301      	adds	r3, #1
 8003240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003244:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	6809      	ldr	r1, [r1, #0]
 800324c:	4313      	orrs	r3, r2
 800324e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69da      	ldr	r2, [r3, #28]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003276:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6911      	ldr	r1, [r2, #16]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	68d2      	ldr	r2, [r2, #12]
 8003282:	4311      	orrs	r1, r2
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6812      	ldr	r2, [r2, #0]
 8003288:	430b      	orrs	r3, r1
 800328a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695a      	ldr	r2, [r3, #20]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2220      	movs	r2, #32
 80032c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	000186a0 	.word	0x000186a0
 80032e4:	001e847f 	.word	0x001e847f
 80032e8:	003d08ff 	.word	0x003d08ff
 80032ec:	431bde83 	.word	0x431bde83
 80032f0:	10624dd3 	.word	0x10624dd3

080032f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af02      	add	r7, sp, #8
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	4608      	mov	r0, r1
 80032fe:	4611      	mov	r1, r2
 8003300:	461a      	mov	r2, r3
 8003302:	4603      	mov	r3, r0
 8003304:	817b      	strh	r3, [r7, #10]
 8003306:	460b      	mov	r3, r1
 8003308:	813b      	strh	r3, [r7, #8]
 800330a:	4613      	mov	r3, r2
 800330c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800330e:	f7ff fb2d 	bl	800296c <HAL_GetTick>
 8003312:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b20      	cmp	r3, #32
 800331e:	f040 80d9 	bne.w	80034d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	2319      	movs	r3, #25
 8003328:	2201      	movs	r2, #1
 800332a:	496d      	ldr	r1, [pc, #436]	; (80034e0 <HAL_I2C_Mem_Write+0x1ec>)
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 fda9 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
 800333a:	e0cc      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003342:	2b01      	cmp	r3, #1
 8003344:	d101      	bne.n	800334a <HAL_I2C_Mem_Write+0x56>
 8003346:	2302      	movs	r3, #2
 8003348:	e0c5      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b01      	cmp	r3, #1
 800335e:	d007      	beq.n	8003370 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2221      	movs	r2, #33	; 0x21
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2240      	movs	r2, #64	; 0x40
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a3a      	ldr	r2, [r7, #32]
 800339a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4a4d      	ldr	r2, [pc, #308]	; (80034e4 <HAL_I2C_Mem_Write+0x1f0>)
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033b2:	88f8      	ldrh	r0, [r7, #6]
 80033b4:	893a      	ldrh	r2, [r7, #8]
 80033b6:	8979      	ldrh	r1, [r7, #10]
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	4603      	mov	r3, r0
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 fbe4 	bl	8003b90 <I2C_RequestMemoryWrite>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d052      	beq.n	8003474 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e081      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 fe2a 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00d      	beq.n	80033fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d107      	bne.n	80033fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e06b      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003402:	781a      	ldrb	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	2b04      	cmp	r3, #4
 800343a:	d11b      	bne.n	8003474 <HAL_I2C_Mem_Write+0x180>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003440:	2b00      	cmp	r3, #0
 8003442:	d017      	beq.n	8003474 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	781a      	ldrb	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1aa      	bne.n	80033d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 fe16 	bl	80040b2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00d      	beq.n	80034a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	2b04      	cmp	r3, #4
 8003492:	d107      	bne.n	80034a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e016      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	e000      	b.n	80034d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80034d4:	2302      	movs	r3, #2
  }
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	00100002 	.word	0x00100002
 80034e4:	ffff0000 	.word	0xffff0000

080034e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08c      	sub	sp, #48	; 0x30
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	4608      	mov	r0, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	461a      	mov	r2, r3
 80034f6:	4603      	mov	r3, r0
 80034f8:	817b      	strh	r3, [r7, #10]
 80034fa:	460b      	mov	r3, r1
 80034fc:	813b      	strh	r3, [r7, #8]
 80034fe:	4613      	mov	r3, r2
 8003500:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003502:	f7ff fa33 	bl	800296c <HAL_GetTick>
 8003506:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b20      	cmp	r3, #32
 8003512:	f040 8208 	bne.w	8003926 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	2319      	movs	r3, #25
 800351c:	2201      	movs	r2, #1
 800351e:	497b      	ldr	r1, [pc, #492]	; (800370c <HAL_I2C_Mem_Read+0x224>)
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 fcaf 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800352c:	2302      	movs	r3, #2
 800352e:	e1fb      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_I2C_Mem_Read+0x56>
 800353a:	2302      	movs	r3, #2
 800353c:	e1f4      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b01      	cmp	r3, #1
 8003552:	d007      	beq.n	8003564 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0201 	orr.w	r2, r2, #1
 8003562:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003572:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2222      	movs	r2, #34	; 0x22
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2240      	movs	r2, #64	; 0x40
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800358e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003594:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4a5b      	ldr	r2, [pc, #364]	; (8003710 <HAL_I2C_Mem_Read+0x228>)
 80035a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035a6:	88f8      	ldrh	r0, [r7, #6]
 80035a8:	893a      	ldrh	r2, [r7, #8]
 80035aa:	8979      	ldrh	r1, [r7, #10]
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	4603      	mov	r3, r0
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 fb7e 	bl	8003cb8 <I2C_RequestMemoryRead>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e1b0      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d113      	bne.n	80035f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ce:	2300      	movs	r3, #0
 80035d0:	623b      	str	r3, [r7, #32]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	623b      	str	r3, [r7, #32]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	623b      	str	r3, [r7, #32]
 80035e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035f2:	601a      	str	r2, [r3, #0]
 80035f4:	e184      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d11b      	bne.n	8003636 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800360c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360e:	2300      	movs	r3, #0
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	61fb      	str	r3, [r7, #28]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	61fb      	str	r3, [r7, #28]
 8003622:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	e164      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363a:	2b02      	cmp	r3, #2
 800363c:	d11b      	bne.n	8003676 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800364c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800365c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800365e:	2300      	movs	r3, #0
 8003660:	61bb      	str	r3, [r7, #24]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	61bb      	str	r3, [r7, #24]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	61bb      	str	r3, [r7, #24]
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	e144      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	617b      	str	r3, [r7, #20]
 800368a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800368c:	e138      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003692:	2b03      	cmp	r3, #3
 8003694:	f200 80f1 	bhi.w	800387a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369c:	2b01      	cmp	r3, #1
 800369e:	d123      	bne.n	80036e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 fd45 	bl	8004134 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e139      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	691a      	ldr	r2, [r3, #16]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d0:	3b01      	subs	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036dc:	b29b      	uxth	r3, r3
 80036de:	3b01      	subs	r3, #1
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036e6:	e10b      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d14e      	bne.n	800378e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f6:	2200      	movs	r2, #0
 80036f8:	4906      	ldr	r1, [pc, #24]	; (8003714 <HAL_I2C_Mem_Read+0x22c>)
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 fbc2 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d008      	beq.n	8003718 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e10e      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
 800370a:	bf00      	nop
 800370c:	00100002 	.word	0x00100002
 8003710:	ffff0000 	.word	0xffff0000
 8003714:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	1c5a      	adds	r2, r3, #1
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003750:	b29b      	uxth	r3, r3
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	691a      	ldr	r2, [r3, #16]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800378c:	e0b8      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800378e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003794:	2200      	movs	r2, #0
 8003796:	4966      	ldr	r1, [pc, #408]	; (8003930 <HAL_I2C_Mem_Read+0x448>)
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 fb73 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e0bf      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	691a      	ldr	r2, [r3, #16]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f0:	2200      	movs	r2, #0
 80037f2:	494f      	ldr	r1, [pc, #316]	; (8003930 <HAL_I2C_Mem_Read+0x448>)
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 fb45 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e091      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003812:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	1c5a      	adds	r2, r3, #1
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383c:	b29b      	uxth	r3, r3
 800383e:	3b01      	subs	r3, #1
 8003840:	b29a      	uxth	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003858:	1c5a      	adds	r2, r3, #1
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003878:	e042      	b.n	8003900 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800387a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800387c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 fc58 	bl	8004134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e04c      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d118      	bne.n	8003900 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	b2d2      	uxtb	r2, r2
 80038da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	1c5a      	adds	r2, r3, #1
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003904:	2b00      	cmp	r3, #0
 8003906:	f47f aec2 	bne.w	800368e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	e000      	b.n	8003928 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003926:	2302      	movs	r3, #2
  }
}
 8003928:	4618      	mov	r0, r3
 800392a:	3728      	adds	r7, #40	; 0x28
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	00010004 	.word	0x00010004

08003934 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08a      	sub	sp, #40	; 0x28
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	607a      	str	r2, [r7, #4]
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	460b      	mov	r3, r1
 8003942:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003944:	f7ff f812 	bl	800296c <HAL_GetTick>
 8003948:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800394a:	2301      	movs	r3, #1
 800394c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b20      	cmp	r3, #32
 8003958:	f040 8110 	bne.w	8003b7c <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	2319      	movs	r3, #25
 8003962:	2201      	movs	r2, #1
 8003964:	4988      	ldr	r1, [pc, #544]	; (8003b88 <HAL_I2C_IsDeviceReady+0x254>)
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 fa8c 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
 8003974:	e103      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397c:	2b01      	cmp	r3, #1
 800397e:	d101      	bne.n	8003984 <HAL_I2C_IsDeviceReady+0x50>
 8003980:	2302      	movs	r3, #2
 8003982:	e0fc      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b01      	cmp	r3, #1
 8003998:	d007      	beq.n	80039aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f042 0201 	orr.w	r2, r2, #1
 80039a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2224      	movs	r2, #36	; 0x24
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4a70      	ldr	r2, [pc, #448]	; (8003b8c <HAL_I2C_IsDeviceReady+0x258>)
 80039cc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fa4a 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00c      	beq.n	8003a10 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d003      	beq.n	8003a0c <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a0a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e0b6      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a10:	897b      	ldrh	r3, [r7, #10]
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	461a      	mov	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a1e:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003a20:	f7fe ffa4 	bl	800296c <HAL_GetTick>
 8003a24:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	bf0c      	ite	eq
 8003a34:	2301      	moveq	r3, #1
 8003a36:	2300      	movne	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4a:	bf0c      	ite	eq
 8003a4c:	2301      	moveq	r3, #1
 8003a4e:	2300      	movne	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003a54:	e025      	b.n	8003aa2 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a56:	f7fe ff89 	bl	800296c <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d302      	bcc.n	8003a6c <HAL_I2C_IsDeviceReady+0x138>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d103      	bne.n	8003a74 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	22a0      	movs	r2, #160	; 0xa0
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	bf0c      	ite	eq
 8003a82:	2301      	moveq	r3, #1
 8003a84:	2300      	movne	r3, #0
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a98:	bf0c      	ite	eq
 8003a9a:	2301      	moveq	r3, #1
 8003a9c:	2300      	movne	r3, #0
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2ba0      	cmp	r3, #160	; 0xa0
 8003aac:	d005      	beq.n	8003aba <HAL_I2C_IsDeviceReady+0x186>
 8003aae:	7dfb      	ldrb	r3, [r7, #23]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d102      	bne.n	8003aba <HAL_I2C_IsDeviceReady+0x186>
 8003ab4:	7dbb      	ldrb	r3, [r7, #22]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0cd      	beq.n	8003a56 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d129      	bne.n	8003b24 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ade:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	2319      	movs	r3, #25
 8003afc:	2201      	movs	r2, #1
 8003afe:	4922      	ldr	r1, [pc, #136]	; (8003b88 <HAL_I2C_IsDeviceReady+0x254>)
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 f9bf 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e036      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003b20:	2300      	movs	r3, #0
 8003b22:	e02c      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b32:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b3c:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	2319      	movs	r3, #25
 8003b44:	2201      	movs	r2, #1
 8003b46:	4910      	ldr	r1, [pc, #64]	; (8003b88 <HAL_I2C_IsDeviceReady+0x254>)
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 f99b 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e012      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	f4ff af33 	bcc.w	80039ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e000      	b.n	8003b7e <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	00100002 	.word	0x00100002
 8003b8c:	ffff0000 	.word	0xffff0000

08003b90 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b088      	sub	sp, #32
 8003b94:	af02      	add	r7, sp, #8
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	4608      	mov	r0, r1
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	817b      	strh	r3, [r7, #10]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	813b      	strh	r3, [r7, #8]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f95c 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00c      	beq.n	8003bec <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e05f      	b.n	8003cac <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bec:	897b      	ldrh	r3, [r7, #10]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bfa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfe:	6a3a      	ldr	r2, [r7, #32]
 8003c00:	492c      	ldr	r1, [pc, #176]	; (8003cb4 <I2C_RequestMemoryWrite+0x124>)
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 f995 	bl	8003f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e04c      	b.n	8003cac <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c12:	2300      	movs	r3, #0
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2a:	6a39      	ldr	r1, [r7, #32]
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 f9ff 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00d      	beq.n	8003c54 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d107      	bne.n	8003c50 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c4e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e02b      	b.n	8003cac <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c54:	88fb      	ldrh	r3, [r7, #6]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d105      	bne.n	8003c66 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5a:	893b      	ldrh	r3, [r7, #8]
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]
 8003c64:	e021      	b.n	8003caa <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c66:	893b      	ldrh	r3, [r7, #8]
 8003c68:	0a1b      	lsrs	r3, r3, #8
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c76:	6a39      	ldr	r1, [r7, #32]
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f9d9 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00d      	beq.n	8003ca0 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d107      	bne.n	8003c9c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c9a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e005      	b.n	8003cac <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ca0:	893b      	ldrh	r3, [r7, #8]
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3718      	adds	r7, #24
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	00010002 	.word	0x00010002

08003cb8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af02      	add	r7, sp, #8
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	4608      	mov	r0, r1
 8003cc2:	4611      	mov	r1, r2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	817b      	strh	r3, [r7, #10]
 8003cca:	460b      	mov	r3, r1
 8003ccc:	813b      	strh	r3, [r7, #8]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ce0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f000 f8c0 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00c      	beq.n	8003d24 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e0a9      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d24:	897b      	ldrh	r3, [r7, #10]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d36:	6a3a      	ldr	r2, [r7, #32]
 8003d38:	4951      	ldr	r1, [pc, #324]	; (8003e80 <I2C_RequestMemoryRead+0x1c8>)
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f8f9 	bl	8003f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e096      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	617b      	str	r3, [r7, #20]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	617b      	str	r3, [r7, #20]
 8003d5e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d62:	6a39      	ldr	r1, [r7, #32]
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 f963 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00d      	beq.n	8003d8c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d107      	bne.n	8003d88 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d86:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e075      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d8c:	88fb      	ldrh	r3, [r7, #6]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d105      	bne.n	8003d9e <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d92:	893b      	ldrh	r3, [r7, #8]
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	611a      	str	r2, [r3, #16]
 8003d9c:	e021      	b.n	8003de2 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d9e:	893b      	ldrh	r3, [r7, #8]
 8003da0:	0a1b      	lsrs	r3, r3, #8
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dae:	6a39      	ldr	r1, [r7, #32]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f93d 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00d      	beq.n	8003dd8 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d107      	bne.n	8003dd4 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e04f      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd8:	893b      	ldrh	r3, [r7, #8]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de4:	6a39      	ldr	r1, [r7, #32]
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f000 f922 	bl	8004030 <I2C_WaitOnTXEFlagUntilTimeout>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00d      	beq.n	8003e0e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d107      	bne.n	8003e0a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e034      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 f82a 	bl	8003e84 <I2C_WaitOnFlagUntilTimeout>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00c      	beq.n	8003e50 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e013      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e50:	897b      	ldrh	r3, [r7, #10]
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	6a3a      	ldr	r2, [r7, #32]
 8003e64:	4906      	ldr	r1, [pc, #24]	; (8003e80 <I2C_RequestMemoryRead+0x1c8>)
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 f863 	bl	8003f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	00010002 	.word	0x00010002

08003e84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e94:	e025      	b.n	8003ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d021      	beq.n	8003ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9e:	f7fe fd65 	bl	800296c <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d302      	bcc.n	8003eb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d116      	bne.n	8003ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f043 0220 	orr.w	r2, r3, #32
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e023      	b.n	8003f2a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	0c1b      	lsrs	r3, r3, #16
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d10d      	bne.n	8003f08 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	43da      	mvns	r2, r3
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	bf0c      	ite	eq
 8003efe:	2301      	moveq	r3, #1
 8003f00:	2300      	movne	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	461a      	mov	r2, r3
 8003f06:	e00c      	b.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	43da      	mvns	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	4013      	ands	r3, r2
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	bf0c      	ite	eq
 8003f1a:	2301      	moveq	r3, #1
 8003f1c:	2300      	movne	r3, #0
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d0b6      	beq.n	8003e96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b084      	sub	sp, #16
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f40:	e051      	b.n	8003fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f50:	d123      	bne.n	8003f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f60:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f6a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2220      	movs	r2, #32
 8003f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e046      	b.n	8004028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d021      	beq.n	8003fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa2:	f7fe fce3 	bl	800296c <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d302      	bcc.n	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d116      	bne.n	8003fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f043 0220 	orr.w	r2, r3, #32
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e020      	b.n	8004028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	0c1b      	lsrs	r3, r3, #16
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d10c      	bne.n	800400a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	43da      	mvns	r2, r3
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	bf14      	ite	ne
 8004002:	2301      	movne	r3, #1
 8004004:	2300      	moveq	r3, #0
 8004006:	b2db      	uxtb	r3, r3
 8004008:	e00b      	b.n	8004022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	43da      	mvns	r2, r3
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	4013      	ands	r3, r2
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	bf14      	ite	ne
 800401c:	2301      	movne	r3, #1
 800401e:	2300      	moveq	r3, #0
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d18d      	bne.n	8003f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800403c:	e02d      	b.n	800409a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f8ce 	bl	80041e0 <I2C_IsAcknowledgeFailed>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e02d      	b.n	80040aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004054:	d021      	beq.n	800409a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004056:	f7fe fc89 	bl	800296c <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	429a      	cmp	r2, r3
 8004064:	d302      	bcc.n	800406c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d116      	bne.n	800409a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2220      	movs	r2, #32
 8004076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e007      	b.n	80040aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a4:	2b80      	cmp	r3, #128	; 0x80
 80040a6:	d1ca      	bne.n	800403e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b084      	sub	sp, #16
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	60f8      	str	r0, [r7, #12]
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040be:	e02d      	b.n	800411c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f88d 	bl	80041e0 <I2C_IsAcknowledgeFailed>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e02d      	b.n	800412c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d021      	beq.n	800411c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d8:	f7fe fc48 	bl	800296c <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d116      	bne.n	800411c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	f043 0220 	orr.w	r2, r3, #32
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e007      	b.n	800412c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	2b04      	cmp	r3, #4
 8004128:	d1ca      	bne.n	80040c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004140:	e042      	b.n	80041c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b10      	cmp	r3, #16
 800414e:	d119      	bne.n	8004184 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0210 	mvn.w	r2, #16
 8004158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e029      	b.n	80041d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004184:	f7fe fbf2 	bl	800296c <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	429a      	cmp	r2, r3
 8004192:	d302      	bcc.n	800419a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d116      	bne.n	80041c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b4:	f043 0220 	orr.w	r2, r3, #32
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e007      	b.n	80041d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d2:	2b40      	cmp	r3, #64	; 0x40
 80041d4:	d1b5      	bne.n	8004142 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041f6:	d11b      	bne.n	8004230 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004200:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421c:	f043 0204 	orr.w	r2, r3, #4
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e000      	b.n	8004232 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr

0800423c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800423c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800423e:	b08f      	sub	sp, #60	; 0x3c
 8004240:	af0a      	add	r7, sp, #40	; 0x28
 8004242:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e10f      	b.n	800446e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d106      	bne.n	800426e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f005 f91f 	bl	80094ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2203      	movs	r2, #3
 8004272:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d102      	bne.n	8004288 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4618      	mov	r0, r3
 800428e:	f002 f9c1 	bl	8006614 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	687e      	ldr	r6, [r7, #4]
 800429a:	466d      	mov	r5, sp
 800429c:	f106 0410 	add.w	r4, r6, #16
 80042a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80042b0:	1d33      	adds	r3, r6, #4
 80042b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042b4:	6838      	ldr	r0, [r7, #0]
 80042b6:	f002 f8a3 	bl	8006400 <USB_CoreInit>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d005      	beq.n	80042cc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e0d0      	b.n	800446e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2100      	movs	r1, #0
 80042d2:	4618      	mov	r0, r3
 80042d4:	f002 f9ae 	bl	8006634 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042d8:	2300      	movs	r3, #0
 80042da:	73fb      	strb	r3, [r7, #15]
 80042dc:	e04a      	b.n	8004374 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	333d      	adds	r3, #61	; 0x3d
 80042ee:	2201      	movs	r2, #1
 80042f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042f2:	7bfa      	ldrb	r2, [r7, #15]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	333c      	adds	r3, #60	; 0x3c
 8004302:	7bfa      	ldrb	r2, [r7, #15]
 8004304:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004306:	7bfa      	ldrb	r2, [r7, #15]
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	b298      	uxth	r0, r3
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	4613      	mov	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	3342      	adds	r3, #66	; 0x42
 800431a:	4602      	mov	r2, r0
 800431c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800431e:	7bfa      	ldrb	r2, [r7, #15]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	333f      	adds	r3, #63	; 0x3f
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	00db      	lsls	r3, r3, #3
 800433a:	1a9b      	subs	r3, r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	3344      	adds	r3, #68	; 0x44
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004346:	7bfa      	ldrb	r2, [r7, #15]
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	4613      	mov	r3, r2
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	1a9b      	subs	r3, r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	440b      	add	r3, r1
 8004354:	3348      	adds	r3, #72	; 0x48
 8004356:	2200      	movs	r2, #0
 8004358:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800435a:	7bfa      	ldrb	r2, [r7, #15]
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	440b      	add	r3, r1
 8004368:	3350      	adds	r3, #80	; 0x50
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800436e:	7bfb      	ldrb	r3, [r7, #15]
 8004370:	3301      	adds	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
 8004374:	7bfa      	ldrb	r2, [r7, #15]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	429a      	cmp	r2, r3
 800437c:	d3af      	bcc.n	80042de <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800437e:	2300      	movs	r3, #0
 8004380:	73fb      	strb	r3, [r7, #15]
 8004382:	e044      	b.n	800440e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004384:	7bfa      	ldrb	r2, [r7, #15]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004396:	2200      	movs	r2, #0
 8004398:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800439a:	7bfa      	ldrb	r2, [r7, #15]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80043ac:	7bfa      	ldrb	r2, [r7, #15]
 80043ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043b0:	7bfa      	ldrb	r2, [r7, #15]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80043c2:	2200      	movs	r2, #0
 80043c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043c6:	7bfa      	ldrb	r2, [r7, #15]
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043dc:	7bfa      	ldrb	r2, [r7, #15]
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	4613      	mov	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	440b      	add	r3, r1
 80043ea:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80043ee:	2200      	movs	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043f2:	7bfa      	ldrb	r2, [r7, #15]
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	440b      	add	r3, r1
 8004400:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	3301      	adds	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
 800440e:	7bfa      	ldrb	r2, [r7, #15]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	429a      	cmp	r2, r3
 8004416:	d3b5      	bcc.n	8004384 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	603b      	str	r3, [r7, #0]
 800441e:	687e      	ldr	r6, [r7, #4]
 8004420:	466d      	mov	r5, sp
 8004422:	f106 0410 	add.w	r4, r6, #16
 8004426:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004428:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800442a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800442c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800442e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004432:	e885 0003 	stmia.w	r5, {r0, r1}
 8004436:	1d33      	adds	r3, r6, #4
 8004438:	cb0e      	ldmia	r3, {r1, r2, r3}
 800443a:	6838      	ldr	r0, [r7, #0]
 800443c:	f002 f924 	bl	8006688 <USB_DevInit>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d005      	beq.n	8004452 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2202      	movs	r2, #2
 800444a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e00d      	b.n	800446e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f003 f90b 	bl	8007682 <USB_DevDisconnect>

  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004476 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_PCD_Start+0x16>
 8004488:	2302      	movs	r3, #2
 800448a:	e012      	b.n	80044b2 <HAL_PCD_Start+0x3c>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4618      	mov	r0, r3
 800449a:	f003 f8da 	bl	8007652 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f002 f8a6 	bl	80065f4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80044ba:	b590      	push	{r4, r7, lr}
 80044bc:	b08d      	sub	sp, #52	; 0x34
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f003 f97c 	bl	80077ce <USB_GetMode>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f040 8380 	bne.w	8004bde <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f003 f8e5 	bl	80076b2 <USB_ReadInterrupts>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f000 8376 	beq.w	8004bdc <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f003 f8dc 	bl	80076b2 <USB_ReadInterrupts>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b02      	cmp	r3, #2
 8004502:	d107      	bne.n	8004514 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f002 0202 	and.w	r2, r2, #2
 8004512:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4618      	mov	r0, r3
 800451a:	f003 f8ca 	bl	80076b2 <USB_ReadInterrupts>
 800451e:	4603      	mov	r3, r0
 8004520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004524:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004528:	d17b      	bne.n	8004622 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f003 f8cf 	bl	80076d6 <USB_ReadDevAllOutEpInterrupt>
 8004538:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800453a:	e06f      	b.n	800461c <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 800453c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d064      	beq.n	8004610 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	4611      	mov	r1, r2
 8004550:	4618      	mov	r0, r3
 8004552:	f003 f8f2 	bl	800773a <USB_ReadDevOutEPInterrupt>
 8004556:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00c      	beq.n	800457c <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	015a      	lsls	r2, r3, #5
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	4413      	add	r3, r2
 800456a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800456e:	461a      	mov	r2, r3
 8004570:	2301      	movs	r3, #1
 8004572:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fdfe 	bl	8005178 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00c      	beq.n	80045a0 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004586:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fefd 	bl	8005388 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459a:	461a      	mov	r2, r3
 800459c:	2308      	movs	r3, #8
 800459e:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d008      	beq.n	80045bc <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ac:	015a      	lsls	r2, r3, #5
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	4413      	add	r3, r2
 80045b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b6:	461a      	mov	r2, r3
 80045b8:	2310      	movs	r3, #16
 80045ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	f003 0320 	and.w	r3, r3, #32
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d015      	beq.n	80045f2 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d108      	bne.n	80045e0 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045d8:	461a      	mov	r2, r3
 80045da:	2101      	movs	r1, #1
 80045dc:	f003 f938 	bl	8007850 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ec:	461a      	mov	r2, r3
 80045ee:	2320      	movs	r3, #32
 80045f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d009      	beq.n	8004610 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	4413      	add	r3, r2
 8004604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004608:	461a      	mov	r2, r3
 800460a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800460e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	3301      	adds	r3, #1
 8004614:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004618:	085b      	lsrs	r3, r3, #1
 800461a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800461c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461e:	2b00      	cmp	r3, #0
 8004620:	d18c      	bne.n	800453c <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f003 f843 	bl	80076b2 <USB_ReadInterrupts>
 800462c:	4603      	mov	r3, r0
 800462e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004632:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004636:	f040 80c4 	bne.w	80047c2 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f003 f862 	bl	8007708 <USB_ReadDevAllInEpInterrupt>
 8004644:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004646:	2300      	movs	r3, #0
 8004648:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800464a:	e0b6      	b.n	80047ba <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800464c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 80ab 	beq.w	80047ae <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	4611      	mov	r1, r2
 8004662:	4618      	mov	r0, r3
 8004664:	f003 f886 	bl	8007774 <USB_ReadDevInEPInterrupt>
 8004668:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d05b      	beq.n	800472c <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	2201      	movs	r2, #1
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004688:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	43db      	mvns	r3, r3
 800468e:	69f9      	ldr	r1, [r7, #28]
 8004690:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004694:	4013      	ands	r3, r2
 8004696:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046a4:	461a      	mov	r2, r3
 80046a6:	2301      	movs	r3, #1
 80046a8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d11b      	bne.n	80046ea <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b6:	4613      	mov	r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	1a9b      	subs	r3, r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	3348      	adds	r3, #72	; 0x48
 80046c2:	6819      	ldr	r1, [r3, #0]
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c8:	4613      	mov	r3, r2
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	1a9b      	subs	r3, r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	4403      	add	r3, r0
 80046d2:	3344      	adds	r3, #68	; 0x44
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4419      	add	r1, r3
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046dc:	4613      	mov	r3, r2
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	1a9b      	subs	r3, r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4403      	add	r3, r0
 80046e6:	3348      	adds	r3, #72	; 0x48
 80046e8:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	4619      	mov	r1, r3
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f004 ff5c 	bl	80095ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d116      	bne.n	800472c <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80046fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004700:	2b00      	cmp	r3, #0
 8004702:	d113      	bne.n	800472c <HAL_PCD_IRQHandler+0x272>
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004708:	4613      	mov	r3, r2
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	1a9b      	subs	r3, r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	3350      	adds	r3, #80	; 0x50
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d108      	bne.n	800472c <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6818      	ldr	r0, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004724:	461a      	mov	r2, r3
 8004726:	2101      	movs	r1, #1
 8004728:	f003 f892 	bl	8007850 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d008      	beq.n	8004748 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	015a      	lsls	r2, r3, #5
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	4413      	add	r3, r2
 800473e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004742:	461a      	mov	r2, r3
 8004744:	2308      	movs	r3, #8
 8004746:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	f003 0310 	and.w	r3, r3, #16
 800474e:	2b00      	cmp	r3, #0
 8004750:	d008      	beq.n	8004764 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	4413      	add	r3, r2
 800475a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800475e:	461a      	mov	r2, r3
 8004760:	2310      	movs	r3, #16
 8004762:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d008      	beq.n	8004780 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	015a      	lsls	r2, r3, #5
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	4413      	add	r3, r2
 8004776:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800477a:	461a      	mov	r2, r3
 800477c:	2340      	movs	r3, #64	; 0x40
 800477e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d008      	beq.n	800479c <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004796:	461a      	mov	r2, r3
 8004798:	2302      	movs	r3, #2
 800479a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 fc58 	bl	800505e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	3301      	adds	r3, #1
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80047b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b6:	085b      	lsrs	r3, r3, #1
 80047b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f47f af45 	bne.w	800464c <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f002 ff73 	bl	80076b2 <USB_ReadInterrupts>
 80047cc:	4603      	mov	r3, r0
 80047ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047d6:	d114      	bne.n	8004802 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	69fa      	ldr	r2, [r7, #28]
 80047e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047e6:	f023 0301 	bic.w	r3, r3, #1
 80047ea:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f004 ff55 	bl	800969c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695a      	ldr	r2, [r3, #20]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f002 ff53 	bl	80076b2 <USB_ReadInterrupts>
 800480c:	4603      	mov	r3, r0
 800480e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004812:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004816:	d112      	bne.n	800483e <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b01      	cmp	r3, #1
 8004826:	d102      	bne.n	800482e <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f004 ff11 	bl	8009650 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695a      	ldr	r2, [r3, #20]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800483c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f002 ff35 	bl	80076b2 <USB_ReadInterrupts>
 8004848:	4603      	mov	r3, r0
 800484a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800484e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004852:	f040 80a7 	bne.w	80049a4 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004864:	f023 0301 	bic.w	r3, r3, #1
 8004868:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2110      	movs	r1, #16
 8004870:	4618      	mov	r0, r3
 8004872:	f002 f87b 	bl	800696c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004876:	2300      	movs	r3, #0
 8004878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800487a:	e036      	b.n	80048ea <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004888:	461a      	mov	r2, r3
 800488a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800488e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004892:	015a      	lsls	r2, r3, #5
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	4413      	add	r3, r2
 8004898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048a0:	0151      	lsls	r1, r2, #5
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	440a      	add	r2, r1
 80048a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80048b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048bc:	461a      	mov	r2, r3
 80048be:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048c2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80048c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c6:	015a      	lsls	r2, r3, #5
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	4413      	add	r3, r2
 80048cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048d4:	0151      	lsls	r1, r2, #5
 80048d6:	69fa      	ldr	r2, [r7, #28]
 80048d8:	440a      	add	r2, r1
 80048da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048e2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e6:	3301      	adds	r3, #1
 80048e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d3c3      	bcc.n	800487c <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004902:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004906:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490c:	2b00      	cmp	r3, #0
 800490e:	d016      	beq.n	800493e <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004916:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004920:	f043 030b 	orr.w	r3, r3, #11
 8004924:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800492e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004936:	f043 030b 	orr.w	r3, r3, #11
 800493a:	6453      	str	r3, [r2, #68]	; 0x44
 800493c:	e015      	b.n	800496a <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	69fa      	ldr	r2, [r7, #28]
 8004948:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800494c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004950:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004954:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004964:	f043 030b 	orr.w	r3, r3, #11
 8004968:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69fa      	ldr	r2, [r7, #28]
 8004974:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004978:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800497c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800498e:	461a      	mov	r2, r3
 8004990:	f002 ff5e 	bl	8007850 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695a      	ldr	r2, [r3, #20]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80049a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f002 fe82 	bl	80076b2 <USB_ReadInterrupts>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049b8:	d124      	bne.n	8004a04 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f002 ff12 	bl	80077e8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4618      	mov	r0, r3
 80049ca:	f002 f82b 	bl	8006a24 <USB_GetDevSpeed>
 80049ce:	4603      	mov	r3, r0
 80049d0:	461a      	mov	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681c      	ldr	r4, [r3, #0]
 80049da:	f001 f993 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 80049de:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	461a      	mov	r2, r3
 80049e8:	4620      	mov	r0, r4
 80049ea:	f001 fd61 	bl	80064b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f004 fe05 	bl	80095fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004a02:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f002 fe52 	bl	80076b2 <USB_ReadInterrupts>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b10      	cmp	r3, #16
 8004a16:	d161      	bne.n	8004adc <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699a      	ldr	r2, [r3, #24]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0210 	bic.w	r2, r2, #16
 8004a26:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f003 020f 	and.w	r2, r3, #15
 8004a34:	4613      	mov	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	4413      	add	r3, r2
 8004a44:	3304      	adds	r3, #4
 8004a46:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	0c5b      	lsrs	r3, r3, #17
 8004a4c:	f003 030f 	and.w	r3, r3, #15
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d124      	bne.n	8004a9e <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d035      	beq.n	8004acc <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	091b      	lsrs	r3, r3, #4
 8004a68:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	461a      	mov	r2, r3
 8004a72:	6a38      	ldr	r0, [r7, #32]
 8004a74:	f002 fcce 	bl	8007414 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	091b      	lsrs	r3, r3, #4
 8004a80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a84:	441a      	add	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	091b      	lsrs	r3, r3, #4
 8004a92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a96:	441a      	add	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	619a      	str	r2, [r3, #24]
 8004a9c:	e016      	b.n	8004acc <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	0c5b      	lsrs	r3, r3, #17
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	2b06      	cmp	r3, #6
 8004aa8:	d110      	bne.n	8004acc <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ab0:	2208      	movs	r2, #8
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6a38      	ldr	r0, [r7, #32]
 8004ab6:	f002 fcad 	bl	8007414 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	091b      	lsrs	r3, r3, #4
 8004ac2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ac6:	441a      	add	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0210 	orr.w	r2, r2, #16
 8004ada:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f002 fde6 	bl	80076b2 <USB_ReadInterrupts>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d10a      	bne.n	8004b06 <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f004 fd76 	bl	80095e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695a      	ldr	r2, [r3, #20]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f002 0208 	and.w	r2, r2, #8
 8004b04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f002 fdd1 	bl	80076b2 <USB_ReadInterrupts>
 8004b10:	4603      	mov	r3, r0
 8004b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b1a:	d10f      	bne.n	8004b3c <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	4619      	mov	r1, r3
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f004 fdd8 	bl	80096dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695a      	ldr	r2, [r3, #20]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004b3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f002 fdb6 	bl	80076b2 <USB_ReadInterrupts>
 8004b46:	4603      	mov	r3, r0
 8004b48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b50:	d10f      	bne.n	8004b72 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f004 fdab 	bl	80096b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695a      	ldr	r2, [r3, #20]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f002 fd9b 	bl	80076b2 <USB_ReadInterrupts>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b86:	d10a      	bne.n	8004b9e <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f004 fdb9 	bl	8009700 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695a      	ldr	r2, [r3, #20]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004b9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f002 fd85 	bl	80076b2 <USB_ReadInterrupts>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	f003 0304 	and.w	r3, r3, #4
 8004bae:	2b04      	cmp	r3, #4
 8004bb0:	d115      	bne.n	8004bde <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d002      	beq.n	8004bca <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f004 fda9 	bl	800971c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6859      	ldr	r1, [r3, #4]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
 8004bda:	e000      	b.n	8004bde <HAL_PCD_IRQHandler+0x724>
      return;
 8004bdc:	bf00      	nop
    }
  }
}
 8004bde:	3734      	adds	r7, #52	; 0x34
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd90      	pop	{r4, r7, pc}

08004be4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_PCD_SetAddress+0x1a>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e013      	b.n	8004c26 <HAL_PCD_SetAddress+0x42>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	78fa      	ldrb	r2, [r7, #3]
 8004c0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	4611      	mov	r1, r2
 8004c16:	4618      	mov	r0, r3
 8004c18:	f002 fcf6 	bl	8007608 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	4608      	mov	r0, r1
 8004c38:	4611      	mov	r1, r2
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	70fb      	strb	r3, [r7, #3]
 8004c40:	460b      	mov	r3, r1
 8004c42:	803b      	strh	r3, [r7, #0]
 8004c44:	4613      	mov	r3, r2
 8004c46:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da0f      	bge.n	8004c74 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c54:	78fb      	ldrb	r3, [r7, #3]
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	1a9b      	subs	r3, r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	3338      	adds	r3, #56	; 0x38
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	4413      	add	r3, r2
 8004c68:	3304      	adds	r3, #4
 8004c6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	705a      	strb	r2, [r3, #1]
 8004c72:	e00f      	b.n	8004c94 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	f003 020f 	and.w	r2, r3, #15
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	1a9b      	subs	r3, r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	4413      	add	r3, r2
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004ca0:	883a      	ldrh	r2, [r7, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	78ba      	ldrb	r2, [r7, #2]
 8004caa:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	785b      	ldrb	r3, [r3, #1]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d004      	beq.n	8004cbe <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004cbe:	78bb      	ldrb	r3, [r7, #2]
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d102      	bne.n	8004cca <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <HAL_PCD_EP_Open+0xaa>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e00e      	b.n	8004cf6 <HAL_PCD_EP_Open+0xc8>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68f9      	ldr	r1, [r7, #12]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f001 fec0 	bl	8006a6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004cf4:	7afb      	ldrb	r3, [r7, #11]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b084      	sub	sp, #16
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
 8004d06:	460b      	mov	r3, r1
 8004d08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	da0f      	bge.n	8004d32 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d12:	78fb      	ldrb	r3, [r7, #3]
 8004d14:	f003 020f 	and.w	r2, r3, #15
 8004d18:	4613      	mov	r3, r2
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	1a9b      	subs	r3, r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	3338      	adds	r3, #56	; 0x38
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	4413      	add	r3, r2
 8004d26:	3304      	adds	r3, #4
 8004d28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	705a      	strb	r2, [r3, #1]
 8004d30:	e00f      	b.n	8004d52 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	f003 020f 	and.w	r2, r3, #15
 8004d38:	4613      	mov	r3, r2
 8004d3a:	00db      	lsls	r3, r3, #3
 8004d3c:	1a9b      	subs	r3, r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	4413      	add	r3, r2
 8004d48:	3304      	adds	r3, #4
 8004d4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004d52:	78fb      	ldrb	r3, [r7, #3]
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_PCD_EP_Close+0x6e>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e00e      	b.n	8004d8a <HAL_PCD_EP_Close+0x8c>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68f9      	ldr	r1, [r7, #12]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f001 fefc 	bl	8006b78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b086      	sub	sp, #24
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	603b      	str	r3, [r7, #0]
 8004d9e:	460b      	mov	r3, r1
 8004da0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004da2:	7afb      	ldrb	r3, [r7, #11]
 8004da4:	f003 020f 	and.w	r2, r3, #15
 8004da8:	4613      	mov	r3, r2
 8004daa:	00db      	lsls	r3, r3, #3
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	4413      	add	r3, r2
 8004db8:	3304      	adds	r3, #4
 8004dba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dd4:	7afb      	ldrb	r3, [r7, #11]
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d102      	bne.n	8004dee <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004dee:	7afb      	ldrb	r3, [r7, #11]
 8004df0:	f003 030f 	and.w	r3, r3, #15
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d109      	bne.n	8004e0c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6818      	ldr	r0, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	461a      	mov	r2, r3
 8004e04:	6979      	ldr	r1, [r7, #20]
 8004e06:	f002 f97f 	bl	8007108 <USB_EP0StartXfer>
 8004e0a:	e008      	b.n	8004e1e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6818      	ldr	r0, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	461a      	mov	r2, r3
 8004e18:	6979      	ldr	r1, [r7, #20]
 8004e1a:	f001 ff31 	bl	8006c80 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	460b      	mov	r3, r1
 8004e32:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	f003 020f 	and.w	r2, r3, #15
 8004e3a:	6879      	ldr	r1, [r7, #4]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	1a9b      	subs	r3, r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004e4a:	681b      	ldr	r3, [r3, #0]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr

08004e56 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b086      	sub	sp, #24
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
 8004e62:	460b      	mov	r3, r1
 8004e64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e66:	7afb      	ldrb	r3, [r7, #11]
 8004e68:	f003 020f 	and.w	r2, r3, #15
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	1a9b      	subs	r3, r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	3338      	adds	r3, #56	; 0x38
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	4413      	add	r3, r2
 8004e7a:	3304      	adds	r3, #4
 8004e7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	2201      	movs	r2, #1
 8004e94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e96:	7afb      	ldrb	r3, [r7, #11]
 8004e98:	f003 030f 	and.w	r3, r3, #15
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d102      	bne.n	8004eb0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004eb0:	7afb      	ldrb	r3, [r7, #11]
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d109      	bne.n	8004ece <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6818      	ldr	r0, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	6979      	ldr	r1, [r7, #20]
 8004ec8:	f002 f91e 	bl	8007108 <USB_EP0StartXfer>
 8004ecc:	e008      	b.n	8004ee0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	6979      	ldr	r1, [r7, #20]
 8004edc:	f001 fed0 	bl	8006c80 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3718      	adds	r7, #24
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b084      	sub	sp, #16
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004ef6:	78fb      	ldrb	r3, [r7, #3]
 8004ef8:	f003 020f 	and.w	r2, r3, #15
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d901      	bls.n	8004f08 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e050      	b.n	8004faa <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	da0f      	bge.n	8004f30 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	f003 020f 	and.w	r2, r3, #15
 8004f16:	4613      	mov	r3, r2
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	1a9b      	subs	r3, r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	3338      	adds	r3, #56	; 0x38
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	4413      	add	r3, r2
 8004f24:	3304      	adds	r3, #4
 8004f26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	705a      	strb	r2, [r3, #1]
 8004f2e:	e00d      	b.n	8004f4c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f30:	78fa      	ldrb	r2, [r7, #3]
 8004f32:	4613      	mov	r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	4413      	add	r3, r2
 8004f42:	3304      	adds	r3, #4
 8004f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f52:	78fb      	ldrb	r3, [r7, #3]
 8004f54:	f003 030f 	and.w	r3, r3, #15
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_PCD_EP_SetStall+0x82>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e01e      	b.n	8004faa <HAL_PCD_EP_SetStall+0xc0>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68f9      	ldr	r1, [r7, #12]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f002 fa72 	bl	8007464 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10a      	bne.n	8004fa0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	b2d9      	uxtb	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f002 fc58 	bl	8007850 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b084      	sub	sp, #16
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
 8004fba:	460b      	mov	r3, r1
 8004fbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fbe:	78fb      	ldrb	r3, [r7, #3]
 8004fc0:	f003 020f 	and.w	r2, r3, #15
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d901      	bls.n	8004fd0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e042      	b.n	8005056 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	da0f      	bge.n	8004ff8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	f003 020f 	and.w	r2, r3, #15
 8004fde:	4613      	mov	r3, r2
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	1a9b      	subs	r3, r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	3338      	adds	r3, #56	; 0x38
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	4413      	add	r3, r2
 8004fec:	3304      	adds	r3, #4
 8004fee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	705a      	strb	r2, [r3, #1]
 8004ff6:	e00f      	b.n	8005018 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	f003 020f 	and.w	r2, r3, #15
 8004ffe:	4613      	mov	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	4413      	add	r3, r2
 800500e:	3304      	adds	r3, #4
 8005010:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800501e:	78fb      	ldrb	r3, [r7, #3]
 8005020:	f003 030f 	and.w	r3, r3, #15
 8005024:	b2da      	uxtb	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_PCD_EP_ClrStall+0x86>
 8005034:	2302      	movs	r3, #2
 8005036:	e00e      	b.n	8005056 <HAL_PCD_EP_ClrStall+0xa4>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68f9      	ldr	r1, [r7, #12]
 8005046:	4618      	mov	r0, r3
 8005048:	f002 fa79 	bl	800753e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b08a      	sub	sp, #40	; 0x28
 8005062:	af02      	add	r7, sp, #8
 8005064:	6078      	str	r0, [r7, #4]
 8005066:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005072:	683a      	ldr	r2, [r7, #0]
 8005074:	4613      	mov	r3, r2
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	1a9b      	subs	r3, r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	3338      	adds	r3, #56	; 0x38
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	4413      	add	r3, r2
 8005082:	3304      	adds	r3, #4
 8005084:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	699a      	ldr	r2, [r3, #24]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	429a      	cmp	r2, r3
 8005090:	d901      	bls.n	8005096 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e06c      	b.n	8005170 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	69fa      	ldr	r2, [r7, #28]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d902      	bls.n	80050b2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	3303      	adds	r3, #3
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050ba:	e02b      	b.n	8005114 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	695a      	ldr	r2, [r3, #20]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	69fa      	ldr	r2, [r7, #28]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d902      	bls.n	80050d8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	3303      	adds	r3, #3
 80050dc:	089b      	lsrs	r3, r3, #2
 80050de:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	68d9      	ldr	r1, [r3, #12]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	4603      	mov	r3, r0
 80050f6:	6978      	ldr	r0, [r7, #20]
 80050f8:	f002 f958 	bl	80073ac <USB_WritePacket>

    ep->xfer_buff  += len;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	441a      	add	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	699a      	ldr	r2, [r3, #24]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	441a      	add	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	015a      	lsls	r2, r3, #5
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	4413      	add	r3, r2
 800511c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	b29b      	uxth	r3, r3
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	429a      	cmp	r2, r3
 8005128:	d809      	bhi.n	800513e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	699a      	ldr	r2, [r3, #24]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005132:	429a      	cmp	r2, r3
 8005134:	d203      	bcs.n	800513e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1be      	bne.n	80050bc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	695a      	ldr	r2, [r3, #20]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	429a      	cmp	r2, r3
 8005148:	d811      	bhi.n	800516e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	f003 030f 	and.w	r3, r3, #15
 8005150:	2201      	movs	r2, #1
 8005152:	fa02 f303 	lsl.w	r3, r2, r3
 8005156:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800515e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	43db      	mvns	r3, r3
 8005164:	6939      	ldr	r1, [r7, #16]
 8005166:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800516a:	4013      	ands	r3, r2
 800516c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3720      	adds	r7, #32
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	333c      	adds	r3, #60	; 0x3c
 8005190:	3304      	adds	r3, #4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	015a      	lsls	r2, r3, #5
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	4413      	add	r3, r2
 800519e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	f040 80b3 	bne.w	8005316 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f003 0308 	and.w	r3, r3, #8
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d028      	beq.n	800520c <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4a70      	ldr	r2, [pc, #448]	; (8005380 <PCD_EP_OutXfrComplete_int+0x208>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d90e      	bls.n	80051e0 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d009      	beq.n	80051e0 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051d8:	461a      	mov	r2, r3
 80051da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051de:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f004 f9b7 	bl	8009554 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6818      	ldr	r0, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80051f0:	461a      	mov	r2, r3
 80051f2:	2101      	movs	r1, #1
 80051f4:	f002 fb2c 	bl	8007850 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	015a      	lsls	r2, r3, #5
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	4413      	add	r3, r2
 8005200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005204:	461a      	mov	r2, r3
 8005206:	2308      	movs	r3, #8
 8005208:	6093      	str	r3, [r2, #8]
 800520a:	e0b3      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d009      	beq.n	800522a <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	015a      	lsls	r2, r3, #5
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	4413      	add	r3, r2
 800521e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005222:	461a      	mov	r2, r3
 8005224:	2320      	movs	r3, #32
 8005226:	6093      	str	r3, [r2, #8]
 8005228:	e0a4      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005230:	2b00      	cmp	r3, #0
 8005232:	f040 809f 	bne.w	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a51      	ldr	r2, [pc, #324]	; (8005380 <PCD_EP_OutXfrComplete_int+0x208>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d90f      	bls.n	800525e <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00a      	beq.n	800525e <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4413      	add	r3, r2
 8005250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005254:	461a      	mov	r2, r3
 8005256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800525a:	6093      	str	r3, [r2, #8]
 800525c:	e08a      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	4613      	mov	r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005270:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	0159      	lsls	r1, r3, #5
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	440b      	add	r3, r1
 800527a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005284:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	4613      	mov	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	4403      	add	r3, r0
 8005294:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005298:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800529a:	6879      	ldr	r1, [r7, #4]
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052ac:	6819      	ldr	r1, [r3, #0]
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	4613      	mov	r3, r2
 80052b4:	00db      	lsls	r3, r3, #3
 80052b6:	1a9b      	subs	r3, r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4403      	add	r3, r0
 80052bc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4419      	add	r1, r3
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	4613      	mov	r3, r2
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	1a9b      	subs	r3, r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	4403      	add	r3, r0
 80052d2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052d6:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	4619      	mov	r1, r3
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f004 f94a 	bl	8009578 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d144      	bne.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
 80052ea:	6879      	ldr	r1, [r7, #4]
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	4613      	mov	r3, r2
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	1a9b      	subs	r3, r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	440b      	add	r3, r1
 80052f8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d138      	bne.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800530c:	461a      	mov	r2, r3
 800530e:	2101      	movs	r1, #1
 8005310:	f002 fa9e 	bl	8007850 <USB_EP0_OutStart>
 8005314:	e02e      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	4a1a      	ldr	r2, [pc, #104]	; (8005384 <PCD_EP_OutXfrComplete_int+0x20c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d124      	bne.n	8005368 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	015a      	lsls	r2, r3, #5
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4413      	add	r3, r2
 8005330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005334:	461a      	mov	r2, r3
 8005336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800533a:	6093      	str	r3, [r2, #8]
 800533c:	e01a      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f003 0320 	and.w	r3, r3, #32
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	4413      	add	r3, r2
 8005350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005354:	461a      	mov	r2, r3
 8005356:	2320      	movs	r3, #32
 8005358:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	b2db      	uxtb	r3, r3
 800535e:	4619      	mov	r1, r3
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f004 f909 	bl	8009578 <HAL_PCD_DataOutStageCallback>
 8005366:	e005      	b.n	8005374 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	b2db      	uxtb	r3, r3
 800536c:	4619      	mov	r1, r3
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f004 f902 	bl	8009578 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	4f54300a 	.word	0x4f54300a
 8005384:	4f54310a 	.word	0x4f54310a

08005388 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	333c      	adds	r3, #60	; 0x3c
 80053a0:	3304      	adds	r3, #4
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d113      	bne.n	80053e6 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	4a1f      	ldr	r2, [pc, #124]	; (8005440 <PCD_EP_OutSetupPacket_int+0xb8>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d922      	bls.n	800540c <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01d      	beq.n	800540c <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053dc:	461a      	mov	r2, r3
 80053de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053e2:	6093      	str	r3, [r2, #8]
 80053e4:	e012      	b.n	800540c <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4a16      	ldr	r2, [pc, #88]	; (8005444 <PCD_EP_OutSetupPacket_int+0xbc>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d10e      	bne.n	800540c <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d009      	beq.n	800540c <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	015a      	lsls	r2, r3, #5
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	4413      	add	r3, r2
 8005400:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005404:	461a      	mov	r2, r3
 8005406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800540a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f004 f8a1 	bl	8009554 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	4a0a      	ldr	r2, [pc, #40]	; (8005440 <PCD_EP_OutSetupPacket_int+0xb8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d90c      	bls.n	8005434 <PCD_EP_OutSetupPacket_int+0xac>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d108      	bne.n	8005434 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6818      	ldr	r0, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800542c:	461a      	mov	r2, r3
 800542e:	2101      	movs	r1, #1
 8005430:	f002 fa0e 	bl	8007850 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	4f54300a 	.word	0x4f54300a
 8005444:	4f54310a 	.word	0x4f54310a

08005448 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	460b      	mov	r3, r1
 8005452:	70fb      	strb	r3, [r7, #3]
 8005454:	4613      	mov	r3, r2
 8005456:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005460:	78fb      	ldrb	r3, [r7, #3]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d107      	bne.n	8005476 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005466:	883b      	ldrh	r3, [r7, #0]
 8005468:	0419      	lsls	r1, r3, #16
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	430a      	orrs	r2, r1
 8005472:	629a      	str	r2, [r3, #40]	; 0x28
 8005474:	e028      	b.n	80054c8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	0c1b      	lsrs	r3, r3, #16
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	4413      	add	r3, r2
 8005482:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005484:	2300      	movs	r3, #0
 8005486:	73fb      	strb	r3, [r7, #15]
 8005488:	e00d      	b.n	80054a6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	7bfb      	ldrb	r3, [r7, #15]
 8005490:	3340      	adds	r3, #64	; 0x40
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	0c1b      	lsrs	r3, r3, #16
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	4413      	add	r3, r2
 800549e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	3301      	adds	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
 80054a6:	7bfa      	ldrb	r2, [r7, #15]
 80054a8:	78fb      	ldrb	r3, [r7, #3]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d3ec      	bcc.n	800548a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054b0:	883b      	ldrh	r3, [r7, #0]
 80054b2:	0418      	lsls	r0, r3, #16
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6819      	ldr	r1, [r3, #0]
 80054b8:	78fb      	ldrb	r3, [r7, #3]
 80054ba:	3b01      	subs	r3, #1
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	4302      	orrs	r2, r0
 80054c0:	3340      	adds	r3, #64	; 0x40
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3714      	adds	r7, #20
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bc80      	pop	{r7}
 80054d2:	4770      	bx	lr

080054d4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	887a      	ldrh	r2, [r7, #2]
 80054e6:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bc80      	pop	{r7}
 80054f2:	4770      	bx	lr

080054f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b090      	sub	sp, #64	; 0x40
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e253      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b00      	cmp	r3, #0
 8005510:	d050      	beq.n	80055b4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005512:	4ba3      	ldr	r3, [pc, #652]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f003 030c 	and.w	r3, r3, #12
 800551a:	2b04      	cmp	r3, #4
 800551c:	d00c      	beq.n	8005538 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800551e:	4ba0      	ldr	r3, [pc, #640]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005526:	2b08      	cmp	r3, #8
 8005528:	d112      	bne.n	8005550 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800552a:	4b9d      	ldr	r3, [pc, #628]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005532:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005536:	d10b      	bne.n	8005550 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005538:	4b99      	ldr	r3, [pc, #612]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d036      	beq.n	80055b2 <HAL_RCC_OscConfig+0xbe>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d132      	bne.n	80055b2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e22e      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	4b93      	ldr	r3, [pc, #588]	; (80057a4 <HAL_RCC_OscConfig+0x2b0>)
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d013      	beq.n	800558a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005562:	f7fd fa03 	bl	800296c <HAL_GetTick>
 8005566:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005568:	e008      	b.n	800557c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800556a:	f7fd f9ff 	bl	800296c <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b64      	cmp	r3, #100	; 0x64
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e218      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800557c:	4b88      	ldr	r3, [pc, #544]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0f0      	beq.n	800556a <HAL_RCC_OscConfig+0x76>
 8005588:	e014      	b.n	80055b4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558a:	f7fd f9ef 	bl	800296c <HAL_GetTick>
 800558e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005590:	e008      	b.n	80055a4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005592:	f7fd f9eb 	bl	800296c <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b64      	cmp	r3, #100	; 0x64
 800559e:	d901      	bls.n	80055a4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e204      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055a4:	4b7e      	ldr	r3, [pc, #504]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1f0      	bne.n	8005592 <HAL_RCC_OscConfig+0x9e>
 80055b0:	e000      	b.n	80055b4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d077      	beq.n	80056b0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055c0:	4b77      	ldr	r3, [pc, #476]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 030c 	and.w	r3, r3, #12
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00b      	beq.n	80055e4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055cc:	4b74      	ldr	r3, [pc, #464]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d126      	bne.n	8005626 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055d8:	4b71      	ldr	r3, [pc, #452]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d120      	bne.n	8005626 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055e4:	4b6e      	ldr	r3, [pc, #440]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d005      	beq.n	80055fc <HAL_RCC_OscConfig+0x108>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d001      	beq.n	80055fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e1d8      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fc:	4b68      	ldr	r3, [pc, #416]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	21f8      	movs	r1, #248	; 0xf8
 800560a:	6339      	str	r1, [r7, #48]	; 0x30
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800560e:	fa91 f1a1 	rbit	r1, r1
 8005612:	62f9      	str	r1, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005614:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005616:	fab1 f181 	clz	r1, r1
 800561a:	b2c9      	uxtb	r1, r1
 800561c:	408b      	lsls	r3, r1
 800561e:	4960      	ldr	r1, [pc, #384]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005620:	4313      	orrs	r3, r2
 8005622:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005624:	e044      	b.n	80056b0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d02a      	beq.n	8005684 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800562e:	4b5e      	ldr	r3, [pc, #376]	; (80057a8 <HAL_RCC_OscConfig+0x2b4>)
 8005630:	2201      	movs	r2, #1
 8005632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005634:	f7fd f99a 	bl	800296c <HAL_GetTick>
 8005638:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800563c:	f7fd f996 	bl	800296c <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e1af      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564e:	4b54      	ldr	r3, [pc, #336]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f0      	beq.n	800563c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800565a:	4b51      	ldr	r3, [pc, #324]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	21f8      	movs	r1, #248	; 0xf8
 8005668:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800566c:	fa91 f1a1 	rbit	r1, r1
 8005670:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8005672:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005674:	fab1 f181 	clz	r1, r1
 8005678:	b2c9      	uxtb	r1, r1
 800567a:	408b      	lsls	r3, r1
 800567c:	4948      	ldr	r1, [pc, #288]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 800567e:	4313      	orrs	r3, r2
 8005680:	600b      	str	r3, [r1, #0]
 8005682:	e015      	b.n	80056b0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005684:	4b48      	ldr	r3, [pc, #288]	; (80057a8 <HAL_RCC_OscConfig+0x2b4>)
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568a:	f7fd f96f 	bl	800296c <HAL_GetTick>
 800568e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005690:	e008      	b.n	80056a4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005692:	f7fd f96b 	bl	800296c <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b02      	cmp	r3, #2
 800569e:	d901      	bls.n	80056a4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e184      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056a4:	4b3e      	ldr	r3, [pc, #248]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1f0      	bne.n	8005692 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0308 	and.w	r3, r3, #8
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d030      	beq.n	800571e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d016      	beq.n	80056f2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056c4:	4b39      	ldr	r3, [pc, #228]	; (80057ac <HAL_RCC_OscConfig+0x2b8>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ca:	f7fd f94f 	bl	800296c <HAL_GetTick>
 80056ce:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056d2:	f7fd f94b 	bl	800296c <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e164      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056e4:	4b2e      	ldr	r3, [pc, #184]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 80056e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_OscConfig+0x1de>
 80056f0:	e015      	b.n	800571e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056f2:	4b2e      	ldr	r3, [pc, #184]	; (80057ac <HAL_RCC_OscConfig+0x2b8>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056f8:	f7fd f938 	bl	800296c <HAL_GetTick>
 80056fc:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056fe:	e008      	b.n	8005712 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005700:	f7fd f934 	bl	800296c <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e14d      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005712:	4b23      	ldr	r3, [pc, #140]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1f0      	bne.n	8005700 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 8088 	beq.w	800583c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800572c:	2300      	movs	r3, #0
 800572e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005732:	4b1b      	ldr	r3, [pc, #108]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d110      	bne.n	8005760 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800573e:	2300      	movs	r3, #0
 8005740:	60bb      	str	r3, [r7, #8]
 8005742:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	4a16      	ldr	r2, [pc, #88]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800574c:	6413      	str	r3, [r2, #64]	; 0x40
 800574e:	4b14      	ldr	r3, [pc, #80]	; (80057a0 <HAL_RCC_OscConfig+0x2ac>)
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005756:	60bb      	str	r3, [r7, #8]
 8005758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800575a:	2301      	movs	r3, #1
 800575c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005760:	4b13      	ldr	r3, [pc, #76]	; (80057b0 <HAL_RCC_OscConfig+0x2bc>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a12      	ldr	r2, [pc, #72]	; (80057b0 <HAL_RCC_OscConfig+0x2bc>)
 8005766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800576a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800576c:	4b10      	ldr	r3, [pc, #64]	; (80057b0 <HAL_RCC_OscConfig+0x2bc>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005774:	2b00      	cmp	r3, #0
 8005776:	d123      	bne.n	80057c0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005778:	4b0d      	ldr	r3, [pc, #52]	; (80057b0 <HAL_RCC_OscConfig+0x2bc>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a0c      	ldr	r2, [pc, #48]	; (80057b0 <HAL_RCC_OscConfig+0x2bc>)
 800577e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005782:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005784:	f7fd f8f2 	bl	800296c <HAL_GetTick>
 8005788:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800578a:	e013      	b.n	80057b4 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800578c:	f7fd f8ee 	bl	800296c <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b02      	cmp	r3, #2
 8005798:	d90c      	bls.n	80057b4 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e107      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
 800579e:	bf00      	nop
 80057a0:	40023800 	.word	0x40023800
 80057a4:	40023802 	.word	0x40023802
 80057a8:	42470000 	.word	0x42470000
 80057ac:	42470e80 	.word	0x42470e80
 80057b0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b4:	4b80      	ldr	r3, [pc, #512]	; (80059b8 <HAL_RCC_OscConfig+0x4c4>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d0e5      	beq.n	800578c <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	4b7d      	ldr	r3, [pc, #500]	; (80059bc <HAL_RCC_OscConfig+0x4c8>)
 80057c6:	b2d2      	uxtb	r2, r2
 80057c8:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d015      	beq.n	80057fe <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057d2:	f7fd f8cb 	bl	800296c <HAL_GetTick>
 80057d6:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d8:	e00a      	b.n	80057f0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057da:	f7fd f8c7 	bl	800296c <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e0de      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057f0:	4b73      	ldr	r3, [pc, #460]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 80057f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d0ee      	beq.n	80057da <HAL_RCC_OscConfig+0x2e6>
 80057fc:	e014      	b.n	8005828 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057fe:	f7fd f8b5 	bl	800296c <HAL_GetTick>
 8005802:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005804:	e00a      	b.n	800581c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005806:	f7fd f8b1 	bl	800296c <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	f241 3288 	movw	r2, #5000	; 0x1388
 8005814:	4293      	cmp	r3, r2
 8005816:	d901      	bls.n	800581c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e0c8      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800581c:	4b68      	ldr	r3, [pc, #416]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1ee      	bne.n	8005806 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005828:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800582c:	2b01      	cmp	r3, #1
 800582e:	d105      	bne.n	800583c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005830:	4b63      	ldr	r3, [pc, #396]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 8005832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005834:	4a62      	ldr	r2, [pc, #392]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 8005836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800583a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 80b3 	beq.w	80059ac <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005846:	4b5e      	ldr	r3, [pc, #376]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f003 030c 	and.w	r3, r3, #12
 800584e:	2b08      	cmp	r3, #8
 8005850:	d07d      	beq.n	800594e <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	2b02      	cmp	r3, #2
 8005858:	d162      	bne.n	8005920 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800585a:	4b5a      	ldr	r3, [pc, #360]	; (80059c4 <HAL_RCC_OscConfig+0x4d0>)
 800585c:	2200      	movs	r2, #0
 800585e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005860:	f7fd f884 	bl	800296c <HAL_GetTick>
 8005864:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005866:	e008      	b.n	800587a <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005868:	f7fd f880 	bl	800296c <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b64      	cmp	r3, #100	; 0x64
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e099      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800587a:	4b51      	ldr	r3, [pc, #324]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1f0      	bne.n	8005868 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	69da      	ldr	r2, [r3, #28]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	431a      	orrs	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005894:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8005898:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800589a:	6939      	ldr	r1, [r7, #16]
 800589c:	fa91 f1a1 	rbit	r1, r1
 80058a0:	60f9      	str	r1, [r7, #12]
  return result;
 80058a2:	68f9      	ldr	r1, [r7, #12]
 80058a4:	fab1 f181 	clz	r1, r1
 80058a8:	b2c9      	uxtb	r1, r1
 80058aa:	408b      	lsls	r3, r1
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b2:	085b      	lsrs	r3, r3, #1
 80058b4:	3b01      	subs	r3, #1
 80058b6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80058ba:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058bc:	69b9      	ldr	r1, [r7, #24]
 80058be:	fa91 f1a1 	rbit	r1, r1
 80058c2:	6179      	str	r1, [r7, #20]
  return result;
 80058c4:	6979      	ldr	r1, [r7, #20]
 80058c6:	fab1 f181 	clz	r1, r1
 80058ca:	b2c9      	uxtb	r1, r1
 80058cc:	408b      	lsls	r3, r1
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80058d8:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058da:	6a39      	ldr	r1, [r7, #32]
 80058dc:	fa91 f1a1 	rbit	r1, r1
 80058e0:	61f9      	str	r1, [r7, #28]
  return result;
 80058e2:	69f9      	ldr	r1, [r7, #28]
 80058e4:	fab1 f181 	clz	r1, r1
 80058e8:	b2c9      	uxtb	r1, r1
 80058ea:	408b      	lsls	r3, r1
 80058ec:	4934      	ldr	r1, [pc, #208]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058f2:	4b34      	ldr	r3, [pc, #208]	; (80059c4 <HAL_RCC_OscConfig+0x4d0>)
 80058f4:	2201      	movs	r2, #1
 80058f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f8:	f7fd f838 	bl	800296c <HAL_GetTick>
 80058fc:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005900:	f7fd f834 	bl	800296c <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	; 0x64
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e04d      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005912:	4b2b      	ldr	r3, [pc, #172]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0x40c>
 800591e:	e045      	b.n	80059ac <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005920:	4b28      	ldr	r3, [pc, #160]	; (80059c4 <HAL_RCC_OscConfig+0x4d0>)
 8005922:	2200      	movs	r2, #0
 8005924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005926:	f7fd f821 	bl	800296c <HAL_GetTick>
 800592a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800592e:	f7fd f81d 	bl	800296c <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b64      	cmp	r3, #100	; 0x64
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e036      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005940:	4b1f      	ldr	r3, [pc, #124]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1f0      	bne.n	800592e <HAL_RCC_OscConfig+0x43a>
 800594c:	e02e      	b.n	80059ac <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e029      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800595a:	4b19      	ldr	r3, [pc, #100]	; (80059c0 <HAL_RCC_OscConfig+0x4cc>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005962:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	429a      	cmp	r2, r3
 800596c:	d11c      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800596e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005970:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005978:	429a      	cmp	r2, r3
 800597a:	d115      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800597c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597e:	099b      	lsrs	r3, r3, #6
 8005980:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005988:	429a      	cmp	r2, r3
 800598a:	d10d      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800598c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800598e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005996:	429a      	cmp	r2, r3
 8005998:	d106      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800599a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800599c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e000      	b.n	80059ae <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3740      	adds	r7, #64	; 0x40
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40007000 	.word	0x40007000
 80059bc:	40023870 	.word	0x40023870
 80059c0:	40023800 	.word	0x40023800
 80059c4:	42470060 	.word	0x42470060

080059c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e0d2      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059dc:	4b6b      	ldr	r3, [pc, #428]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 030f 	and.w	r3, r3, #15
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d90c      	bls.n	8005a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ea:	4b68      	ldr	r3, [pc, #416]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f2:	4b66      	ldr	r3, [pc, #408]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 030f 	and.w	r3, r3, #15
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d001      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e0be      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d020      	beq.n	8005a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d005      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a1c:	4b5c      	ldr	r3, [pc, #368]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	4a5b      	ldr	r2, [pc, #364]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0308 	and.w	r3, r3, #8
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d005      	beq.n	8005a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005a34:	4b56      	ldr	r3, [pc, #344]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4a55      	ldr	r2, [pc, #340]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a40:	4b53      	ldr	r3, [pc, #332]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	4950      	ldr	r1, [pc, #320]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d040      	beq.n	8005ae0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d107      	bne.n	8005a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a66:	4b4a      	ldr	r3, [pc, #296]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d115      	bne.n	8005a9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e085      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d107      	bne.n	8005a8e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a7e:	4b44      	ldr	r3, [pc, #272]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d109      	bne.n	8005a9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e079      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a8e:	4b40      	ldr	r3, [pc, #256]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e071      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a9e:	4b3c      	ldr	r3, [pc, #240]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f023 0203 	bic.w	r2, r3, #3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	4939      	ldr	r1, [pc, #228]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ab0:	f7fc ff5c 	bl	800296c <HAL_GetTick>
 8005ab4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ab6:	e00a      	b.n	8005ace <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab8:	f7fc ff58 	bl	800296c <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e059      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ace:	4b30      	ldr	r3, [pc, #192]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f003 020c 	and.w	r2, r3, #12
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d1eb      	bne.n	8005ab8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ae0:	4b2a      	ldr	r3, [pc, #168]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d20c      	bcs.n	8005b08 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aee:	4b27      	ldr	r3, [pc, #156]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af6:	4b25      	ldr	r3, [pc, #148]	; (8005b8c <HAL_RCC_ClockConfig+0x1c4>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 030f 	and.w	r3, r3, #15
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d001      	beq.n	8005b08 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e03c      	b.n	8005b82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d008      	beq.n	8005b26 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b14:	4b1e      	ldr	r3, [pc, #120]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	491b      	ldr	r1, [pc, #108]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0308 	and.w	r3, r3, #8
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b32:	4b17      	ldr	r3, [pc, #92]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	4913      	ldr	r1, [pc, #76]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005b46:	f000 f82b 	bl	8005ba0 <HAL_RCC_GetSysClockFreq>
 8005b4a:	4601      	mov	r1, r0
 8005b4c:	4b10      	ldr	r3, [pc, #64]	; (8005b90 <HAL_RCC_ClockConfig+0x1c8>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b54:	22f0      	movs	r2, #240	; 0xf0
 8005b56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	fa92 f2a2 	rbit	r2, r2
 8005b5e:	60fa      	str	r2, [r7, #12]
  return result;
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	fab2 f282 	clz	r2, r2
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	40d3      	lsrs	r3, r2
 8005b6a:	4a0a      	ldr	r2, [pc, #40]	; (8005b94 <HAL_RCC_ClockConfig+0x1cc>)
 8005b6c:	5cd3      	ldrb	r3, [r2, r3]
 8005b6e:	fa21 f303 	lsr.w	r3, r1, r3
 8005b72:	4a09      	ldr	r2, [pc, #36]	; (8005b98 <HAL_RCC_ClockConfig+0x1d0>)
 8005b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b76:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <HAL_RCC_ClockConfig+0x1d4>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fc feb4 	bl	80028e8 <HAL_InitTick>

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40023c00 	.word	0x40023c00
 8005b90:	40023800 	.word	0x40023800
 8005b94:	0800c9fc 	.word	0x0800c9fc
 8005b98:	20000938 	.word	0x20000938
 8005b9c:	2000093c 	.word	0x2000093c

08005ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	607b      	str	r3, [r7, #4]
 8005baa:	2300      	movs	r3, #0
 8005bac:	60fb      	str	r3, [r7, #12]
 8005bae:	2300      	movs	r3, #0
 8005bb0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bb6:	4b50      	ldr	r3, [pc, #320]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 030c 	and.w	r3, r3, #12
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d007      	beq.n	8005bd2 <HAL_RCC_GetSysClockFreq+0x32>
 8005bc2:	2b08      	cmp	r3, #8
 8005bc4:	d008      	beq.n	8005bd8 <HAL_RCC_GetSysClockFreq+0x38>
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f040 808d 	bne.w	8005ce6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bcc:	4b4b      	ldr	r3, [pc, #300]	; (8005cfc <HAL_RCC_GetSysClockFreq+0x15c>)
 8005bce:	60bb      	str	r3, [r7, #8]
       break;
 8005bd0:	e08c      	b.n	8005cec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bd2:	4b4b      	ldr	r3, [pc, #300]	; (8005d00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bd4:	60bb      	str	r3, [r7, #8]
      break;
 8005bd6:	e089      	b.n	8005cec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005bd8:	4b47      	ldr	r3, [pc, #284]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005be0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005be2:	4b45      	ldr	r3, [pc, #276]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d023      	beq.n	8005c36 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bee:	4b42      	ldr	r3, [pc, #264]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	099b      	lsrs	r3, r3, #6
 8005bf4:	f04f 0400 	mov.w	r4, #0
 8005bf8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	ea03 0501 	and.w	r5, r3, r1
 8005c04:	ea04 0602 	and.w	r6, r4, r2
 8005c08:	4a3d      	ldr	r2, [pc, #244]	; (8005d00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c0a:	fb02 f106 	mul.w	r1, r2, r6
 8005c0e:	2200      	movs	r2, #0
 8005c10:	fb02 f205 	mul.w	r2, r2, r5
 8005c14:	440a      	add	r2, r1
 8005c16:	493a      	ldr	r1, [pc, #232]	; (8005d00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c18:	fba5 0101 	umull	r0, r1, r5, r1
 8005c1c:	1853      	adds	r3, r2, r1
 8005c1e:	4619      	mov	r1, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f04f 0400 	mov.w	r4, #0
 8005c26:	461a      	mov	r2, r3
 8005c28:	4623      	mov	r3, r4
 8005c2a:	f7fa facb 	bl	80001c4 <__aeabi_uldivmod>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	460c      	mov	r4, r1
 8005c32:	60fb      	str	r3, [r7, #12]
 8005c34:	e049      	b.n	8005cca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c36:	4b30      	ldr	r3, [pc, #192]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	099b      	lsrs	r3, r3, #6
 8005c3c:	f04f 0400 	mov.w	r4, #0
 8005c40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c44:	f04f 0200 	mov.w	r2, #0
 8005c48:	ea03 0501 	and.w	r5, r3, r1
 8005c4c:	ea04 0602 	and.w	r6, r4, r2
 8005c50:	4629      	mov	r1, r5
 8005c52:	4632      	mov	r2, r6
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	f04f 0400 	mov.w	r4, #0
 8005c5c:	0154      	lsls	r4, r2, #5
 8005c5e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c62:	014b      	lsls	r3, r1, #5
 8005c64:	4619      	mov	r1, r3
 8005c66:	4622      	mov	r2, r4
 8005c68:	1b49      	subs	r1, r1, r5
 8005c6a:	eb62 0206 	sbc.w	r2, r2, r6
 8005c6e:	f04f 0300 	mov.w	r3, #0
 8005c72:	f04f 0400 	mov.w	r4, #0
 8005c76:	0194      	lsls	r4, r2, #6
 8005c78:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c7c:	018b      	lsls	r3, r1, #6
 8005c7e:	1a5b      	subs	r3, r3, r1
 8005c80:	eb64 0402 	sbc.w	r4, r4, r2
 8005c84:	f04f 0100 	mov.w	r1, #0
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	00e2      	lsls	r2, r4, #3
 8005c8e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c92:	00d9      	lsls	r1, r3, #3
 8005c94:	460b      	mov	r3, r1
 8005c96:	4614      	mov	r4, r2
 8005c98:	195b      	adds	r3, r3, r5
 8005c9a:	eb44 0406 	adc.w	r4, r4, r6
 8005c9e:	f04f 0100 	mov.w	r1, #0
 8005ca2:	f04f 0200 	mov.w	r2, #0
 8005ca6:	02a2      	lsls	r2, r4, #10
 8005ca8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005cac:	0299      	lsls	r1, r3, #10
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4614      	mov	r4, r2
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	4621      	mov	r1, r4
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f04f 0400 	mov.w	r4, #0
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	4623      	mov	r3, r4
 8005cc0:	f7fa fa80 	bl	80001c4 <__aeabi_uldivmod>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005cca:	4b0b      	ldr	r3, [pc, #44]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	f003 0303 	and.w	r3, r3, #3
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ce2:	60bb      	str	r3, [r7, #8]
      break;
 8005ce4:	e002      	b.n	8005cec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ce6:	4b05      	ldr	r3, [pc, #20]	; (8005cfc <HAL_RCC_GetSysClockFreq+0x15c>)
 8005ce8:	60bb      	str	r3, [r7, #8]
      break;
 8005cea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cec:	68bb      	ldr	r3, [r7, #8]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	40023800 	.word	0x40023800
 8005cfc:	00f42400 	.word	0x00f42400
 8005d00:	016e3600 	.word	0x016e3600

08005d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d08:	4b02      	ldr	r3, [pc, #8]	; (8005d14 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bc80      	pop	{r7}
 8005d12:	4770      	bx	lr
 8005d14:	20000938 	.word	0x20000938

08005d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005d1e:	f7ff fff1 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 8005d22:	4601      	mov	r1, r0
 8005d24:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005d2c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005d30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	fa92 f2a2 	rbit	r2, r2
 8005d38:	603a      	str	r2, [r7, #0]
  return result;
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	fab2 f282 	clz	r2, r2
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	40d3      	lsrs	r3, r2
 8005d44:	4a04      	ldr	r2, [pc, #16]	; (8005d58 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005d46:	5cd3      	ldrb	r3, [r2, r3]
 8005d48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40023800 	.word	0x40023800
 8005d58:	0800ca0c 	.word	0x0800ca0c

08005d5c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e01c      	b.n	8005da8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	795b      	ldrb	r3, [r3, #5]
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7fc fc44 	bl	800260c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f042 0204 	orr.w	r2, r2, #4
 8005d98:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	791b      	ldrb	r3, [r3, #4]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_RNG_GenerateRandomNumber+0x1a>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e03d      	b.n	8005e46 <HAL_RNG_GenerateRandomNumber+0x96>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	795b      	ldrb	r3, [r3, #5]
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d12c      	bne.n	8005e34 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2202      	movs	r2, #2
 8005dde:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005de0:	f7fc fdc4 	bl	800296c <HAL_GetTick>
 8005de4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005de6:	e011      	b.n	8005e0c <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005de8:	f7fc fdc0 	bl	800296c <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d90a      	bls.n	8005e0c <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e01c      	b.n	8005e46 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d1e6      	bne.n	8005de8 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68da      	ldr	r2, [r3, #12]
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	715a      	strb	r2, [r3, #5]
 8005e32:	e004      	b.n	8005e3e <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2204      	movs	r2, #4
 8005e38:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	711a      	strb	r2, [r3, #4]

  return status;
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b082      	sub	sp, #8
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  if(HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	330c      	adds	r3, #12
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ffa7 	bl	8005db0 <HAL_RNG_GenerateRandomNumber>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d102      	bne.n	8005e6e <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	e000      	b.n	8005e70 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 8005e6e:	2300      	movs	r3, #0
  }
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e01d      	b.n	8005ec6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d106      	bne.n	8005ea4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f7fc fbd4 	bl	800264c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4610      	mov	r0, r2
 8005eb8:	f000 f9ae 	bl	8006218 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2202      	movs	r2, #2
 8005eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2b06      	cmp	r3, #6
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bc80      	pop	{r7}
 8005f12:	4770      	bx	lr

08005f14 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6a1a      	ldr	r2, [r3, #32]
 8005f2a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10f      	bne.n	8005f54 <HAL_TIM_Base_Stop+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	6a1a      	ldr	r2, [r3, #32]
 8005f3a:	f240 4344 	movw	r3, #1092	; 0x444
 8005f3e:	4013      	ands	r3, r2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d107      	bne.n	8005f54 <HAL_TIM_Base_Stop+0x40>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0201 	bic.w	r2, r2, #1
 8005f52:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 0307 	and.w	r3, r3, #7
 8005f8a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2b06      	cmp	r3, #6
 8005f90:	d007      	beq.n	8005fa2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f042 0201 	orr.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bc80      	pop	{r7}
 8005fac:	4770      	bx	lr

08005fae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d122      	bne.n	800600a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d11b      	bne.n	800600a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f06f 0202 	mvn.w	r2, #2
 8005fda:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	f003 0303 	and.w	r3, r3, #3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d003      	beq.n	8005ff8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f8f6 	bl	80061e2 <HAL_TIM_IC_CaptureCallback>
 8005ff6:	e005      	b.n	8006004 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f8e9 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f8f8 	bl	80061f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	f003 0304 	and.w	r3, r3, #4
 8006014:	2b04      	cmp	r3, #4
 8006016:	d122      	bne.n	800605e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f003 0304 	and.w	r3, r3, #4
 8006022:	2b04      	cmp	r3, #4
 8006024:	d11b      	bne.n	800605e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f06f 0204 	mvn.w	r2, #4
 800602e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006040:	2b00      	cmp	r3, #0
 8006042:	d003      	beq.n	800604c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f8cc 	bl	80061e2 <HAL_TIM_IC_CaptureCallback>
 800604a:	e005      	b.n	8006058 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 f8bf 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 f8ce 	bl	80061f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	f003 0308 	and.w	r3, r3, #8
 8006068:	2b08      	cmp	r3, #8
 800606a:	d122      	bne.n	80060b2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f003 0308 	and.w	r3, r3, #8
 8006076:	2b08      	cmp	r3, #8
 8006078:	d11b      	bne.n	80060b2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f06f 0208 	mvn.w	r2, #8
 8006082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2204      	movs	r2, #4
 8006088:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	f003 0303 	and.w	r3, r3, #3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d003      	beq.n	80060a0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 f8a2 	bl	80061e2 <HAL_TIM_IC_CaptureCallback>
 800609e:	e005      	b.n	80060ac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f895 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f8a4 	bl	80061f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d122      	bne.n	8006106 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	f003 0310 	and.w	r3, r3, #16
 80060ca:	2b10      	cmp	r3, #16
 80060cc:	d11b      	bne.n	8006106 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f06f 0210 	mvn.w	r2, #16
 80060d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2208      	movs	r2, #8
 80060dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	69db      	ldr	r3, [r3, #28]
 80060e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d003      	beq.n	80060f4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f878 	bl	80061e2 <HAL_TIM_IC_CaptureCallback>
 80060f2:	e005      	b.n	8006100 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f86b 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f87a 	bl	80061f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b01      	cmp	r3, #1
 8006112:	d10e      	bne.n	8006132 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b01      	cmp	r3, #1
 8006120:	d107      	bne.n	8006132 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f06f 0201 	mvn.w	r2, #1
 800612a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f846 	bl	80061be <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800613c:	2b80      	cmp	r3, #128	; 0x80
 800613e:	d10e      	bne.n	800615e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614a:	2b80      	cmp	r3, #128	; 0x80
 800614c:	d107      	bne.n	800615e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 f948 	bl	80063ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006168:	2b40      	cmp	r3, #64	; 0x40
 800616a:	d10e      	bne.n	800618a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006176:	2b40      	cmp	r3, #64	; 0x40
 8006178:	d107      	bne.n	800618a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f83e 	bl	8006206 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	2b20      	cmp	r3, #32
 8006196:	d10e      	bne.n	80061b6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d107      	bne.n	80061b6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f06f 0220 	mvn.w	r2, #32
 80061ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f913 	bl	80063dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061b6:	bf00      	nop
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061be:	b480      	push	{r7}
 80061c0:	b083      	sub	sp, #12
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr

080061e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr

08006206 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr

08006218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a3f      	ldr	r2, [pc, #252]	; (8006328 <TIM_Base_SetConfig+0x110>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d013      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006236:	d00f      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a3c      	ldr	r2, [pc, #240]	; (800632c <TIM_Base_SetConfig+0x114>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d00b      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a3b      	ldr	r2, [pc, #236]	; (8006330 <TIM_Base_SetConfig+0x118>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d007      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a3a      	ldr	r2, [pc, #232]	; (8006334 <TIM_Base_SetConfig+0x11c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d003      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a39      	ldr	r2, [pc, #228]	; (8006338 <TIM_Base_SetConfig+0x120>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d108      	bne.n	800626a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800625e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2e      	ldr	r2, [pc, #184]	; (8006328 <TIM_Base_SetConfig+0x110>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d02b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006278:	d027      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a2b      	ldr	r2, [pc, #172]	; (800632c <TIM_Base_SetConfig+0x114>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d023      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2a      	ldr	r2, [pc, #168]	; (8006330 <TIM_Base_SetConfig+0x118>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d01f      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a29      	ldr	r2, [pc, #164]	; (8006334 <TIM_Base_SetConfig+0x11c>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d01b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a28      	ldr	r2, [pc, #160]	; (8006338 <TIM_Base_SetConfig+0x120>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d017      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a27      	ldr	r2, [pc, #156]	; (800633c <TIM_Base_SetConfig+0x124>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a26      	ldr	r2, [pc, #152]	; (8006340 <TIM_Base_SetConfig+0x128>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d00f      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a25      	ldr	r2, [pc, #148]	; (8006344 <TIM_Base_SetConfig+0x12c>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a24      	ldr	r2, [pc, #144]	; (8006348 <TIM_Base_SetConfig+0x130>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d007      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a23      	ldr	r2, [pc, #140]	; (800634c <TIM_Base_SetConfig+0x134>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d003      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a22      	ldr	r2, [pc, #136]	; (8006350 <TIM_Base_SetConfig+0x138>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d108      	bne.n	80062dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a09      	ldr	r2, [pc, #36]	; (8006328 <TIM_Base_SetConfig+0x110>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d003      	beq.n	8006310 <TIM_Base_SetConfig+0xf8>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a0b      	ldr	r2, [pc, #44]	; (8006338 <TIM_Base_SetConfig+0x120>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d103      	bne.n	8006318 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	691a      	ldr	r2, [r3, #16]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	615a      	str	r2, [r3, #20]
}
 800631e:	bf00      	nop
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	bc80      	pop	{r7}
 8006326:	4770      	bx	lr
 8006328:	40010000 	.word	0x40010000
 800632c:	40000400 	.word	0x40000400
 8006330:	40000800 	.word	0x40000800
 8006334:	40000c00 	.word	0x40000c00
 8006338:	40010400 	.word	0x40010400
 800633c:	40014000 	.word	0x40014000
 8006340:	40014400 	.word	0x40014400
 8006344:	40014800 	.word	0x40014800
 8006348:	40001800 	.word	0x40001800
 800634c:	40001c00 	.word	0x40001c00
 8006350:	40002000 	.word	0x40002000

08006354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006364:	2b01      	cmp	r3, #1
 8006366:	d101      	bne.n	800636c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006368:	2302      	movs	r3, #2
 800636a:	e032      	b.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006392:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	4313      	orrs	r3, r2
 800639c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063a4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68ba      	ldr	r2, [r7, #8]
 80063be:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr

080063dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr

080063ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063f6:	bf00      	nop
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bc80      	pop	{r7}
 80063fe:	4770      	bx	lr

08006400 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006400:	b084      	sub	sp, #16
 8006402:	b580      	push	{r7, lr}
 8006404:	b084      	sub	sp, #16
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
 800640a:	f107 001c 	add.w	r0, r7, #28
 800640e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006414:	2b01      	cmp	r3, #1
 8006416:	d122      	bne.n	800645e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800642c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006440:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006442:	2b01      	cmp	r3, #1
 8006444:	d105      	bne.n	8006452 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f001 fa58 	bl	8007908 <USB_CoreReset>
 8006458:	4603      	mov	r3, r0
 800645a:	73fb      	strb	r3, [r7, #15]
 800645c:	e010      	b.n	8006480 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f001 fa4c 	bl	8007908 <USB_CoreReset>
 8006470:	4603      	mov	r3, r0
 8006472:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006478:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006482:	2b01      	cmp	r3, #1
 8006484:	d10b      	bne.n	800649e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f043 0206 	orr.w	r2, r3, #6
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f043 0220 	orr.w	r2, r3, #32
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800649e:	7bfb      	ldrb	r3, [r7, #15]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064aa:	b004      	add	sp, #16
 80064ac:	4770      	bx	lr
	...

080064b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b087      	sub	sp, #28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	4613      	mov	r3, r2
 80064bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80064be:	79fb      	ldrb	r3, [r7, #7]
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d165      	bne.n	8006590 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4a41      	ldr	r2, [pc, #260]	; (80065cc <USB_SetTurnaroundTime+0x11c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d906      	bls.n	80064da <USB_SetTurnaroundTime+0x2a>
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	4a40      	ldr	r2, [pc, #256]	; (80065d0 <USB_SetTurnaroundTime+0x120>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d802      	bhi.n	80064da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80064d4:	230f      	movs	r3, #15
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	e062      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	4a3c      	ldr	r2, [pc, #240]	; (80065d0 <USB_SetTurnaroundTime+0x120>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d906      	bls.n	80064f0 <USB_SetTurnaroundTime+0x40>
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	4a3b      	ldr	r2, [pc, #236]	; (80065d4 <USB_SetTurnaroundTime+0x124>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d802      	bhi.n	80064f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80064ea:	230e      	movs	r3, #14
 80064ec:	617b      	str	r3, [r7, #20]
 80064ee:	e057      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4a38      	ldr	r2, [pc, #224]	; (80065d4 <USB_SetTurnaroundTime+0x124>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d906      	bls.n	8006506 <USB_SetTurnaroundTime+0x56>
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	4a37      	ldr	r2, [pc, #220]	; (80065d8 <USB_SetTurnaroundTime+0x128>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d802      	bhi.n	8006506 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006500:	230d      	movs	r3, #13
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	e04c      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	4a33      	ldr	r2, [pc, #204]	; (80065d8 <USB_SetTurnaroundTime+0x128>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d906      	bls.n	800651c <USB_SetTurnaroundTime+0x6c>
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	4a32      	ldr	r2, [pc, #200]	; (80065dc <USB_SetTurnaroundTime+0x12c>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d802      	bhi.n	800651c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006516:	230c      	movs	r3, #12
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	e041      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	4a2f      	ldr	r2, [pc, #188]	; (80065dc <USB_SetTurnaroundTime+0x12c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d906      	bls.n	8006532 <USB_SetTurnaroundTime+0x82>
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	4a2e      	ldr	r2, [pc, #184]	; (80065e0 <USB_SetTurnaroundTime+0x130>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d802      	bhi.n	8006532 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800652c:	230b      	movs	r3, #11
 800652e:	617b      	str	r3, [r7, #20]
 8006530:	e036      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4a2a      	ldr	r2, [pc, #168]	; (80065e0 <USB_SetTurnaroundTime+0x130>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d906      	bls.n	8006548 <USB_SetTurnaroundTime+0x98>
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	4a29      	ldr	r2, [pc, #164]	; (80065e4 <USB_SetTurnaroundTime+0x134>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d802      	bhi.n	8006548 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006542:	230a      	movs	r3, #10
 8006544:	617b      	str	r3, [r7, #20]
 8006546:	e02b      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4a26      	ldr	r2, [pc, #152]	; (80065e4 <USB_SetTurnaroundTime+0x134>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d906      	bls.n	800655e <USB_SetTurnaroundTime+0xae>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	4a25      	ldr	r2, [pc, #148]	; (80065e8 <USB_SetTurnaroundTime+0x138>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d802      	bhi.n	800655e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006558:	2309      	movs	r3, #9
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	e020      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	4a21      	ldr	r2, [pc, #132]	; (80065e8 <USB_SetTurnaroundTime+0x138>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d906      	bls.n	8006574 <USB_SetTurnaroundTime+0xc4>
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	4a20      	ldr	r2, [pc, #128]	; (80065ec <USB_SetTurnaroundTime+0x13c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d802      	bhi.n	8006574 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800656e:	2308      	movs	r3, #8
 8006570:	617b      	str	r3, [r7, #20]
 8006572:	e015      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	4a1d      	ldr	r2, [pc, #116]	; (80065ec <USB_SetTurnaroundTime+0x13c>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d906      	bls.n	800658a <USB_SetTurnaroundTime+0xda>
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4a1c      	ldr	r2, [pc, #112]	; (80065f0 <USB_SetTurnaroundTime+0x140>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d802      	bhi.n	800658a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006584:	2307      	movs	r3, #7
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	e00a      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800658a:	2306      	movs	r3, #6
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	e007      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006590:	79fb      	ldrb	r3, [r7, #7]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d102      	bne.n	800659c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006596:	2309      	movs	r3, #9
 8006598:	617b      	str	r3, [r7, #20]
 800659a:	e001      	b.n	80065a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800659c:	2309      	movs	r3, #9
 800659e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	68da      	ldr	r2, [r3, #12]
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	029b      	lsls	r3, r3, #10
 80065b4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80065b8:	431a      	orrs	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	371c      	adds	r7, #28
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	00d8acbf 	.word	0x00d8acbf
 80065d0:	00e4e1bf 	.word	0x00e4e1bf
 80065d4:	00f423ff 	.word	0x00f423ff
 80065d8:	0106737f 	.word	0x0106737f
 80065dc:	011a499f 	.word	0x011a499f
 80065e0:	01312cff 	.word	0x01312cff
 80065e4:	014ca43f 	.word	0x014ca43f
 80065e8:	016e35ff 	.word	0x016e35ff
 80065ec:	01a6ab1f 	.word	0x01a6ab1f
 80065f0:	01e847ff 	.word	0x01e847ff

080065f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f043 0201 	orr.w	r2, r3, #1
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	bc80      	pop	{r7}
 8006612:	4770      	bx	lr

08006614 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f023 0201 	bic.w	r2, r3, #1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	370c      	adds	r7, #12
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr

08006634 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	460b      	mov	r3, r1
 800663e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800664c:	78fb      	ldrb	r3, [r7, #3]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d106      	bne.n	8006660 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	60da      	str	r2, [r3, #12]
 800665e:	e00b      	b.n	8006678 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	60da      	str	r2, [r3, #12]
 8006672:	e001      	b.n	8006678 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e003      	b.n	8006680 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006678:	2032      	movs	r0, #50	; 0x32
 800667a:	f7fc f981 	bl	8002980 <HAL_Delay>

  return HAL_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006688:	b084      	sub	sp, #16
 800668a:	b580      	push	{r7, lr}
 800668c:	b086      	sub	sp, #24
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006696:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800669a:	2300      	movs	r3, #0
 800669c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80066a2:	2300      	movs	r3, #0
 80066a4:	613b      	str	r3, [r7, #16]
 80066a6:	e009      	b.n	80066bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	3340      	adds	r3, #64	; 0x40
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4413      	add	r3, r2
 80066b2:	2200      	movs	r2, #0
 80066b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	3301      	adds	r3, #1
 80066ba:	613b      	str	r3, [r7, #16]
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	2b0e      	cmp	r3, #14
 80066c0:	d9f2      	bls.n	80066a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80066c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d112      	bne.n	80066ee <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	639a      	str	r2, [r3, #56]	; 0x38
 80066ec:	e00b      	b.n	8006706 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800670c:	461a      	mov	r2, r3
 800670e:	2300      	movs	r3, #0
 8006710:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006718:	4619      	mov	r1, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006720:	461a      	mov	r2, r3
 8006722:	680b      	ldr	r3, [r1, #0]
 8006724:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006728:	2b01      	cmp	r3, #1
 800672a:	d10c      	bne.n	8006746 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800672c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d104      	bne.n	800673c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006732:	2100      	movs	r1, #0
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 f95d 	bl	80069f4 <USB_SetDevSpeed>
 800673a:	e008      	b.n	800674e <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800673c:	2101      	movs	r1, #1
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f958 	bl	80069f4 <USB_SetDevSpeed>
 8006744:	e003      	b.n	800674e <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006746:	2103      	movs	r1, #3
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f953 	bl	80069f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800674e:	2110      	movs	r1, #16
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f90b 	bl	800696c <USB_FlushTxFifo>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f927 	bl	80069b4 <USB_FlushRxFifo>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006776:	461a      	mov	r2, r3
 8006778:	2300      	movs	r3, #0
 800677a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006782:	461a      	mov	r2, r3
 8006784:	2300      	movs	r3, #0
 8006786:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800678e:	461a      	mov	r2, r3
 8006790:	2300      	movs	r3, #0
 8006792:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006794:	2300      	movs	r3, #0
 8006796:	613b      	str	r3, [r7, #16]
 8006798:	e043      	b.n	8006822 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067b0:	d118      	bne.n	80067e4 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10a      	bne.n	80067ce <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c4:	461a      	mov	r2, r3
 80067c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	e013      	b.n	80067f6 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	015a      	lsls	r2, r3, #5
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	4413      	add	r3, r2
 80067d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067da:	461a      	mov	r2, r3
 80067dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	e008      	b.n	80067f6 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	015a      	lsls	r2, r3, #5
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	4413      	add	r3, r2
 80067ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f0:	461a      	mov	r2, r3
 80067f2:	2300      	movs	r3, #0
 80067f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	015a      	lsls	r2, r3, #5
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4413      	add	r3, r2
 80067fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006802:	461a      	mov	r2, r3
 8006804:	2300      	movs	r3, #0
 8006806:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006814:	461a      	mov	r2, r3
 8006816:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800681a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	3301      	adds	r3, #1
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	429a      	cmp	r2, r3
 8006828:	d3b7      	bcc.n	800679a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800682a:	2300      	movs	r3, #0
 800682c:	613b      	str	r3, [r7, #16]
 800682e:	e043      	b.n	80068b8 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	015a      	lsls	r2, r3, #5
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	4413      	add	r3, r2
 8006838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006842:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006846:	d118      	bne.n	800687a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10a      	bne.n	8006864 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	015a      	lsls	r2, r3, #5
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	4413      	add	r3, r2
 8006856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800685a:	461a      	mov	r2, r3
 800685c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006860:	6013      	str	r3, [r2, #0]
 8006862:	e013      	b.n	800688c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4413      	add	r3, r2
 800686c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006870:	461a      	mov	r2, r3
 8006872:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	e008      	b.n	800688c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	015a      	lsls	r2, r3, #5
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	4413      	add	r3, r2
 8006882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006886:	461a      	mov	r2, r3
 8006888:	2300      	movs	r3, #0
 800688a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	015a      	lsls	r2, r3, #5
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4413      	add	r3, r2
 8006894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006898:	461a      	mov	r2, r3
 800689a:	2300      	movs	r3, #0
 800689c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	461a      	mov	r2, r3
 80068ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80068b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	3301      	adds	r3, #1
 80068b6:	613b      	str	r3, [r7, #16]
 80068b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d3b7      	bcc.n	8006830 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068d2:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80068d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d111      	bne.n	80068fe <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068e0:	461a      	mov	r2, r3
 80068e2:	4b20      	ldr	r3, [pc, #128]	; (8006964 <USB_DevInit+0x2dc>)
 80068e4:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068f8:	f043 0303 	orr.w	r3, r3, #3
 80068fc:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800690a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800690c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690e:	2b00      	cmp	r3, #0
 8006910:	d105      	bne.n	800691e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	f043 0210 	orr.w	r2, r3, #16
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	4b11      	ldr	r3, [pc, #68]	; (8006968 <USB_DevInit+0x2e0>)
 8006924:	4313      	orrs	r3, r2
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800692a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d005      	beq.n	800693c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	f043 0208 	orr.w	r2, r3, #8
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800693c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693e:	2b01      	cmp	r3, #1
 8006940:	d107      	bne.n	8006952 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800694a:	f043 0304 	orr.w	r3, r3, #4
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006952:	7dfb      	ldrb	r3, [r7, #23]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800695e:	b004      	add	sp, #16
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	00800100 	.word	0x00800100
 8006968:	803c3800 	.word	0x803c3800

0800696c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	019b      	lsls	r3, r3, #6
 800697e:	f043 0220 	orr.w	r2, r3, #32
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	3301      	adds	r3, #1
 800698a:	60fb      	str	r3, [r7, #12]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4a08      	ldr	r2, [pc, #32]	; (80069b0 <USB_FlushTxFifo+0x44>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d901      	bls.n	8006998 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e006      	b.n	80069a6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	691b      	ldr	r3, [r3, #16]
 800699c:	f003 0320 	and.w	r3, r3, #32
 80069a0:	2b20      	cmp	r3, #32
 80069a2:	d0f0      	beq.n	8006986 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80069a4:	2300      	movs	r3, #0
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr
 80069b0:	00030d40 	.word	0x00030d40

080069b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80069bc:	2300      	movs	r3, #0
 80069be:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2210      	movs	r2, #16
 80069c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	3301      	adds	r3, #1
 80069ca:	60fb      	str	r3, [r7, #12]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	4a08      	ldr	r2, [pc, #32]	; (80069f0 <USB_FlushRxFifo+0x3c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d901      	bls.n	80069d8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e006      	b.n	80069e6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b10      	cmp	r3, #16
 80069e2:	d0f0      	beq.n	80069c6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3714      	adds	r7, #20
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bc80      	pop	{r7}
 80069ee:	4770      	bx	lr
 80069f0:	00030d40 	.word	0x00030d40

080069f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	78fb      	ldrb	r3, [r7, #3]
 8006a0e:	68f9      	ldr	r1, [r7, #12]
 8006a10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a14:	4313      	orrs	r3, r2
 8006a16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bc80      	pop	{r7}
 8006a22:	4770      	bx	lr

08006a24 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b087      	sub	sp, #28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f003 0306 	and.w	r3, r3, #6
 8006a3c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d102      	bne.n	8006a4a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006a44:	2300      	movs	r3, #0
 8006a46:	75fb      	strb	r3, [r7, #23]
 8006a48:	e00a      	b.n	8006a60 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d002      	beq.n	8006a56 <USB_GetDevSpeed+0x32>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b06      	cmp	r3, #6
 8006a54:	d102      	bne.n	8006a5c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006a56:	2302      	movs	r3, #2
 8006a58:	75fb      	strb	r3, [r7, #23]
 8006a5a:	e001      	b.n	8006a60 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006a5c:	230f      	movs	r3, #15
 8006a5e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006a60:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bc80      	pop	{r7}
 8006a6a:	4770      	bx	lr

08006a6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	785b      	ldrb	r3, [r3, #1]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d13a      	bne.n	8006afe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	f003 030f 	and.w	r3, r3, #15
 8006a98:	2101      	movs	r1, #1
 8006a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	68f9      	ldr	r1, [r7, #12]
 8006aa2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d155      	bne.n	8006b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	015a      	lsls	r2, r3, #5
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	78db      	ldrb	r3, [r3, #3]
 8006ada:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006adc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	059b      	lsls	r3, r3, #22
 8006ae2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	e036      	b.n	8006b6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b04:	69da      	ldr	r2, [r3, #28]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	2101      	movs	r1, #1
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	041b      	lsls	r3, r3, #16
 8006b16:	68f9      	ldr	r1, [r7, #12]
 8006b18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d11a      	bne.n	8006b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	015a      	lsls	r2, r3, #5
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	78db      	ldrb	r3, [r3, #3]
 8006b50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b52:	430b      	orrs	r3, r1
 8006b54:	4313      	orrs	r3, r2
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bc80      	pop	{r7}
 8006b76:	4770      	bx	lr

08006b78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d135      	bne.n	8006c00 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	f003 030f 	and.w	r3, r3, #15
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	43db      	mvns	r3, r3
 8006bae:	68f9      	ldr	r1, [r7, #12]
 8006bb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bbe:	69da      	ldr	r2, [r3, #28]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	f003 030f 	and.w	r3, r3, #15
 8006bc8:	2101      	movs	r1, #1
 8006bca:	fa01 f303 	lsl.w	r3, r1, r3
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	68f9      	ldr	r1, [r7, #12]
 8006bd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bd8:	4013      	ands	r3, r2
 8006bda:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	0159      	lsls	r1, r3, #5
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	440b      	add	r3, r1
 8006bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	4b1f      	ldr	r3, [pc, #124]	; (8006c78 <USB_DeactivateEndpoint+0x100>)
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	600b      	str	r3, [r1, #0]
 8006bfe:	e034      	b.n	8006c6a <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	2101      	movs	r1, #1
 8006c12:	fa01 f303 	lsl.w	r3, r1, r3
 8006c16:	041b      	lsls	r3, r3, #16
 8006c18:	43db      	mvns	r3, r3
 8006c1a:	68f9      	ldr	r1, [r7, #12]
 8006c1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c20:	4013      	ands	r3, r2
 8006c22:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c2a:	69da      	ldr	r2, [r3, #28]
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	f003 030f 	and.w	r3, r3, #15
 8006c34:	2101      	movs	r1, #1
 8006c36:	fa01 f303 	lsl.w	r3, r1, r3
 8006c3a:	041b      	lsls	r3, r3, #16
 8006c3c:	43db      	mvns	r3, r3
 8006c3e:	68f9      	ldr	r1, [r7, #12]
 8006c40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c44:	4013      	ands	r3, r2
 8006c46:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	0159      	lsls	r1, r3, #5
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	440b      	add	r3, r1
 8006c5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c62:	4619      	mov	r1, r3
 8006c64:	4b05      	ldr	r3, [pc, #20]	; (8006c7c <USB_DeactivateEndpoint+0x104>)
 8006c66:	4013      	ands	r3, r2
 8006c68:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bc80      	pop	{r7}
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	ec337800 	.word	0xec337800
 8006c7c:	eff37800 	.word	0xeff37800

08006c80 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b08a      	sub	sp, #40	; 0x28
 8006c84:	af02      	add	r7, sp, #8
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	785b      	ldrb	r3, [r3, #1]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	f040 815c 	bne.w	8006f5a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d132      	bne.n	8006d10 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	69ba      	ldr	r2, [r7, #24]
 8006cba:	0151      	lsls	r1, r2, #5
 8006cbc:	69fa      	ldr	r2, [r7, #28]
 8006cbe:	440a      	add	r2, r1
 8006cc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006cc8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ccc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	015a      	lsls	r2, r3, #5
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	69ba      	ldr	r2, [r7, #24]
 8006cde:	0151      	lsls	r1, r2, #5
 8006ce0:	69fa      	ldr	r2, [r7, #28]
 8006ce2:	440a      	add	r2, r1
 8006ce4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ce8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cee:	69bb      	ldr	r3, [r7, #24]
 8006cf0:	015a      	lsls	r2, r3, #5
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	69ba      	ldr	r2, [r7, #24]
 8006cfe:	0151      	lsls	r1, r2, #5
 8006d00:	69fa      	ldr	r2, [r7, #28]
 8006d02:	440a      	add	r2, r1
 8006d04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d08:	0cdb      	lsrs	r3, r3, #19
 8006d0a:	04db      	lsls	r3, r3, #19
 8006d0c:	6113      	str	r3, [r2, #16]
 8006d0e:	e074      	b.n	8006dfa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	69ba      	ldr	r2, [r7, #24]
 8006d20:	0151      	lsls	r1, r2, #5
 8006d22:	69fa      	ldr	r2, [r7, #28]
 8006d24:	440a      	add	r2, r1
 8006d26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d2a:	0cdb      	lsrs	r3, r3, #19
 8006d2c:	04db      	lsls	r3, r3, #19
 8006d2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	69ba      	ldr	r2, [r7, #24]
 8006d40:	0151      	lsls	r1, r2, #5
 8006d42:	69fa      	ldr	r2, [r7, #28]
 8006d44:	440a      	add	r2, r1
 8006d46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d4a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d4e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d60:	691a      	ldr	r2, [r3, #16]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	6959      	ldr	r1, [r3, #20]
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	440b      	add	r3, r1
 8006d6c:	1e59      	subs	r1, r3, #1
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d76:	04d9      	lsls	r1, r3, #19
 8006d78:	4b9d      	ldr	r3, [pc, #628]	; (8006ff0 <USB_EPStartXfer+0x370>)
 8006d7a:	400b      	ands	r3, r1
 8006d7c:	69b9      	ldr	r1, [r7, #24]
 8006d7e:	0148      	lsls	r0, r1, #5
 8006d80:	69f9      	ldr	r1, [r7, #28]
 8006d82:	4401      	add	r1, r0
 8006d84:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	015a      	lsls	r2, r3, #5
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d98:	691a      	ldr	r2, [r3, #16]
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006da2:	69b9      	ldr	r1, [r7, #24]
 8006da4:	0148      	lsls	r0, r1, #5
 8006da6:	69f9      	ldr	r1, [r7, #28]
 8006da8:	4401      	add	r1, r0
 8006daa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006dae:	4313      	orrs	r3, r2
 8006db0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	78db      	ldrb	r3, [r3, #3]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d11f      	bne.n	8006dfa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	015a      	lsls	r2, r3, #5
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	0151      	lsls	r1, r2, #5
 8006dcc:	69fa      	ldr	r2, [r7, #28]
 8006dce:	440a      	add	r2, r1
 8006dd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dd4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006dd8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	015a      	lsls	r2, r3, #5
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	4413      	add	r3, r2
 8006de2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	69ba      	ldr	r2, [r7, #24]
 8006dea:	0151      	lsls	r1, r2, #5
 8006dec:	69fa      	ldr	r2, [r7, #28]
 8006dee:	440a      	add	r2, r1
 8006df0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006df4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006df8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006dfa:	79fb      	ldrb	r3, [r7, #7]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d14b      	bne.n	8006e98 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d009      	beq.n	8006e1c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e14:	461a      	mov	r2, r3
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	78db      	ldrb	r3, [r3, #3]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d128      	bne.n	8006e76 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d110      	bne.n	8006e56 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	69fa      	ldr	r2, [r7, #28]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006e52:	6013      	str	r3, [r2, #0]
 8006e54:	e00f      	b.n	8006e76 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	015a      	lsls	r2, r3, #5
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	69ba      	ldr	r2, [r7, #24]
 8006e66:	0151      	lsls	r1, r2, #5
 8006e68:	69fa      	ldr	r2, [r7, #28]
 8006e6a:	440a      	add	r2, r1
 8006e6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e74:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	0151      	lsls	r1, r2, #5
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	440a      	add	r2, r1
 8006e8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	e12f      	b.n	80070f8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	015a      	lsls	r2, r3, #5
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69ba      	ldr	r2, [r7, #24]
 8006ea8:	0151      	lsls	r1, r2, #5
 8006eaa:	69fa      	ldr	r2, [r7, #28]
 8006eac:	440a      	add	r2, r1
 8006eae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006eb2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006eb6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	78db      	ldrb	r3, [r3, #3]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d015      	beq.n	8006eec <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f000 8117 	beq.w	80070f8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	f003 030f 	and.w	r3, r3, #15
 8006eda:	2101      	movs	r1, #1
 8006edc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee0:	69f9      	ldr	r1, [r7, #28]
 8006ee2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	634b      	str	r3, [r1, #52]	; 0x34
 8006eea:	e105      	b.n	80070f8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d110      	bne.n	8006f1e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	0151      	lsls	r1, r2, #5
 8006f0e:	69fa      	ldr	r2, [r7, #28]
 8006f10:	440a      	add	r2, r1
 8006f12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006f1a:	6013      	str	r3, [r2, #0]
 8006f1c:	e00f      	b.n	8006f3e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	015a      	lsls	r2, r3, #5
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	4413      	add	r3, r2
 8006f26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	0151      	lsls	r1, r2, #5
 8006f30:	69fa      	ldr	r2, [r7, #28]
 8006f32:	440a      	add	r2, r1
 8006f34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f3c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	68d9      	ldr	r1, [r3, #12]
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	781a      	ldrb	r2, [r3, #0]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	b298      	uxth	r0, r3
 8006f4c:	79fb      	ldrb	r3, [r7, #7]
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	4603      	mov	r3, r0
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 fa2a 	bl	80073ac <USB_WritePacket>
 8006f58:	e0ce      	b.n	80070f8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	015a      	lsls	r2, r3, #5
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	4413      	add	r3, r2
 8006f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	0151      	lsls	r1, r2, #5
 8006f6c:	69fa      	ldr	r2, [r7, #28]
 8006f6e:	440a      	add	r2, r1
 8006f70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f74:	0cdb      	lsrs	r3, r3, #19
 8006f76:	04db      	lsls	r3, r3, #19
 8006f78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	015a      	lsls	r2, r3, #5
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	4413      	add	r3, r2
 8006f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	69ba      	ldr	r2, [r7, #24]
 8006f8a:	0151      	lsls	r1, r2, #5
 8006f8c:	69fa      	ldr	r2, [r7, #28]
 8006f8e:	440a      	add	r2, r1
 8006f90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f9c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d126      	bne.n	8006ff4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	4413      	add	r3, r2
 8006fae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fb2:	691a      	ldr	r2, [r3, #16]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fbc:	69b9      	ldr	r1, [r7, #24]
 8006fbe:	0148      	lsls	r0, r1, #5
 8006fc0:	69f9      	ldr	r1, [r7, #28]
 8006fc2:	4401      	add	r1, r0
 8006fc4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	69ba      	ldr	r2, [r7, #24]
 8006fdc:	0151      	lsls	r1, r2, #5
 8006fde:	69fa      	ldr	r2, [r7, #28]
 8006fe0:	440a      	add	r2, r1
 8006fe2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fe6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006fea:	6113      	str	r3, [r2, #16]
 8006fec:	e036      	b.n	800705c <USB_EPStartXfer+0x3dc>
 8006fee:	bf00      	nop
 8006ff0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	695a      	ldr	r2, [r3, #20]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	1e5a      	subs	r2, r3, #1
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	fbb2 f3f3 	udiv	r3, r2, r3
 8007008:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	4413      	add	r3, r2
 8007012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007016:	691a      	ldr	r2, [r3, #16]
 8007018:	8afb      	ldrh	r3, [r7, #22]
 800701a:	04d9      	lsls	r1, r3, #19
 800701c:	4b39      	ldr	r3, [pc, #228]	; (8007104 <USB_EPStartXfer+0x484>)
 800701e:	400b      	ands	r3, r1
 8007020:	69b9      	ldr	r1, [r7, #24]
 8007022:	0148      	lsls	r0, r1, #5
 8007024:	69f9      	ldr	r1, [r7, #28]
 8007026:	4401      	add	r1, r0
 8007028:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800702c:	4313      	orrs	r3, r2
 800702e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800703c:	691a      	ldr	r2, [r3, #16]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	8af9      	ldrh	r1, [r7, #22]
 8007044:	fb01 f303 	mul.w	r3, r1, r3
 8007048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800704c:	69b9      	ldr	r1, [r7, #24]
 800704e:	0148      	lsls	r0, r1, #5
 8007050:	69f9      	ldr	r1, [r7, #28]
 8007052:	4401      	add	r1, r0
 8007054:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007058:	4313      	orrs	r3, r2
 800705a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d10d      	bne.n	800707e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d009      	beq.n	800707e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	68d9      	ldr	r1, [r3, #12]
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	015a      	lsls	r2, r3, #5
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	4413      	add	r3, r2
 8007076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800707a:	460a      	mov	r2, r1
 800707c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	78db      	ldrb	r3, [r3, #3]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d128      	bne.n	80070d8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007092:	2b00      	cmp	r3, #0
 8007094:	d110      	bne.n	80070b8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	015a      	lsls	r2, r3, #5
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	4413      	add	r3, r2
 800709e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	0151      	lsls	r1, r2, #5
 80070a8:	69fa      	ldr	r2, [r7, #28]
 80070aa:	440a      	add	r2, r1
 80070ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	e00f      	b.n	80070d8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	0151      	lsls	r1, r2, #5
 80070ca:	69fa      	ldr	r2, [r7, #28]
 80070cc:	440a      	add	r2, r1
 80070ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	69ba      	ldr	r2, [r7, #24]
 80070e8:	0151      	lsls	r1, r2, #5
 80070ea:	69fa      	ldr	r2, [r7, #28]
 80070ec:	440a      	add	r2, r1
 80070ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80070f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3720      	adds	r7, #32
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	1ff80000 	.word	0x1ff80000

08007108 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	4613      	mov	r3, r2
 8007114:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	785b      	ldrb	r3, [r3, #1]
 8007124:	2b01      	cmp	r3, #1
 8007126:	f040 80cd 	bne.w	80072c4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d132      	bne.n	8007198 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	0151      	lsls	r1, r2, #5
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	440a      	add	r2, r1
 8007148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800714c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007150:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007154:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	4413      	add	r3, r2
 800715e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	693a      	ldr	r2, [r7, #16]
 8007166:	0151      	lsls	r1, r2, #5
 8007168:	697a      	ldr	r2, [r7, #20]
 800716a:	440a      	add	r2, r1
 800716c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007170:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007174:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	015a      	lsls	r2, r3, #5
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	4413      	add	r3, r2
 800717e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	0151      	lsls	r1, r2, #5
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	440a      	add	r2, r1
 800718c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007190:	0cdb      	lsrs	r3, r3, #19
 8007192:	04db      	lsls	r3, r3, #19
 8007194:	6113      	str	r3, [r2, #16]
 8007196:	e04e      	b.n	8007236 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	0151      	lsls	r1, r2, #5
 80071aa:	697a      	ldr	r2, [r7, #20]
 80071ac:	440a      	add	r2, r1
 80071ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071b2:	0cdb      	lsrs	r3, r3, #19
 80071b4:	04db      	lsls	r3, r3, #19
 80071b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	0151      	lsls	r1, r2, #5
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	440a      	add	r2, r1
 80071ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80071d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80071da:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	695a      	ldr	r2, [r3, #20]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d903      	bls.n	80071f0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	689a      	ldr	r2, [r3, #8]
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	0151      	lsls	r1, r2, #5
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	440a      	add	r2, r1
 8007206:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800720a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800720e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	4413      	add	r3, r2
 8007218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800721c:	691a      	ldr	r2, [r3, #16]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007226:	6939      	ldr	r1, [r7, #16]
 8007228:	0148      	lsls	r0, r1, #5
 800722a:	6979      	ldr	r1, [r7, #20]
 800722c:	4401      	add	r1, r0
 800722e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007232:	4313      	orrs	r3, r2
 8007234:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007236:	79fb      	ldrb	r3, [r7, #7]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d11e      	bne.n	800727a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d009      	beq.n	8007258 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	015a      	lsls	r2, r3, #5
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	4413      	add	r3, r2
 800724c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007250:	461a      	mov	r2, r3
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	0151      	lsls	r1, r2, #5
 800726a:	697a      	ldr	r2, [r7, #20]
 800726c:	440a      	add	r2, r1
 800726e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007272:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007276:	6013      	str	r3, [r2, #0]
 8007278:	e092      	b.n	80073a0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	4413      	add	r3, r2
 8007282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	0151      	lsls	r1, r2, #5
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	440a      	add	r2, r1
 8007290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007294:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007298:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d07e      	beq.n	80073a0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	f003 030f 	and.w	r3, r3, #15
 80072b2:	2101      	movs	r1, #1
 80072b4:	fa01 f303 	lsl.w	r3, r1, r3
 80072b8:	6979      	ldr	r1, [r7, #20]
 80072ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072be:	4313      	orrs	r3, r2
 80072c0:	634b      	str	r3, [r1, #52]	; 0x34
 80072c2:	e06d      	b.n	80073a0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	0151      	lsls	r1, r2, #5
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	440a      	add	r2, r1
 80072da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072de:	0cdb      	lsrs	r3, r3, #19
 80072e0:	04db      	lsls	r3, r3, #19
 80072e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	0151      	lsls	r1, r2, #5
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	440a      	add	r2, r1
 80072fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007302:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007306:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	689a      	ldr	r2, [r3, #8]
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	0151      	lsls	r1, r2, #5
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	440a      	add	r2, r1
 800732e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007332:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007336:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	015a      	lsls	r2, r3, #5
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	4413      	add	r3, r2
 8007340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800734e:	6939      	ldr	r1, [r7, #16]
 8007350:	0148      	lsls	r0, r1, #5
 8007352:	6979      	ldr	r1, [r7, #20]
 8007354:	4401      	add	r1, r0
 8007356:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800735a:	4313      	orrs	r3, r2
 800735c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800735e:	79fb      	ldrb	r3, [r7, #7]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d10d      	bne.n	8007380 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d009      	beq.n	8007380 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	68d9      	ldr	r1, [r3, #12]
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	015a      	lsls	r2, r3, #5
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	4413      	add	r3, r2
 8007378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800737c:	460a      	mov	r2, r1
 800737e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	0151      	lsls	r1, r2, #5
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	440a      	add	r2, r1
 8007396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800739a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800739e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	371c      	adds	r7, #28
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bc80      	pop	{r7}
 80073aa:	4770      	bx	lr

080073ac <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b089      	sub	sp, #36	; 0x24
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	4611      	mov	r1, r2
 80073b8:	461a      	mov	r2, r3
 80073ba:	460b      	mov	r3, r1
 80073bc:	71fb      	strb	r3, [r7, #7]
 80073be:	4613      	mov	r3, r2
 80073c0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80073ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d11a      	bne.n	8007408 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80073d2:	88bb      	ldrh	r3, [r7, #4]
 80073d4:	3303      	adds	r3, #3
 80073d6:	089b      	lsrs	r3, r3, #2
 80073d8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80073da:	2300      	movs	r3, #0
 80073dc:	61bb      	str	r3, [r7, #24]
 80073de:	e00f      	b.n	8007400 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	031a      	lsls	r2, r3, #12
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	4413      	add	r3, r2
 80073e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073ec:	461a      	mov	r2, r3
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80073f4:	69fb      	ldr	r3, [r7, #28]
 80073f6:	3304      	adds	r3, #4
 80073f8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	3301      	adds	r3, #1
 80073fe:	61bb      	str	r3, [r7, #24]
 8007400:	69ba      	ldr	r2, [r7, #24]
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	429a      	cmp	r2, r3
 8007406:	d3eb      	bcc.n	80073e0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	3724      	adds	r7, #36	; 0x24
 800740e:	46bd      	mov	sp, r7
 8007410:	bc80      	pop	{r7}
 8007412:	4770      	bx	lr

08007414 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007414:	b480      	push	{r7}
 8007416:	b089      	sub	sp, #36	; 0x24
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	4613      	mov	r3, r2
 8007420:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800742a:	88fb      	ldrh	r3, [r7, #6]
 800742c:	3303      	adds	r3, #3
 800742e:	089b      	lsrs	r3, r3, #2
 8007430:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007432:	2300      	movs	r3, #0
 8007434:	61bb      	str	r3, [r7, #24]
 8007436:	e00b      	b.n	8007450 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	601a      	str	r2, [r3, #0]
    pDest++;
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	3304      	adds	r3, #4
 8007448:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	3301      	adds	r3, #1
 800744e:	61bb      	str	r3, [r7, #24]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	429a      	cmp	r2, r3
 8007456:	d3ef      	bcc.n	8007438 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007458:	69fb      	ldr	r3, [r7, #28]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3724      	adds	r7, #36	; 0x24
 800745e:	46bd      	mov	sp, r7
 8007460:	bc80      	pop	{r7}
 8007462:	4770      	bx	lr

08007464 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	785b      	ldrb	r3, [r3, #1]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d12c      	bne.n	80074da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	015a      	lsls	r2, r3, #5
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	4413      	add	r3, r2
 8007488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	db12      	blt.n	80074b8 <USB_EPSetStall+0x54>
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00f      	beq.n	80074b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	0151      	lsls	r1, r2, #5
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	440a      	add	r2, r1
 80074ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	015a      	lsls	r2, r3, #5
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4413      	add	r3, r2
 80074c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	0151      	lsls	r1, r2, #5
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	440a      	add	r2, r1
 80074ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074d6:	6013      	str	r3, [r2, #0]
 80074d8:	e02b      	b.n	8007532 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	db12      	blt.n	8007512 <USB_EPSetStall+0xae>
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00f      	beq.n	8007512 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	015a      	lsls	r2, r3, #5
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4413      	add	r3, r2
 80074fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	0151      	lsls	r1, r2, #5
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	440a      	add	r2, r1
 8007508:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800750c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007510:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	0151      	lsls	r1, r2, #5
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	440a      	add	r2, r1
 8007528:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800752c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007530:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007532:	2300      	movs	r3, #0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3714      	adds	r7, #20
 8007538:	46bd      	mov	sp, r7
 800753a:	bc80      	pop	{r7}
 800753c:	4770      	bx	lr

0800753e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800753e:	b480      	push	{r7}
 8007540:	b085      	sub	sp, #20
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
 8007546:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	785b      	ldrb	r3, [r3, #1]
 8007556:	2b01      	cmp	r3, #1
 8007558:	d128      	bne.n	80075ac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	015a      	lsls	r2, r3, #5
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	4413      	add	r3, r2
 8007562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	0151      	lsls	r1, r2, #5
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	440a      	add	r2, r1
 8007570:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007574:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007578:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	78db      	ldrb	r3, [r3, #3]
 800757e:	2b03      	cmp	r3, #3
 8007580:	d003      	beq.n	800758a <USB_EPClearStall+0x4c>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	78db      	ldrb	r3, [r3, #3]
 8007586:	2b02      	cmp	r3, #2
 8007588:	d138      	bne.n	80075fc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	015a      	lsls	r2, r3, #5
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4413      	add	r3, r2
 8007592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	0151      	lsls	r1, r2, #5
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	440a      	add	r2, r1
 80075a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a8:	6013      	str	r3, [r2, #0]
 80075aa:	e027      	b.n	80075fc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	015a      	lsls	r2, r3, #5
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	4413      	add	r3, r2
 80075b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	0151      	lsls	r1, r2, #5
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	440a      	add	r2, r1
 80075c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	78db      	ldrb	r3, [r3, #3]
 80075d0:	2b03      	cmp	r3, #3
 80075d2:	d003      	beq.n	80075dc <USB_EPClearStall+0x9e>
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	78db      	ldrb	r3, [r3, #3]
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d10f      	bne.n	80075fc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68ba      	ldr	r2, [r7, #8]
 80075ec:	0151      	lsls	r1, r2, #5
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	440a      	add	r2, r1
 80075f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075fa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	bc80      	pop	{r7}
 8007606:	4770      	bx	lr

08007608 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	460b      	mov	r3, r1
 8007612:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007626:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800762a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	011b      	lsls	r3, r3, #4
 8007638:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800763c:	68f9      	ldr	r1, [r7, #12]
 800763e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007642:	4313      	orrs	r3, r2
 8007644:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	bc80      	pop	{r7}
 8007650:	4770      	bx	lr

08007652 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b084      	sub	sp, #16
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	68fa      	ldr	r2, [r7, #12]
 8007668:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800766c:	f023 0302 	bic.w	r3, r3, #2
 8007670:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8007672:	2003      	movs	r0, #3
 8007674:	f7fb f984 	bl	8002980 <HAL_Delay>

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3710      	adds	r7, #16
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b084      	sub	sp, #16
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800769c:	f043 0302 	orr.w	r3, r3, #2
 80076a0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80076a2:	2003      	movs	r0, #3
 80076a4:	f7fb f96c 	bl	8002980 <HAL_Delay>

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3710      	adds	r7, #16
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b085      	sub	sp, #20
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	695b      	ldr	r3, [r3, #20]
 80076be:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4013      	ands	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80076ca:	68fb      	ldr	r3, [r7, #12]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bc80      	pop	{r7}
 80076d4:	4770      	bx	lr

080076d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b085      	sub	sp, #20
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076f2:	69db      	ldr	r3, [r3, #28]
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	4013      	ands	r3, r2
 80076f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	0c1b      	lsrs	r3, r3, #16
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3714      	adds	r7, #20
 8007702:	46bd      	mov	sp, r7
 8007704:	bc80      	pop	{r7}
 8007706:	4770      	bx	lr

08007708 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	4013      	ands	r3, r2
 800772a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	b29b      	uxth	r3, r3
}
 8007730:	4618      	mov	r0, r3
 8007732:	3714      	adds	r7, #20
 8007734:	46bd      	mov	sp, r7
 8007736:	bc80      	pop	{r7}
 8007738:	4770      	bx	lr

0800773a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800773a:	b480      	push	{r7}
 800773c:	b085      	sub	sp, #20
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	460b      	mov	r3, r1
 8007744:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800774a:	78fb      	ldrb	r3, [r7, #3]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	4413      	add	r3, r2
 8007752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	4013      	ands	r3, r2
 8007766:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007768:	68bb      	ldr	r3, [r7, #8]
}
 800776a:	4618      	mov	r0, r3
 800776c:	3714      	adds	r7, #20
 800776e:	46bd      	mov	sp, r7
 8007770:	bc80      	pop	{r7}
 8007772:	4770      	bx	lr

08007774 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007796:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007798:	78fb      	ldrb	r3, [r7, #3]
 800779a:	f003 030f 	and.w	r3, r3, #15
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	fa22 f303 	lsr.w	r3, r2, r3
 80077a4:	01db      	lsls	r3, r3, #7
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80077ae:	78fb      	ldrb	r3, [r7, #3]
 80077b0:	015a      	lsls	r2, r3, #5
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	4413      	add	r3, r2
 80077b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	4013      	ands	r3, r2
 80077c0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80077c2:	68bb      	ldr	r3, [r7, #8]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	371c      	adds	r7, #28
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bc80      	pop	{r7}
 80077cc:	4770      	bx	lr

080077ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077ce:	b480      	push	{r7}
 80077d0:	b083      	sub	sp, #12
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	f003 0301 	and.w	r3, r3, #1
}
 80077de:	4618      	mov	r0, r3
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bc80      	pop	{r7}
 80077e6:	4770      	bx	lr

080077e8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007802:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007806:	f023 0307 	bic.w	r3, r3, #7
 800780a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f003 0306 	and.w	r3, r3, #6
 8007818:	2b04      	cmp	r3, #4
 800781a:	d109      	bne.n	8007830 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68fa      	ldr	r2, [r7, #12]
 8007826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800782a:	f043 0303 	orr.w	r3, r3, #3
 800782e:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800783e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007842:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	bc80      	pop	{r7}
 800784e:	4770      	bx	lr

08007850 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	460b      	mov	r3, r1
 800785a:	607a      	str	r2, [r7, #4]
 800785c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	333c      	adds	r3, #60	; 0x3c
 8007866:	3304      	adds	r3, #4
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	4a25      	ldr	r2, [pc, #148]	; (8007904 <USB_EP0_OutStart+0xb4>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d90a      	bls.n	800788a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007880:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007884:	d101      	bne.n	800788a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007886:	2300      	movs	r3, #0
 8007888:	e037      	b.n	80078fa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007890:	461a      	mov	r2, r3
 8007892:	2300      	movs	r3, #0
 8007894:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	697a      	ldr	r2, [r7, #20]
 80078a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078b8:	f043 0318 	orr.w	r3, r3, #24
 80078bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078cc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80078d0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80078d2:	7afb      	ldrb	r3, [r7, #11]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d10f      	bne.n	80078f8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078de:	461a      	mov	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078f2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80078f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	371c      	adds	r7, #28
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr
 8007904:	4f54300a 	.word	0x4f54300a

08007908 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007910:	2300      	movs	r3, #0
 8007912:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	3301      	adds	r3, #1
 8007918:	60fb      	str	r3, [r7, #12]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	4a12      	ldr	r2, [pc, #72]	; (8007968 <USB_CoreReset+0x60>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d901      	bls.n	8007926 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e01b      	b.n	800795e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	daf2      	bge.n	8007914 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	f043 0201 	orr.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	3301      	adds	r3, #1
 8007942:	60fb      	str	r3, [r7, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	4a08      	ldr	r2, [pc, #32]	; (8007968 <USB_CoreReset+0x60>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d901      	bls.n	8007950 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800794c:	2303      	movs	r3, #3
 800794e:	e006      	b.n	800795e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b01      	cmp	r3, #1
 800795a:	d0f0      	beq.n	800793e <USB_CoreReset+0x36>

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr
 8007968:	00030d40 	.word	0x00030d40

0800796c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	7c1b      	ldrb	r3, [r3, #16]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d115      	bne.n	80079b0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007984:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007988:	2202      	movs	r2, #2
 800798a:	2181      	movs	r1, #129	; 0x81
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f001 ff38 	bl	8009802 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800799c:	2202      	movs	r2, #2
 800799e:	2101      	movs	r1, #1
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f001 ff2e 	bl	8009802 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80079ae:	e012      	b.n	80079d6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80079b0:	2340      	movs	r3, #64	; 0x40
 80079b2:	2202      	movs	r2, #2
 80079b4:	2181      	movs	r1, #129	; 0x81
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f001 ff23 	bl	8009802 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80079c2:	2340      	movs	r3, #64	; 0x40
 80079c4:	2202      	movs	r2, #2
 80079c6:	2101      	movs	r1, #1
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f001 ff1a 	bl	8009802 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80079d6:	2308      	movs	r3, #8
 80079d8:	2203      	movs	r2, #3
 80079da:	2182      	movs	r1, #130	; 0x82
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 ff10 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80079e8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80079ec:	f002 f886 	bl	8009afc <malloc>
 80079f0:	4603      	mov	r3, r0
 80079f2:	461a      	mov	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d102      	bne.n	8007a0a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8007a04:	2301      	movs	r3, #1
 8007a06:	73fb      	strb	r3, [r7, #15]
 8007a08:	e026      	b.n	8007a58 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a10:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	7c1b      	ldrb	r3, [r3, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d109      	bne.n	8007a48 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a3e:	2101      	movs	r1, #1
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f001 ffce 	bl	80099e2 <USBD_LL_PrepareReceive>
 8007a46:	e007      	b.n	8007a58 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a4e:	2340      	movs	r3, #64	; 0x40
 8007a50:	2101      	movs	r1, #1
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 ffc5 	bl	80099e2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b084      	sub	sp, #16
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007a72:	2181      	movs	r1, #129	; 0x81
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f001 feea 	bl	800984e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007a80:	2101      	movs	r1, #1
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f001 fee3 	bl	800984e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a90:	2182      	movs	r1, #130	; 0x82
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f001 fedb 	bl	800984e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00e      	beq.n	8007ac6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f002 f827 	bl	8009b0c <free>
    pdev->pClassData = NULL;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ae0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d039      	beq.n	8007b6e <USBD_CDC_Setup+0x9e>
 8007afa:	2b20      	cmp	r3, #32
 8007afc:	d17c      	bne.n	8007bf8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	88db      	ldrh	r3, [r3, #6]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d029      	beq.n	8007b5a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	781b      	ldrb	r3, [r3, #0]
 8007b0a:	b25b      	sxtb	r3, r3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	da11      	bge.n	8007b34 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007b1c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	88d2      	ldrh	r2, [r2, #6]
 8007b22:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b24:	6939      	ldr	r1, [r7, #16]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	88db      	ldrh	r3, [r3, #6]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f001 fa31 	bl	8008f94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007b32:	e068      	b.n	8007c06 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	785a      	ldrb	r2, [r3, #1]
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	88db      	ldrh	r3, [r3, #6]
 8007b42:	b2da      	uxtb	r2, r3
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b4a:	6939      	ldr	r1, [r7, #16]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	88db      	ldrh	r3, [r3, #6]
 8007b50:	461a      	mov	r2, r3
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fa4c 	bl	8008ff0 <USBD_CtlPrepareRx>
      break;
 8007b58:	e055      	b.n	8007c06 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	7850      	ldrb	r0, [r2, #1]
 8007b66:	2200      	movs	r2, #0
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	4798      	blx	r3
      break;
 8007b6c:	e04b      	b.n	8007c06 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	785b      	ldrb	r3, [r3, #1]
 8007b72:	2b0a      	cmp	r3, #10
 8007b74:	d017      	beq.n	8007ba6 <USBD_CDC_Setup+0xd6>
 8007b76:	2b0b      	cmp	r3, #11
 8007b78:	d029      	beq.n	8007bce <USBD_CDC_Setup+0xfe>
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d133      	bne.n	8007be6 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b84:	2b03      	cmp	r3, #3
 8007b86:	d107      	bne.n	8007b98 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007b88:	f107 030c 	add.w	r3, r7, #12
 8007b8c:	2202      	movs	r2, #2
 8007b8e:	4619      	mov	r1, r3
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f001 f9ff 	bl	8008f94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b96:	e02e      	b.n	8007bf6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007b98:	6839      	ldr	r1, [r7, #0]
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f001 f990 	bl	8008ec0 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	75fb      	strb	r3, [r7, #23]
          break;
 8007ba4:	e027      	b.n	8007bf6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d107      	bne.n	8007bc0 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bb0:	f107 030f 	add.w	r3, r7, #15
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 f9eb 	bl	8008f94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bbe:	e01a      	b.n	8007bf6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 f97c 	bl	8008ec0 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	75fb      	strb	r3, [r7, #23]
          break;
 8007bcc:	e013      	b.n	8007bf6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d00d      	beq.n	8007bf4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8007bd8:	6839      	ldr	r1, [r7, #0]
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f001 f970 	bl	8008ec0 <USBD_CtlError>
            ret = USBD_FAIL;
 8007be0:	2302      	movs	r3, #2
 8007be2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007be4:	e006      	b.n	8007bf4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f001 f969 	bl	8008ec0 <USBD_CtlError>
          ret = USBD_FAIL;
 8007bee:	2302      	movs	r3, #2
 8007bf0:	75fb      	strb	r3, [r7, #23]
          break;
 8007bf2:	e000      	b.n	8007bf6 <USBD_CDC_Setup+0x126>
          break;
 8007bf4:	bf00      	nop
      }
      break;
 8007bf6:	e006      	b.n	8007c06 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8007bf8:	6839      	ldr	r1, [r7, #0]
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f001 f960 	bl	8008ec0 <USBD_CtlError>
      ret = USBD_FAIL;
 8007c00:	2302      	movs	r3, #2
 8007c02:	75fb      	strb	r3, [r7, #23]
      break;
 8007c04:	bf00      	nop
  }

  return ret;
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3718      	adds	r7, #24
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	460b      	mov	r3, r1
 8007c1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c22:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c2a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d03a      	beq.n	8007cac <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c36:	78fa      	ldrb	r2, [r7, #3]
 8007c38:	6879      	ldr	r1, [r7, #4]
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4413      	add	r3, r2
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	440b      	add	r3, r1
 8007c44:	331c      	adds	r3, #28
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d029      	beq.n	8007ca0 <USBD_CDC_DataIn+0x90>
 8007c4c:	78fa      	ldrb	r2, [r7, #3]
 8007c4e:	6879      	ldr	r1, [r7, #4]
 8007c50:	4613      	mov	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	440b      	add	r3, r1
 8007c5a:	331c      	adds	r3, #28
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	78f9      	ldrb	r1, [r7, #3]
 8007c60:	68b8      	ldr	r0, [r7, #8]
 8007c62:	460b      	mov	r3, r1
 8007c64:	00db      	lsls	r3, r3, #3
 8007c66:	1a5b      	subs	r3, r3, r1
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4403      	add	r3, r0
 8007c6c:	3344      	adds	r3, #68	; 0x44
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c74:	fb03 f301 	mul.w	r3, r3, r1
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d110      	bne.n	8007ca0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007c7e:	78fa      	ldrb	r2, [r7, #3]
 8007c80:	6879      	ldr	r1, [r7, #4]
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	440b      	add	r3, r1
 8007c8c:	331c      	adds	r3, #28
 8007c8e:	2200      	movs	r2, #0
 8007c90:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c92:	78f9      	ldrb	r1, [r7, #3]
 8007c94:	2300      	movs	r3, #0
 8007c96:	2200      	movs	r2, #0
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f001 fe7f 	bl	800999c <USBD_LL_Transmit>
 8007c9e:	e003      	b.n	8007ca8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e000      	b.n	8007cae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007cac:	2302      	movs	r3, #2
  }
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b084      	sub	sp, #16
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007cca:	78fb      	ldrb	r3, [r7, #3]
 8007ccc:	4619      	mov	r1, r3
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f001 feaa 	bl	8009a28 <USBD_LL_GetRxDataSize>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00d      	beq.n	8007d02 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	4798      	blx	r3

    return USBD_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e000      	b.n	8007d04 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007d02:	2302      	movs	r3, #2
  }
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d1a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d015      	beq.n	8007d52 <USBD_CDC_EP0_RxReady+0x46>
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007d2c:	2bff      	cmp	r3, #255	; 0xff
 8007d2e:	d010      	beq.n	8007d52 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007d3e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d46:	b292      	uxth	r2, r2
 8007d48:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	22ff      	movs	r2, #255	; 0xff
 8007d4e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2243      	movs	r2, #67	; 0x43
 8007d68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007d6a:	4b03      	ldr	r3, [pc, #12]	; (8007d78 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bc80      	pop	{r7}
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	200009cc 	.word	0x200009cc

08007d7c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2243      	movs	r2, #67	; 0x43
 8007d88:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007d8a:	4b03      	ldr	r3, [pc, #12]	; (8007d98 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bc80      	pop	{r7}
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	20000988 	.word	0x20000988

08007d9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2243      	movs	r2, #67	; 0x43
 8007da8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007daa:	4b03      	ldr	r3, [pc, #12]	; (8007db8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bc80      	pop	{r7}
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	20000a10 	.word	0x20000a10

08007dbc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	220a      	movs	r2, #10
 8007dc8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007dca:	4b03      	ldr	r3, [pc, #12]	; (8007dd8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bc80      	pop	{r7}
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	20000944 	.word	0x20000944

08007ddc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007de6:	2302      	movs	r3, #2
 8007de8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d005      	beq.n	8007dfc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3714      	adds	r7, #20
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bc80      	pop	{r7}
 8007e06:	4770      	bx	lr

08007e08 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b087      	sub	sp, #28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	4613      	mov	r3, r2
 8007e14:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e1c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	68ba      	ldr	r2, [r7, #8]
 8007e22:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007e26:	88fa      	ldrh	r2, [r7, #6]
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	371c      	adds	r7, #28
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc80      	pop	{r7}
 8007e38:	4770      	bx	lr

08007e3a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b085      	sub	sp, #20
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
 8007e42:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e4a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007e54:	2300      	movs	r3, #0
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bc80      	pop	{r7}
 8007e5e:	4770      	bx	lr

08007e60 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d01c      	beq.n	8007eb4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d115      	bne.n	8007eb0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	2181      	movs	r1, #129	; 0x81
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f001 fd78 	bl	800999c <USBD_LL_Transmit>

      return USBD_OK;
 8007eac:	2300      	movs	r3, #0
 8007eae:	e002      	b.n	8007eb6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e000      	b.n	8007eb6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007eb4:	2302      	movs	r3, #2
  }
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ecc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d017      	beq.n	8007f08 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	7c1b      	ldrb	r3, [r3, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d109      	bne.n	8007ef4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ee6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007eea:	2101      	movs	r1, #1
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 fd78 	bl	80099e2 <USBD_LL_PrepareReceive>
 8007ef2:	e007      	b.n	8007f04 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007efa:	2340      	movs	r3, #64	; 0x40
 8007efc:	2101      	movs	r1, #1
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f001 fd6f 	bl	80099e2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007f04:	2300      	movs	r3, #0
 8007f06:	e000      	b.n	8007f0a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007f08:	2302      	movs	r3, #2
  }
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	60f8      	str	r0, [r7, #12]
 8007f1a:	60b9      	str	r1, [r7, #8]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d101      	bne.n	8007f2a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f26:	2302      	movs	r3, #2
 8007f28:	e01a      	b.n	8007f60 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d003      	beq.n	8007f4a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	79fa      	ldrb	r2, [r7, #7]
 8007f56:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f001 fbed 	bl	8009738 <USBD_LL_Init>

  return USBD_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d006      	beq.n	8007f8a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73fb      	strb	r3, [r7, #15]
 8007f88:	e001      	b.n	8007f8e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bc80      	pop	{r7}
 8007f98:	4770      	bx	lr

08007f9a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b082      	sub	sp, #8
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f001 fc12 	bl	80097cc <USBD_LL_Start>

  return USBD_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3708      	adds	r7, #8
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}

08007fb2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b083      	sub	sp, #12
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr

08007fc6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b084      	sub	sp, #16
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	460b      	mov	r3, r1
 8007fd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00c      	beq.n	8007ffa <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	78fa      	ldrb	r2, [r7, #3]
 8007fea:	4611      	mov	r1, r2
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	4798      	blx	r3
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3710      	adds	r7, #16
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	460b      	mov	r3, r1
 800800e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	78fa      	ldrb	r2, [r7, #3]
 800801a:	4611      	mov	r1, r2
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	4798      	blx	r3

  return USBD_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3708      	adds	r7, #8
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b082      	sub	sp, #8
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800803a:	6839      	ldr	r1, [r7, #0]
 800803c:	4618      	mov	r0, r3
 800803e:	f000 ff03 	bl	8008e48 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2201      	movs	r2, #1
 8008046:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008050:	461a      	mov	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800805e:	f003 031f 	and.w	r3, r3, #31
 8008062:	2b01      	cmp	r3, #1
 8008064:	d00c      	beq.n	8008080 <USBD_LL_SetupStage+0x56>
 8008066:	2b01      	cmp	r3, #1
 8008068:	d302      	bcc.n	8008070 <USBD_LL_SetupStage+0x46>
 800806a:	2b02      	cmp	r3, #2
 800806c:	d010      	beq.n	8008090 <USBD_LL_SetupStage+0x66>
 800806e:	e017      	b.n	80080a0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fa03 	bl	8008484 <USBD_StdDevReq>
      break;
 800807e:	e01a      	b.n	80080b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008086:	4619      	mov	r1, r3
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 fa65 	bl	8008558 <USBD_StdItfReq>
      break;
 800808e:	e012      	b.n	80080b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008096:	4619      	mov	r1, r3
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 faa3 	bl	80085e4 <USBD_StdEPReq>
      break;
 800809e:	e00a      	b.n	80080b6 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80080a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	4619      	mov	r1, r3
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f001 fbec 	bl	800988c <USBD_LL_StallEP>
      break;
 80080b4:	bf00      	nop
  }

  return USBD_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	460b      	mov	r3, r1
 80080ca:	607a      	str	r2, [r7, #4]
 80080cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80080ce:	7afb      	ldrb	r3, [r7, #11]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d14b      	bne.n	800816c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80080da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d134      	bne.n	8008150 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	68da      	ldr	r2, [r3, #12]
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d919      	bls.n	8008126 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	1ad2      	subs	r2, r2, r3
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	68da      	ldr	r2, [r3, #12]
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008108:	429a      	cmp	r2, r3
 800810a:	d203      	bcs.n	8008114 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008110:	b29b      	uxth	r3, r3
 8008112:	e002      	b.n	800811a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008118:	b29b      	uxth	r3, r3
 800811a:	461a      	mov	r2, r3
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	68f8      	ldr	r0, [r7, #12]
 8008120:	f000 ff84 	bl	800902c <USBD_CtlContinueRx>
 8008124:	e038      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008138:	2b03      	cmp	r3, #3
 800813a:	d105      	bne.n	8008148 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 ff81 	bl	8009050 <USBD_CtlSendStatus>
 800814e:	e023      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008156:	2b05      	cmp	r3, #5
 8008158:	d11e      	bne.n	8008198 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008162:	2100      	movs	r1, #0
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f001 fb91 	bl	800988c <USBD_LL_StallEP>
 800816a:	e015      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00d      	beq.n	8008194 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800817e:	2b03      	cmp	r3, #3
 8008180:	d108      	bne.n	8008194 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008188:	699b      	ldr	r3, [r3, #24]
 800818a:	7afa      	ldrb	r2, [r7, #11]
 800818c:	4611      	mov	r1, r2
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	4798      	blx	r3
 8008192:	e001      	b.n	8008198 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008194:	2302      	movs	r3, #2
 8008196:	e000      	b.n	800819a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b086      	sub	sp, #24
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	60f8      	str	r0, [r7, #12]
 80081aa:	460b      	mov	r3, r1
 80081ac:	607a      	str	r2, [r7, #4]
 80081ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80081b0:	7afb      	ldrb	r3, [r7, #11]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d17f      	bne.n	80082b6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3314      	adds	r3, #20
 80081ba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d15c      	bne.n	8008280 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	68da      	ldr	r2, [r3, #12]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d915      	bls.n	80081fe <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	68da      	ldr	r2, [r3, #12]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	1ad2      	subs	r2, r2, r3
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	461a      	mov	r2, r3
 80081e8:	6879      	ldr	r1, [r7, #4]
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 feee 	bl	8008fcc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081f0:	2300      	movs	r3, #0
 80081f2:	2200      	movs	r2, #0
 80081f4:	2100      	movs	r1, #0
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f001 fbf3 	bl	80099e2 <USBD_LL_PrepareReceive>
 80081fc:	e04e      	b.n	800829c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	697a      	ldr	r2, [r7, #20]
 8008204:	6912      	ldr	r2, [r2, #16]
 8008206:	fbb3 f1f2 	udiv	r1, r3, r2
 800820a:	fb02 f201 	mul.w	r2, r2, r1
 800820e:	1a9b      	subs	r3, r3, r2
 8008210:	2b00      	cmp	r3, #0
 8008212:	d11c      	bne.n	800824e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	689a      	ldr	r2, [r3, #8]
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800821c:	429a      	cmp	r2, r3
 800821e:	d316      	bcc.n	800824e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800822a:	429a      	cmp	r2, r3
 800822c:	d20f      	bcs.n	800824e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800822e:	2200      	movs	r2, #0
 8008230:	2100      	movs	r1, #0
 8008232:	68f8      	ldr	r0, [r7, #12]
 8008234:	f000 feca 	bl	8008fcc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008240:	2300      	movs	r3, #0
 8008242:	2200      	movs	r2, #0
 8008244:	2100      	movs	r1, #0
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f001 fbcb 	bl	80099e2 <USBD_LL_PrepareReceive>
 800824c:	e026      	b.n	800829c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008260:	2b03      	cmp	r3, #3
 8008262:	d105      	bne.n	8008270 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008270:	2180      	movs	r1, #128	; 0x80
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f001 fb0a 	bl	800988c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 fefc 	bl	8009076 <USBD_CtlReceiveStatus>
 800827e:	e00d      	b.n	800829c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008286:	2b04      	cmp	r3, #4
 8008288:	d004      	beq.n	8008294 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008290:	2b00      	cmp	r3, #0
 8008292:	d103      	bne.n	800829c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008294:	2180      	movs	r1, #128	; 0x80
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f001 faf8 	bl	800988c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d11d      	bne.n	80082e2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fe83 	bl	8007fb2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80082b4:	e015      	b.n	80082e2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00d      	beq.n	80082de <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d108      	bne.n	80082de <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	7afa      	ldrb	r2, [r7, #11]
 80082d6:	4611      	mov	r1, r2
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	4798      	blx	r3
 80082dc:	e001      	b.n	80082e2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80082de:	2302      	movs	r3, #2
 80082e0:	e000      	b.n	80082e4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3718      	adds	r7, #24
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80082f4:	2340      	movs	r3, #64	; 0x40
 80082f6:	2200      	movs	r2, #0
 80082f8:	2100      	movs	r1, #0
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f001 fa81 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2240      	movs	r2, #64	; 0x40
 800830c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008310:	2340      	movs	r3, #64	; 0x40
 8008312:	2200      	movs	r2, #0
 8008314:	2180      	movs	r1, #128	; 0x80
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f001 fa73 	bl	8009802 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2240      	movs	r2, #64	; 0x40
 8008326:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800834c:	2b00      	cmp	r3, #0
 800834e:	d009      	beq.n	8008364 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	6852      	ldr	r2, [r2, #4]
 800835c:	b2d2      	uxtb	r2, r2
 800835e:	4611      	mov	r1, r2
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	4798      	blx	r3
  }

  return USBD_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3708      	adds	r7, #8
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800836e:	b480      	push	{r7}
 8008370:	b083      	sub	sp, #12
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	460b      	mov	r3, r1
 8008378:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	78fa      	ldrb	r2, [r7, #3]
 800837e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	bc80      	pop	{r7}
 800838a:	4770      	bx	lr

0800838c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2204      	movs	r2, #4
 80083a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bc80      	pop	{r7}
 80083b2:	4770      	bx	lr

080083b4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d105      	bne.n	80083d2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	bc80      	pop	{r7}
 80083dc:	4770      	bx	lr

080083de <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b082      	sub	sp, #8
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083ec:	2b03      	cmp	r3, #3
 80083ee:	d10b      	bne.n	8008408 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d005      	beq.n	8008408 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3708      	adds	r7, #8
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008412:	b480      	push	{r7}
 8008414:	b083      	sub	sp, #12
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
 800841a:	460b      	mov	r3, r1
 800841c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	bc80      	pop	{r7}
 8008428:	4770      	bx	lr

0800842a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	460b      	mov	r3, r1
 8008434:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	bc80      	pop	{r7}
 8008440:	4770      	bx	lr

08008442 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008442:	b480      	push	{r7}
 8008444:	b083      	sub	sp, #12
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	bc80      	pop	{r7}
 8008454:	4770      	bx	lr

08008456 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6852      	ldr	r2, [r2, #4]
 8008472:	b2d2      	uxtb	r2, r2
 8008474:	4611      	mov	r1, r2
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	4798      	blx	r3

  return USBD_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800848e:	2300      	movs	r3, #0
 8008490:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800849a:	2b20      	cmp	r3, #32
 800849c:	d004      	beq.n	80084a8 <USBD_StdDevReq+0x24>
 800849e:	2b40      	cmp	r3, #64	; 0x40
 80084a0:	d002      	beq.n	80084a8 <USBD_StdDevReq+0x24>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d008      	beq.n	80084b8 <USBD_StdDevReq+0x34>
 80084a6:	e04c      	b.n	8008542 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	6839      	ldr	r1, [r7, #0]
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	4798      	blx	r3
      break;
 80084b6:	e049      	b.n	800854c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	785b      	ldrb	r3, [r3, #1]
 80084bc:	2b09      	cmp	r3, #9
 80084be:	d83a      	bhi.n	8008536 <USBD_StdDevReq+0xb2>
 80084c0:	a201      	add	r2, pc, #4	; (adr r2, 80084c8 <USBD_StdDevReq+0x44>)
 80084c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c6:	bf00      	nop
 80084c8:	08008519 	.word	0x08008519
 80084cc:	0800852d 	.word	0x0800852d
 80084d0:	08008537 	.word	0x08008537
 80084d4:	08008523 	.word	0x08008523
 80084d8:	08008537 	.word	0x08008537
 80084dc:	080084fb 	.word	0x080084fb
 80084e0:	080084f1 	.word	0x080084f1
 80084e4:	08008537 	.word	0x08008537
 80084e8:	0800850f 	.word	0x0800850f
 80084ec:	08008505 	.word	0x08008505
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f9d4 	bl	80088a0 <USBD_GetDescriptor>
          break;
 80084f8:	e022      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80084fa:	6839      	ldr	r1, [r7, #0]
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fb37 	bl	8008b70 <USBD_SetAddress>
          break;
 8008502:	e01d      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 fb74 	bl	8008bf4 <USBD_SetConfig>
          break;
 800850c:	e018      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800850e:	6839      	ldr	r1, [r7, #0]
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fbfd 	bl	8008d10 <USBD_GetConfig>
          break;
 8008516:	e013      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fc2c 	bl	8008d78 <USBD_GetStatus>
          break;
 8008520:	e00e      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008522:	6839      	ldr	r1, [r7, #0]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fc5a 	bl	8008dde <USBD_SetFeature>
          break;
 800852a:	e009      	b.n	8008540 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800852c:	6839      	ldr	r1, [r7, #0]
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fc69 	bl	8008e06 <USBD_ClrFeature>
          break;
 8008534:	e004      	b.n	8008540 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 fcc1 	bl	8008ec0 <USBD_CtlError>
          break;
 800853e:	bf00      	nop
      }
      break;
 8008540:	e004      	b.n	800854c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fcbb 	bl	8008ec0 <USBD_CtlError>
      break;
 800854a:	bf00      	nop
  }

  return ret;
 800854c:	7bfb      	ldrb	r3, [r7, #15]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop

08008558 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800856e:	2b20      	cmp	r3, #32
 8008570:	d003      	beq.n	800857a <USBD_StdItfReq+0x22>
 8008572:	2b40      	cmp	r3, #64	; 0x40
 8008574:	d001      	beq.n	800857a <USBD_StdItfReq+0x22>
 8008576:	2b00      	cmp	r3, #0
 8008578:	d12a      	bne.n	80085d0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008580:	3b01      	subs	r3, #1
 8008582:	2b02      	cmp	r3, #2
 8008584:	d81d      	bhi.n	80085c2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	889b      	ldrh	r3, [r3, #4]
 800858a:	b2db      	uxtb	r3, r3
 800858c:	2b01      	cmp	r3, #1
 800858e:	d813      	bhi.n	80085b8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	4798      	blx	r3
 800859e:	4603      	mov	r3, r0
 80085a0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	88db      	ldrh	r3, [r3, #6]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d110      	bne.n	80085cc <USBD_StdItfReq+0x74>
 80085aa:	7bfb      	ldrb	r3, [r7, #15]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10d      	bne.n	80085cc <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fd4d 	bl	8009050 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80085b6:	e009      	b.n	80085cc <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 fc80 	bl	8008ec0 <USBD_CtlError>
          break;
 80085c0:	e004      	b.n	80085cc <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80085c2:	6839      	ldr	r1, [r7, #0]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fc7b 	bl	8008ec0 <USBD_CtlError>
          break;
 80085ca:	e000      	b.n	80085ce <USBD_StdItfReq+0x76>
          break;
 80085cc:	bf00      	nop
      }
      break;
 80085ce:	e004      	b.n	80085da <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80085d0:	6839      	ldr	r1, [r7, #0]
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 fc74 	bl	8008ec0 <USBD_CtlError>
      break;
 80085d8:	bf00      	nop
  }

  return USBD_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80085ee:	2300      	movs	r3, #0
 80085f0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	889b      	ldrh	r3, [r3, #4]
 80085f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008600:	2b20      	cmp	r3, #32
 8008602:	d004      	beq.n	800860e <USBD_StdEPReq+0x2a>
 8008604:	2b40      	cmp	r3, #64	; 0x40
 8008606:	d002      	beq.n	800860e <USBD_StdEPReq+0x2a>
 8008608:	2b00      	cmp	r3, #0
 800860a:	d008      	beq.n	800861e <USBD_StdEPReq+0x3a>
 800860c:	e13d      	b.n	800888a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	4798      	blx	r3
      break;
 800861c:	e13a      	b.n	8008894 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008626:	2b20      	cmp	r3, #32
 8008628:	d10a      	bne.n	8008640 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	4798      	blx	r3
 8008638:	4603      	mov	r3, r0
 800863a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	e12a      	b.n	8008896 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	785b      	ldrb	r3, [r3, #1]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d03e      	beq.n	80086c6 <USBD_StdEPReq+0xe2>
 8008648:	2b03      	cmp	r3, #3
 800864a:	d002      	beq.n	8008652 <USBD_StdEPReq+0x6e>
 800864c:	2b00      	cmp	r3, #0
 800864e:	d070      	beq.n	8008732 <USBD_StdEPReq+0x14e>
 8008650:	e115      	b.n	800887e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008658:	2b02      	cmp	r3, #2
 800865a:	d002      	beq.n	8008662 <USBD_StdEPReq+0x7e>
 800865c:	2b03      	cmp	r3, #3
 800865e:	d015      	beq.n	800868c <USBD_StdEPReq+0xa8>
 8008660:	e02b      	b.n	80086ba <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008662:	7bbb      	ldrb	r3, [r7, #14]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00c      	beq.n	8008682 <USBD_StdEPReq+0x9e>
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b80      	cmp	r3, #128	; 0x80
 800866c:	d009      	beq.n	8008682 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	4619      	mov	r1, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f001 f90a 	bl	800988c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008678:	2180      	movs	r1, #128	; 0x80
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f001 f906 	bl	800988c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008680:	e020      	b.n	80086c4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8008682:	6839      	ldr	r1, [r7, #0]
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fc1b 	bl	8008ec0 <USBD_CtlError>
              break;
 800868a:	e01b      	b.n	80086c4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	885b      	ldrh	r3, [r3, #2]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10e      	bne.n	80086b2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008694:	7bbb      	ldrb	r3, [r7, #14]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00b      	beq.n	80086b2 <USBD_StdEPReq+0xce>
 800869a:	7bbb      	ldrb	r3, [r7, #14]
 800869c:	2b80      	cmp	r3, #128	; 0x80
 800869e:	d008      	beq.n	80086b2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	88db      	ldrh	r3, [r3, #6]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d104      	bne.n	80086b2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80086a8:	7bbb      	ldrb	r3, [r7, #14]
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f001 f8ed 	bl	800988c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 fccc 	bl	8009050 <USBD_CtlSendStatus>

              break;
 80086b8:	e004      	b.n	80086c4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80086ba:	6839      	ldr	r1, [r7, #0]
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fbff 	bl	8008ec0 <USBD_CtlError>
              break;
 80086c2:	bf00      	nop
          }
          break;
 80086c4:	e0e0      	b.n	8008888 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d002      	beq.n	80086d6 <USBD_StdEPReq+0xf2>
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d015      	beq.n	8008700 <USBD_StdEPReq+0x11c>
 80086d4:	e026      	b.n	8008724 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086d6:	7bbb      	ldrb	r3, [r7, #14]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00c      	beq.n	80086f6 <USBD_StdEPReq+0x112>
 80086dc:	7bbb      	ldrb	r3, [r7, #14]
 80086de:	2b80      	cmp	r3, #128	; 0x80
 80086e0:	d009      	beq.n	80086f6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80086e2:	7bbb      	ldrb	r3, [r7, #14]
 80086e4:	4619      	mov	r1, r3
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f001 f8d0 	bl	800988c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80086ec:	2180      	movs	r1, #128	; 0x80
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f001 f8cc 	bl	800988c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80086f4:	e01c      	b.n	8008730 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 fbe1 	bl	8008ec0 <USBD_CtlError>
              break;
 80086fe:	e017      	b.n	8008730 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	885b      	ldrh	r3, [r3, #2]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d112      	bne.n	800872e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008708:	7bbb      	ldrb	r3, [r7, #14]
 800870a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800870e:	2b00      	cmp	r3, #0
 8008710:	d004      	beq.n	800871c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008712:	7bbb      	ldrb	r3, [r7, #14]
 8008714:	4619      	mov	r1, r3
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f001 f8d7 	bl	80098ca <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fc97 	bl	8009050 <USBD_CtlSendStatus>
              }
              break;
 8008722:	e004      	b.n	800872e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 fbca 	bl	8008ec0 <USBD_CtlError>
              break;
 800872c:	e000      	b.n	8008730 <USBD_StdEPReq+0x14c>
              break;
 800872e:	bf00      	nop
          }
          break;
 8008730:	e0aa      	b.n	8008888 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008738:	2b02      	cmp	r3, #2
 800873a:	d002      	beq.n	8008742 <USBD_StdEPReq+0x15e>
 800873c:	2b03      	cmp	r3, #3
 800873e:	d032      	beq.n	80087a6 <USBD_StdEPReq+0x1c2>
 8008740:	e097      	b.n	8008872 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <USBD_StdEPReq+0x174>
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	2b80      	cmp	r3, #128	; 0x80
 800874c:	d004      	beq.n	8008758 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 fbb5 	bl	8008ec0 <USBD_CtlError>
                break;
 8008756:	e091      	b.n	800887c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008758:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800875c:	2b00      	cmp	r3, #0
 800875e:	da0b      	bge.n	8008778 <USBD_StdEPReq+0x194>
 8008760:	7bbb      	ldrb	r3, [r7, #14]
 8008762:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008766:	4613      	mov	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	3310      	adds	r3, #16
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	4413      	add	r3, r2
 8008774:	3304      	adds	r3, #4
 8008776:	e00b      	b.n	8008790 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008778:	7bbb      	ldrb	r3, [r7, #14]
 800877a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800877e:	4613      	mov	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4413      	add	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	4413      	add	r3, r2
 800878e:	3304      	adds	r3, #4
 8008790:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2200      	movs	r2, #0
 8008796:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2202      	movs	r2, #2
 800879c:	4619      	mov	r1, r3
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fbf8 	bl	8008f94 <USBD_CtlSendData>
              break;
 80087a4:	e06a      	b.n	800887c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80087a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	da11      	bge.n	80087d2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80087ae:	7bbb      	ldrb	r3, [r7, #14]
 80087b0:	f003 020f 	and.w	r2, r3, #15
 80087b4:	6879      	ldr	r1, [r7, #4]
 80087b6:	4613      	mov	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4413      	add	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	440b      	add	r3, r1
 80087c0:	3318      	adds	r3, #24
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d117      	bne.n	80087f8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80087c8:	6839      	ldr	r1, [r7, #0]
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 fb78 	bl	8008ec0 <USBD_CtlError>
                  break;
 80087d0:	e054      	b.n	800887c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087d2:	7bbb      	ldrb	r3, [r7, #14]
 80087d4:	f003 020f 	and.w	r2, r3, #15
 80087d8:	6879      	ldr	r1, [r7, #4]
 80087da:	4613      	mov	r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4413      	add	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	440b      	add	r3, r1
 80087e4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d104      	bne.n	80087f8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fb65 	bl	8008ec0 <USBD_CtlError>
                  break;
 80087f6:	e041      	b.n	800887c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	da0b      	bge.n	8008818 <USBD_StdEPReq+0x234>
 8008800:	7bbb      	ldrb	r3, [r7, #14]
 8008802:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008806:	4613      	mov	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4413      	add	r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	3310      	adds	r3, #16
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	4413      	add	r3, r2
 8008814:	3304      	adds	r3, #4
 8008816:	e00b      	b.n	8008830 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008818:	7bbb      	ldrb	r3, [r7, #14]
 800881a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800881e:	4613      	mov	r3, r2
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	4413      	add	r3, r2
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	4413      	add	r3, r2
 800882e:	3304      	adds	r3, #4
 8008830:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008832:	7bbb      	ldrb	r3, [r7, #14]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <USBD_StdEPReq+0x25a>
 8008838:	7bbb      	ldrb	r3, [r7, #14]
 800883a:	2b80      	cmp	r3, #128	; 0x80
 800883c:	d103      	bne.n	8008846 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2200      	movs	r2, #0
 8008842:	601a      	str	r2, [r3, #0]
 8008844:	e00e      	b.n	8008864 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008846:	7bbb      	ldrb	r3, [r7, #14]
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 f85c 	bl	8009908 <USBD_LL_IsStallEP>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d003      	beq.n	800885e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2201      	movs	r2, #1
 800885a:	601a      	str	r2, [r3, #0]
 800885c:	e002      	b.n	8008864 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	2200      	movs	r2, #0
 8008862:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2202      	movs	r2, #2
 8008868:	4619      	mov	r1, r3
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fb92 	bl	8008f94 <USBD_CtlSendData>
              break;
 8008870:	e004      	b.n	800887c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8008872:	6839      	ldr	r1, [r7, #0]
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f000 fb23 	bl	8008ec0 <USBD_CtlError>
              break;
 800887a:	bf00      	nop
          }
          break;
 800887c:	e004      	b.n	8008888 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800887e:	6839      	ldr	r1, [r7, #0]
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fb1d 	bl	8008ec0 <USBD_CtlError>
          break;
 8008886:	bf00      	nop
      }
      break;
 8008888:	e004      	b.n	8008894 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800888a:	6839      	ldr	r1, [r7, #0]
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 fb17 	bl	8008ec0 <USBD_CtlError>
      break;
 8008892:	bf00      	nop
  }

  return ret;
 8008894:	7bfb      	ldrb	r3, [r7, #15]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80088aa:	2300      	movs	r3, #0
 80088ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80088b2:	2300      	movs	r3, #0
 80088b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	885b      	ldrh	r3, [r3, #2]
 80088ba:	0a1b      	lsrs	r3, r3, #8
 80088bc:	b29b      	uxth	r3, r3
 80088be:	3b01      	subs	r3, #1
 80088c0:	2b06      	cmp	r3, #6
 80088c2:	f200 8128 	bhi.w	8008b16 <USBD_GetDescriptor+0x276>
 80088c6:	a201      	add	r2, pc, #4	; (adr r2, 80088cc <USBD_GetDescriptor+0x2c>)
 80088c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088cc:	080088e9 	.word	0x080088e9
 80088d0:	08008901 	.word	0x08008901
 80088d4:	08008941 	.word	0x08008941
 80088d8:	08008b17 	.word	0x08008b17
 80088dc:	08008b17 	.word	0x08008b17
 80088e0:	08008ab7 	.word	0x08008ab7
 80088e4:	08008ae3 	.word	0x08008ae3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	7c12      	ldrb	r2, [r2, #16]
 80088f4:	f107 0108 	add.w	r1, r7, #8
 80088f8:	4610      	mov	r0, r2
 80088fa:	4798      	blx	r3
 80088fc:	60f8      	str	r0, [r7, #12]
      break;
 80088fe:	e112      	b.n	8008b26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	7c1b      	ldrb	r3, [r3, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10d      	bne.n	8008924 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800890e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008910:	f107 0208 	add.w	r2, r7, #8
 8008914:	4610      	mov	r0, r2
 8008916:	4798      	blx	r3
 8008918:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	3301      	adds	r3, #1
 800891e:	2202      	movs	r2, #2
 8008920:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008922:	e100      	b.n	8008b26 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800892a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892c:	f107 0208 	add.w	r2, r7, #8
 8008930:	4610      	mov	r0, r2
 8008932:	4798      	blx	r3
 8008934:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	3301      	adds	r3, #1
 800893a:	2202      	movs	r2, #2
 800893c:	701a      	strb	r2, [r3, #0]
      break;
 800893e:	e0f2      	b.n	8008b26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	885b      	ldrh	r3, [r3, #2]
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b05      	cmp	r3, #5
 8008948:	f200 80ac 	bhi.w	8008aa4 <USBD_GetDescriptor+0x204>
 800894c:	a201      	add	r2, pc, #4	; (adr r2, 8008954 <USBD_GetDescriptor+0xb4>)
 800894e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008952:	bf00      	nop
 8008954:	0800896d 	.word	0x0800896d
 8008958:	080089a1 	.word	0x080089a1
 800895c:	080089d5 	.word	0x080089d5
 8008960:	08008a09 	.word	0x08008a09
 8008964:	08008a3d 	.word	0x08008a3d
 8008968:	08008a71 	.word	0x08008a71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00b      	beq.n	8008990 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	7c12      	ldrb	r2, [r2, #16]
 8008984:	f107 0108 	add.w	r1, r7, #8
 8008988:	4610      	mov	r0, r2
 800898a:	4798      	blx	r3
 800898c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800898e:	e091      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008990:	6839      	ldr	r1, [r7, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fa94 	bl	8008ec0 <USBD_CtlError>
            err++;
 8008998:	7afb      	ldrb	r3, [r7, #11]
 800899a:	3301      	adds	r3, #1
 800899c:	72fb      	strb	r3, [r7, #11]
          break;
 800899e:	e089      	b.n	8008ab4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d00b      	beq.n	80089c4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	7c12      	ldrb	r2, [r2, #16]
 80089b8:	f107 0108 	add.w	r1, r7, #8
 80089bc:	4610      	mov	r0, r2
 80089be:	4798      	blx	r3
 80089c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089c2:	e077      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089c4:	6839      	ldr	r1, [r7, #0]
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fa7a 	bl	8008ec0 <USBD_CtlError>
            err++;
 80089cc:	7afb      	ldrb	r3, [r7, #11]
 80089ce:	3301      	adds	r3, #1
 80089d0:	72fb      	strb	r3, [r7, #11]
          break;
 80089d2:	e06f      	b.n	8008ab4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00b      	beq.n	80089f8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	7c12      	ldrb	r2, [r2, #16]
 80089ec:	f107 0108 	add.w	r1, r7, #8
 80089f0:	4610      	mov	r0, r2
 80089f2:	4798      	blx	r3
 80089f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089f6:	e05d      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fa60 	bl	8008ec0 <USBD_CtlError>
            err++;
 8008a00:	7afb      	ldrb	r3, [r7, #11]
 8008a02:	3301      	adds	r3, #1
 8008a04:	72fb      	strb	r3, [r7, #11]
          break;
 8008a06:	e055      	b.n	8008ab4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00b      	beq.n	8008a2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	7c12      	ldrb	r2, [r2, #16]
 8008a20:	f107 0108 	add.w	r1, r7, #8
 8008a24:	4610      	mov	r0, r2
 8008a26:	4798      	blx	r3
 8008a28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a2a:	e043      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 fa46 	bl	8008ec0 <USBD_CtlError>
            err++;
 8008a34:	7afb      	ldrb	r3, [r7, #11]
 8008a36:	3301      	adds	r3, #1
 8008a38:	72fb      	strb	r3, [r7, #11]
          break;
 8008a3a:	e03b      	b.n	8008ab4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a42:	695b      	ldr	r3, [r3, #20]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00b      	beq.n	8008a60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	7c12      	ldrb	r2, [r2, #16]
 8008a54:	f107 0108 	add.w	r1, r7, #8
 8008a58:	4610      	mov	r0, r2
 8008a5a:	4798      	blx	r3
 8008a5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a5e:	e029      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a60:	6839      	ldr	r1, [r7, #0]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fa2c 	bl	8008ec0 <USBD_CtlError>
            err++;
 8008a68:	7afb      	ldrb	r3, [r7, #11]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a6e:	e021      	b.n	8008ab4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a76:	699b      	ldr	r3, [r3, #24]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00b      	beq.n	8008a94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a82:	699b      	ldr	r3, [r3, #24]
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	7c12      	ldrb	r2, [r2, #16]
 8008a88:	f107 0108 	add.w	r1, r7, #8
 8008a8c:	4610      	mov	r0, r2
 8008a8e:	4798      	blx	r3
 8008a90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a92:	e00f      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a94:	6839      	ldr	r1, [r7, #0]
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fa12 	bl	8008ec0 <USBD_CtlError>
            err++;
 8008a9c:	7afb      	ldrb	r3, [r7, #11]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	72fb      	strb	r3, [r7, #11]
          break;
 8008aa2:	e007      	b.n	8008ab4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fa0a 	bl	8008ec0 <USBD_CtlError>
          err++;
 8008aac:	7afb      	ldrb	r3, [r7, #11]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008ab2:	e038      	b.n	8008b26 <USBD_GetDescriptor+0x286>
 8008ab4:	e037      	b.n	8008b26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	7c1b      	ldrb	r3, [r3, #16]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d109      	bne.n	8008ad2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ac6:	f107 0208 	add.w	r2, r7, #8
 8008aca:	4610      	mov	r0, r2
 8008acc:	4798      	blx	r3
 8008ace:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ad0:	e029      	b.n	8008b26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ad2:	6839      	ldr	r1, [r7, #0]
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f9f3 	bl	8008ec0 <USBD_CtlError>
        err++;
 8008ada:	7afb      	ldrb	r3, [r7, #11]
 8008adc:	3301      	adds	r3, #1
 8008ade:	72fb      	strb	r3, [r7, #11]
      break;
 8008ae0:	e021      	b.n	8008b26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	7c1b      	ldrb	r3, [r3, #16]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10d      	bne.n	8008b06 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af2:	f107 0208 	add.w	r2, r7, #8
 8008af6:	4610      	mov	r0, r2
 8008af8:	4798      	blx	r3
 8008afa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	3301      	adds	r3, #1
 8008b00:	2207      	movs	r2, #7
 8008b02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b04:	e00f      	b.n	8008b26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f9d9 	bl	8008ec0 <USBD_CtlError>
        err++;
 8008b0e:	7afb      	ldrb	r3, [r7, #11]
 8008b10:	3301      	adds	r3, #1
 8008b12:	72fb      	strb	r3, [r7, #11]
      break;
 8008b14:	e007      	b.n	8008b26 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008b16:	6839      	ldr	r1, [r7, #0]
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 f9d1 	bl	8008ec0 <USBD_CtlError>
      err++;
 8008b1e:	7afb      	ldrb	r3, [r7, #11]
 8008b20:	3301      	adds	r3, #1
 8008b22:	72fb      	strb	r3, [r7, #11]
      break;
 8008b24:	bf00      	nop
  }

  if (err != 0U)
 8008b26:	7afb      	ldrb	r3, [r7, #11]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d11c      	bne.n	8008b66 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008b2c:	893b      	ldrh	r3, [r7, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d011      	beq.n	8008b56 <USBD_GetDescriptor+0x2b6>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	88db      	ldrh	r3, [r3, #6]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00d      	beq.n	8008b56 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	88da      	ldrh	r2, [r3, #6]
 8008b3e:	893b      	ldrh	r3, [r7, #8]
 8008b40:	4293      	cmp	r3, r2
 8008b42:	bf28      	it	cs
 8008b44:	4613      	movcs	r3, r2
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b4a:	893b      	ldrh	r3, [r7, #8]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	68f9      	ldr	r1, [r7, #12]
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 fa1f 	bl	8008f94 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	88db      	ldrh	r3, [r3, #6]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d104      	bne.n	8008b68 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fa76 	bl	8009050 <USBD_CtlSendStatus>
 8008b64:	e000      	b.n	8008b68 <USBD_GetDescriptor+0x2c8>
    return;
 8008b66:	bf00      	nop
    }
  }
}
 8008b68:	3710      	adds	r7, #16
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}
 8008b6e:	bf00      	nop

08008b70 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	889b      	ldrh	r3, [r3, #4]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d130      	bne.n	8008be4 <USBD_SetAddress+0x74>
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	88db      	ldrh	r3, [r3, #6]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d12c      	bne.n	8008be4 <USBD_SetAddress+0x74>
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	885b      	ldrh	r3, [r3, #2]
 8008b8e:	2b7f      	cmp	r3, #127	; 0x7f
 8008b90:	d828      	bhi.n	8008be4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	885b      	ldrh	r3, [r3, #2]
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b9c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ba4:	2b03      	cmp	r3, #3
 8008ba6:	d104      	bne.n	8008bb2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008ba8:	6839      	ldr	r1, [r7, #0]
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 f988 	bl	8008ec0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bb0:	e01c      	b.n	8008bec <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	7bfa      	ldrb	r2, [r7, #15]
 8008bb6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fecd 	bl	800995e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fa43 	bl	8009050 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d004      	beq.n	8008bda <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bd8:	e008      	b.n	8008bec <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008be2:	e003      	b.n	8008bec <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008be4:	6839      	ldr	r1, [r7, #0]
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 f96a 	bl	8008ec0 <USBD_CtlError>
  }
}
 8008bec:	bf00      	nop
 8008bee:	3710      	adds	r7, #16
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	885b      	ldrh	r3, [r3, #2]
 8008c02:	b2da      	uxtb	r2, r3
 8008c04:	4b41      	ldr	r3, [pc, #260]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c08:	4b40      	ldr	r3, [pc, #256]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d904      	bls.n	8008c1a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008c10:	6839      	ldr	r1, [r7, #0]
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f954 	bl	8008ec0 <USBD_CtlError>
 8008c18:	e075      	b.n	8008d06 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c20:	2b02      	cmp	r3, #2
 8008c22:	d002      	beq.n	8008c2a <USBD_SetConfig+0x36>
 8008c24:	2b03      	cmp	r3, #3
 8008c26:	d023      	beq.n	8008c70 <USBD_SetConfig+0x7c>
 8008c28:	e062      	b.n	8008cf0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008c2a:	4b38      	ldr	r3, [pc, #224]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d01a      	beq.n	8008c68 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008c32:	4b36      	ldr	r3, [pc, #216]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	461a      	mov	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2203      	movs	r2, #3
 8008c40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c44:	4b31      	ldr	r3, [pc, #196]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	4619      	mov	r1, r3
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7ff f9bb 	bl	8007fc6 <USBD_SetClassConfig>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d104      	bne.n	8008c60 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008c56:	6839      	ldr	r1, [r7, #0]
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 f931 	bl	8008ec0 <USBD_CtlError>
            return;
 8008c5e:	e052      	b.n	8008d06 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f9f5 	bl	8009050 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c66:	e04e      	b.n	8008d06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 f9f1 	bl	8009050 <USBD_CtlSendStatus>
        break;
 8008c6e:	e04a      	b.n	8008d06 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008c70:	4b26      	ldr	r3, [pc, #152]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d112      	bne.n	8008c9e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008c80:	4b22      	ldr	r3, [pc, #136]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	461a      	mov	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008c8a:	4b20      	ldr	r3, [pc, #128]	; (8008d0c <USBD_SetConfig+0x118>)
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f7ff f9b7 	bl	8008004 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f9da 	bl	8009050 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c9c:	e033      	b.n	8008d06 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008c9e:	4b1b      	ldr	r3, [pc, #108]	; (8008d0c <USBD_SetConfig+0x118>)
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d01d      	beq.n	8008ce8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f7ff f9a5 	bl	8008004 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008cba:	4b14      	ldr	r3, [pc, #80]	; (8008d0c <USBD_SetConfig+0x118>)
 8008cbc:	781b      	ldrb	r3, [r3, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008cc4:	4b11      	ldr	r3, [pc, #68]	; (8008d0c <USBD_SetConfig+0x118>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7ff f97b 	bl	8007fc6 <USBD_SetClassConfig>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d104      	bne.n	8008ce0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008cd6:	6839      	ldr	r1, [r7, #0]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 f8f1 	bl	8008ec0 <USBD_CtlError>
            return;
 8008cde:	e012      	b.n	8008d06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f9b5 	bl	8009050 <USBD_CtlSendStatus>
        break;
 8008ce6:	e00e      	b.n	8008d06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f9b1 	bl	8009050 <USBD_CtlSendStatus>
        break;
 8008cee:	e00a      	b.n	8008d06 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008cf0:	6839      	ldr	r1, [r7, #0]
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f8e4 	bl	8008ec0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008cf8:	4b04      	ldr	r3, [pc, #16]	; (8008d0c <USBD_SetConfig+0x118>)
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f7ff f980 	bl	8008004 <USBD_ClrClassConfig>
        break;
 8008d04:	bf00      	nop
    }
  }
}
 8008d06:	3708      	adds	r7, #8
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	20000f50 	.word	0x20000f50

08008d10 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	88db      	ldrh	r3, [r3, #6]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d004      	beq.n	8008d2c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d22:	6839      	ldr	r1, [r7, #0]
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 f8cb 	bl	8008ec0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d2a:	e021      	b.n	8008d70 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	db17      	blt.n	8008d66 <USBD_GetConfig+0x56>
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	dd02      	ble.n	8008d40 <USBD_GetConfig+0x30>
 8008d3a:	2b03      	cmp	r3, #3
 8008d3c:	d00b      	beq.n	8008d56 <USBD_GetConfig+0x46>
 8008d3e:	e012      	b.n	8008d66 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	3308      	adds	r3, #8
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 f920 	bl	8008f94 <USBD_CtlSendData>
        break;
 8008d54:	e00c      	b.n	8008d70 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	3304      	adds	r3, #4
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 f918 	bl	8008f94 <USBD_CtlSendData>
        break;
 8008d64:	e004      	b.n	8008d70 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 f8a9 	bl	8008ec0 <USBD_CtlError>
        break;
 8008d6e:	bf00      	nop
}
 8008d70:	bf00      	nop
 8008d72:	3708      	adds	r7, #8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d88:	3b01      	subs	r3, #1
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d81e      	bhi.n	8008dcc <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	88db      	ldrh	r3, [r3, #6]
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	d004      	beq.n	8008da0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008d96:	6839      	ldr	r1, [r7, #0]
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f891 	bl	8008ec0 <USBD_CtlError>
        break;
 8008d9e:	e01a      	b.n	8008dd6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d005      	beq.n	8008dbc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	f043 0202 	orr.w	r2, r3, #2
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	330c      	adds	r3, #12
 8008dc0:	2202      	movs	r2, #2
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f8e5 	bl	8008f94 <USBD_CtlSendData>
      break;
 8008dca:	e004      	b.n	8008dd6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008dcc:	6839      	ldr	r1, [r7, #0]
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f876 	bl	8008ec0 <USBD_CtlError>
      break;
 8008dd4:	bf00      	nop
  }
}
 8008dd6:	bf00      	nop
 8008dd8:	3708      	adds	r7, #8
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}

08008dde <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b082      	sub	sp, #8
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
 8008de6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	885b      	ldrh	r3, [r3, #2]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d106      	bne.n	8008dfe <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f929 	bl	8009050 <USBD_CtlSendStatus>
  }
}
 8008dfe:	bf00      	nop
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b082      	sub	sp, #8
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
 8008e0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e16:	3b01      	subs	r3, #1
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d80b      	bhi.n	8008e34 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	885b      	ldrh	r3, [r3, #2]
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d10c      	bne.n	8008e3e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f90f 	bl	8009050 <USBD_CtlSendStatus>
      }
      break;
 8008e32:	e004      	b.n	8008e3e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008e34:	6839      	ldr	r1, [r7, #0]
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 f842 	bl	8008ec0 <USBD_CtlError>
      break;
 8008e3c:	e000      	b.n	8008e40 <USBD_ClrFeature+0x3a>
      break;
 8008e3e:	bf00      	nop
  }
}
 8008e40:	bf00      	nop
 8008e42:	3708      	adds	r7, #8
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	781a      	ldrb	r2, [r3, #0]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	785a      	ldrb	r2, [r3, #1]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	3302      	adds	r3, #2
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	3303      	adds	r3, #3
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	021b      	lsls	r3, r3, #8
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	4413      	add	r3, r2
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	3304      	adds	r3, #4
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	3305      	adds	r3, #5
 8008e8a:	781b      	ldrb	r3, [r3, #0]
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	021b      	lsls	r3, r3, #8
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	4413      	add	r3, r2
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	3306      	adds	r3, #6
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	3307      	adds	r3, #7
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	021b      	lsls	r3, r3, #8
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	4413      	add	r3, r2
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	80da      	strh	r2, [r3, #6]

}
 8008eb6:	bf00      	nop
 8008eb8:	370c      	adds	r7, #12
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bc80      	pop	{r7}
 8008ebe:	4770      	bx	lr

08008ec0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008eca:	2180      	movs	r1, #128	; 0x80
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 fcdd 	bl	800988c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008ed2:	2100      	movs	r1, #0
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 fcd9 	bl	800988c <USBD_LL_StallEP>
}
 8008eda:	bf00      	nop
 8008edc:	3708      	adds	r7, #8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b086      	sub	sp, #24
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d032      	beq.n	8008f5e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f000 f834 	bl	8008f66 <USBD_GetLen>
 8008efe:	4603      	mov	r3, r0
 8008f00:	3301      	adds	r3, #1
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	005b      	lsls	r3, r3, #1
 8008f06:	b29a      	uxth	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008f0c:	7dfb      	ldrb	r3, [r7, #23]
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	75fa      	strb	r2, [r7, #23]
 8008f12:	461a      	mov	r2, r3
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	4413      	add	r3, r2
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	7812      	ldrb	r2, [r2, #0]
 8008f1c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008f1e:	7dfb      	ldrb	r3, [r7, #23]
 8008f20:	1c5a      	adds	r2, r3, #1
 8008f22:	75fa      	strb	r2, [r7, #23]
 8008f24:	461a      	mov	r2, r3
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	4413      	add	r3, r2
 8008f2a:	2203      	movs	r2, #3
 8008f2c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008f2e:	e012      	b.n	8008f56 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	60fa      	str	r2, [r7, #12]
 8008f36:	7dfa      	ldrb	r2, [r7, #23]
 8008f38:	1c51      	adds	r1, r2, #1
 8008f3a:	75f9      	strb	r1, [r7, #23]
 8008f3c:	4611      	mov	r1, r2
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	440a      	add	r2, r1
 8008f42:	781b      	ldrb	r3, [r3, #0]
 8008f44:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	1c5a      	adds	r2, r3, #1
 8008f4a:	75fa      	strb	r2, [r7, #23]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	4413      	add	r3, r2
 8008f52:	2200      	movs	r2, #0
 8008f54:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e8      	bne.n	8008f30 <USBD_GetString+0x4e>
    }
  }
}
 8008f5e:	bf00      	nop
 8008f60:	3718      	adds	r7, #24
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}

08008f66 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f66:	b480      	push	{r7}
 8008f68:	b085      	sub	sp, #20
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008f72:	e005      	b.n	8008f80 <USBD_GetLen+0x1a>
  {
    len++;
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
 8008f76:	3301      	adds	r3, #1
 8008f78:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1f5      	bne.n	8008f74 <USBD_GetLen+0xe>
  }

  return len;
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3714      	adds	r7, #20
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bc80      	pop	{r7}
 8008f92:	4770      	bx	lr

08008f94 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008faa:	88fa      	ldrh	r2, [r7, #6]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008fb0:	88fa      	ldrh	r2, [r7, #6]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fb6:	88fb      	ldrh	r3, [r7, #6]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	2100      	movs	r1, #0
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f000 fced 	bl	800999c <USBD_LL_Transmit>

  return USBD_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008fda:	88fb      	ldrh	r3, [r7, #6]
 8008fdc:	68ba      	ldr	r2, [r7, #8]
 8008fde:	2100      	movs	r1, #0
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f000 fcdb 	bl	800999c <USBD_LL_Transmit>

  return USBD_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3710      	adds	r7, #16
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2203      	movs	r2, #3
 8009002:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009006:	88fa      	ldrh	r2, [r7, #6]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800900e:	88fa      	ldrh	r2, [r7, #6]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009016:	88fb      	ldrh	r3, [r7, #6]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	2100      	movs	r1, #0
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f000 fce0 	bl	80099e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009022:	2300      	movs	r3, #0
}
 8009024:	4618      	mov	r0, r3
 8009026:	3710      	adds	r7, #16
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}

0800902c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800903a:	88fb      	ldrh	r3, [r7, #6]
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	2100      	movs	r1, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 fcce 	bl	80099e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b082      	sub	sp, #8
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2204      	movs	r2, #4
 800905c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009060:	2300      	movs	r3, #0
 8009062:	2200      	movs	r2, #0
 8009064:	2100      	movs	r1, #0
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fc98 	bl	800999c <USBD_LL_Transmit>

  return USBD_OK;
 800906c:	2300      	movs	r3, #0
}
 800906e:	4618      	mov	r0, r3
 8009070:	3708      	adds	r7, #8
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	b082      	sub	sp, #8
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2205      	movs	r2, #5
 8009082:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009086:	2300      	movs	r3, #0
 8009088:	2200      	movs	r2, #0
 800908a:	2100      	movs	r1, #0
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 fca8 	bl	80099e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3708      	adds	r7, #8
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80090a0:	2200      	movs	r2, #0
 80090a2:	4912      	ldr	r1, [pc, #72]	; (80090ec <MX_USB_DEVICE_Init+0x50>)
 80090a4:	4812      	ldr	r0, [pc, #72]	; (80090f0 <MX_USB_DEVICE_Init+0x54>)
 80090a6:	f7fe ff34 	bl	8007f12 <USBD_Init>
 80090aa:	4603      	mov	r3, r0
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d001      	beq.n	80090b4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80090b0:	f7f8 feac 	bl	8001e0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80090b4:	490f      	ldr	r1, [pc, #60]	; (80090f4 <MX_USB_DEVICE_Init+0x58>)
 80090b6:	480e      	ldr	r0, [pc, #56]	; (80090f0 <MX_USB_DEVICE_Init+0x54>)
 80090b8:	f7fe ff56 	bl	8007f68 <USBD_RegisterClass>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d001      	beq.n	80090c6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80090c2:	f7f8 fea3 	bl	8001e0c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80090c6:	490c      	ldr	r1, [pc, #48]	; (80090f8 <MX_USB_DEVICE_Init+0x5c>)
 80090c8:	4809      	ldr	r0, [pc, #36]	; (80090f0 <MX_USB_DEVICE_Init+0x54>)
 80090ca:	f7fe fe87 	bl	8007ddc <USBD_CDC_RegisterInterface>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d001      	beq.n	80090d8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80090d4:	f7f8 fe9a 	bl	8001e0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80090d8:	4805      	ldr	r0, [pc, #20]	; (80090f0 <MX_USB_DEVICE_Init+0x54>)
 80090da:	f7fe ff5e 	bl	8007f9a <USBD_Start>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d001      	beq.n	80090e8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80090e4:	f7f8 fe92 	bl	8001e0c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	20000a64 	.word	0x20000a64
 80090f0:	200011c4 	.word	0x200011c4
 80090f4:	20000950 	.word	0x20000950
 80090f8:	20000a54 	.word	0x20000a54

080090fc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009100:	2200      	movs	r2, #0
 8009102:	4905      	ldr	r1, [pc, #20]	; (8009118 <CDC_Init_FS+0x1c>)
 8009104:	4805      	ldr	r0, [pc, #20]	; (800911c <CDC_Init_FS+0x20>)
 8009106:	f7fe fe7f 	bl	8007e08 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800910a:	4905      	ldr	r1, [pc, #20]	; (8009120 <CDC_Init_FS+0x24>)
 800910c:	4803      	ldr	r0, [pc, #12]	; (800911c <CDC_Init_FS+0x20>)
 800910e:	f7fe fe94 	bl	8007e3a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009112:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009114:	4618      	mov	r0, r3
 8009116:	bd80      	pop	{r7, pc}
 8009118:	20001c88 	.word	0x20001c88
 800911c:	200011c4 	.word	0x200011c4
 8009120:	20001488 	.word	0x20001488

08009124 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009124:	b480      	push	{r7}
 8009126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009128:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800912a:	4618      	mov	r0, r3
 800912c:	46bd      	mov	sp, r7
 800912e:	bc80      	pop	{r7}
 8009130:	4770      	bx	lr
	...

08009134 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	4603      	mov	r3, r0
 800913c:	6039      	str	r1, [r7, #0]
 800913e:	71fb      	strb	r3, [r7, #7]
 8009140:	4613      	mov	r3, r2
 8009142:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009144:	79fb      	ldrb	r3, [r7, #7]
 8009146:	2b23      	cmp	r3, #35	; 0x23
 8009148:	d84a      	bhi.n	80091e0 <CDC_Control_FS+0xac>
 800914a:	a201      	add	r2, pc, #4	; (adr r2, 8009150 <CDC_Control_FS+0x1c>)
 800914c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009150:	080091e1 	.word	0x080091e1
 8009154:	080091e1 	.word	0x080091e1
 8009158:	080091e1 	.word	0x080091e1
 800915c:	080091e1 	.word	0x080091e1
 8009160:	080091e1 	.word	0x080091e1
 8009164:	080091e1 	.word	0x080091e1
 8009168:	080091e1 	.word	0x080091e1
 800916c:	080091e1 	.word	0x080091e1
 8009170:	080091e1 	.word	0x080091e1
 8009174:	080091e1 	.word	0x080091e1
 8009178:	080091e1 	.word	0x080091e1
 800917c:	080091e1 	.word	0x080091e1
 8009180:	080091e1 	.word	0x080091e1
 8009184:	080091e1 	.word	0x080091e1
 8009188:	080091e1 	.word	0x080091e1
 800918c:	080091e1 	.word	0x080091e1
 8009190:	080091e1 	.word	0x080091e1
 8009194:	080091e1 	.word	0x080091e1
 8009198:	080091e1 	.word	0x080091e1
 800919c:	080091e1 	.word	0x080091e1
 80091a0:	080091e1 	.word	0x080091e1
 80091a4:	080091e1 	.word	0x080091e1
 80091a8:	080091e1 	.word	0x080091e1
 80091ac:	080091e1 	.word	0x080091e1
 80091b0:	080091e1 	.word	0x080091e1
 80091b4:	080091e1 	.word	0x080091e1
 80091b8:	080091e1 	.word	0x080091e1
 80091bc:	080091e1 	.word	0x080091e1
 80091c0:	080091e1 	.word	0x080091e1
 80091c4:	080091e1 	.word	0x080091e1
 80091c8:	080091e1 	.word	0x080091e1
 80091cc:	080091e1 	.word	0x080091e1
 80091d0:	080091e1 	.word	0x080091e1
 80091d4:	080091e1 	.word	0x080091e1
 80091d8:	080091e1 	.word	0x080091e1
 80091dc:	080091e1 	.word	0x080091e1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80091e0:	bf00      	nop
  }

  return (USBD_OK);
 80091e2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bc80      	pop	{r7}
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop

080091f0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	480f      	ldr	r0, [pc, #60]	; (800923c <CDC_Receive_FS+0x4c>)
 80091fe:	f7fe fe1c 	bl	8007e3a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009202:	480e      	ldr	r0, [pc, #56]	; (800923c <CDC_Receive_FS+0x4c>)
 8009204:	f7fe fe5b 	bl	8007ebe <USBD_CDC_ReceivePacket>
 // CDC_Transmit_FS(Buf, *Len);
  for(uint32_t i=0;i<*Len;i++)
 8009208:	2300      	movs	r3, #0
 800920a:	60fb      	str	r3, [r7, #12]
 800920c:	e00b      	b.n	8009226 <CDC_Receive_FS+0x36>
  {
	  dataReciveBufer[i]=Buf[i];
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4413      	add	r3, r2
 8009214:	7819      	ldrb	r1, [r3, #0]
 8009216:	4a0a      	ldr	r2, [pc, #40]	; (8009240 <CDC_Receive_FS+0x50>)
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	4413      	add	r3, r2
 800921c:	460a      	mov	r2, r1
 800921e:	701a      	strb	r2, [r3, #0]
  for(uint32_t i=0;i<*Len;i++)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	3301      	adds	r3, #1
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	429a      	cmp	r2, r3
 800922e:	d3ee      	bcc.n	800920e <CDC_Receive_FS+0x1e>
  }
  /* USER CODE END 6 */
}
 8009230:	bf00      	nop
 8009232:	4618      	mov	r0, r3
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	200011c4 	.word	0x200011c4
 8009240:	20000fcc 	.word	0x20000fcc

08009244 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	460b      	mov	r3, r1
 800924e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009254:	4b0d      	ldr	r3, [pc, #52]	; (800928c <CDC_Transmit_FS+0x48>)
 8009256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800925a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009266:	2301      	movs	r3, #1
 8009268:	e00b      	b.n	8009282 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800926a:	887b      	ldrh	r3, [r7, #2]
 800926c:	461a      	mov	r2, r3
 800926e:	6879      	ldr	r1, [r7, #4]
 8009270:	4806      	ldr	r0, [pc, #24]	; (800928c <CDC_Transmit_FS+0x48>)
 8009272:	f7fe fdc9 	bl	8007e08 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009276:	4805      	ldr	r0, [pc, #20]	; (800928c <CDC_Transmit_FS+0x48>)
 8009278:	f7fe fdf2 	bl	8007e60 <USBD_CDC_TransmitPacket>
 800927c:	4603      	mov	r3, r0
 800927e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009280:	7bfb      	ldrb	r3, [r7, #15]
}
 8009282:	4618      	mov	r0, r3
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	200011c4 	.word	0x200011c4

08009290 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	4603      	mov	r3, r0
 8009298:	6039      	str	r1, [r7, #0]
 800929a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	2212      	movs	r2, #18
 80092a0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80092a2:	4b03      	ldr	r3, [pc, #12]	; (80092b0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bc80      	pop	{r7}
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	20000a80 	.word	0x20000a80

080092b4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	4603      	mov	r3, r0
 80092bc:	6039      	str	r1, [r7, #0]
 80092be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	2204      	movs	r2, #4
 80092c4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80092c6:	4b03      	ldr	r3, [pc, #12]	; (80092d4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bc80      	pop	{r7}
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	20000a94 	.word	0x20000a94

080092d8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	4603      	mov	r3, r0
 80092e0:	6039      	str	r1, [r7, #0]
 80092e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092e4:	79fb      	ldrb	r3, [r7, #7]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d105      	bne.n	80092f6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	4907      	ldr	r1, [pc, #28]	; (800930c <USBD_FS_ProductStrDescriptor+0x34>)
 80092ee:	4808      	ldr	r0, [pc, #32]	; (8009310 <USBD_FS_ProductStrDescriptor+0x38>)
 80092f0:	f7ff fdf7 	bl	8008ee2 <USBD_GetString>
 80092f4:	e004      	b.n	8009300 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092f6:	683a      	ldr	r2, [r7, #0]
 80092f8:	4904      	ldr	r1, [pc, #16]	; (800930c <USBD_FS_ProductStrDescriptor+0x34>)
 80092fa:	4805      	ldr	r0, [pc, #20]	; (8009310 <USBD_FS_ProductStrDescriptor+0x38>)
 80092fc:	f7ff fdf1 	bl	8008ee2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009300:	4b02      	ldr	r3, [pc, #8]	; (800930c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009302:	4618      	mov	r0, r3
 8009304:	3708      	adds	r7, #8
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	20002488 	.word	0x20002488
 8009310:	0800aee4 	.word	0x0800aee4

08009314 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
 800931a:	4603      	mov	r3, r0
 800931c:	6039      	str	r1, [r7, #0]
 800931e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009320:	683a      	ldr	r2, [r7, #0]
 8009322:	4904      	ldr	r1, [pc, #16]	; (8009334 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009324:	4804      	ldr	r0, [pc, #16]	; (8009338 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009326:	f7ff fddc 	bl	8008ee2 <USBD_GetString>
  return USBD_StrDesc;
 800932a:	4b02      	ldr	r3, [pc, #8]	; (8009334 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800932c:	4618      	mov	r0, r3
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	20002488 	.word	0x20002488
 8009338:	0800aefc 	.word	0x0800aefc

0800933c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	4603      	mov	r3, r0
 8009344:	6039      	str	r1, [r7, #0]
 8009346:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	221a      	movs	r2, #26
 800934c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800934e:	f000 f843 	bl	80093d8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009352:	4b02      	ldr	r3, [pc, #8]	; (800935c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009354:	4618      	mov	r0, r3
 8009356:	3708      	adds	r7, #8
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20000a98 	.word	0x20000a98

08009360 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	4603      	mov	r3, r0
 8009368:	6039      	str	r1, [r7, #0]
 800936a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800936c:	79fb      	ldrb	r3, [r7, #7]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d105      	bne.n	800937e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009372:	683a      	ldr	r2, [r7, #0]
 8009374:	4907      	ldr	r1, [pc, #28]	; (8009394 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009376:	4808      	ldr	r0, [pc, #32]	; (8009398 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009378:	f7ff fdb3 	bl	8008ee2 <USBD_GetString>
 800937c:	e004      	b.n	8009388 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800937e:	683a      	ldr	r2, [r7, #0]
 8009380:	4904      	ldr	r1, [pc, #16]	; (8009394 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009382:	4805      	ldr	r0, [pc, #20]	; (8009398 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009384:	f7ff fdad 	bl	8008ee2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009388:	4b02      	ldr	r3, [pc, #8]	; (8009394 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800938a:	4618      	mov	r0, r3
 800938c:	3708      	adds	r7, #8
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	20002488 	.word	0x20002488
 8009398:	0800af10 	.word	0x0800af10

0800939c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	4603      	mov	r3, r0
 80093a4:	6039      	str	r1, [r7, #0]
 80093a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80093a8:	79fb      	ldrb	r3, [r7, #7]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d105      	bne.n	80093ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093ae:	683a      	ldr	r2, [r7, #0]
 80093b0:	4907      	ldr	r1, [pc, #28]	; (80093d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093b2:	4808      	ldr	r0, [pc, #32]	; (80093d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093b4:	f7ff fd95 	bl	8008ee2 <USBD_GetString>
 80093b8:	e004      	b.n	80093c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	4904      	ldr	r1, [pc, #16]	; (80093d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093be:	4805      	ldr	r0, [pc, #20]	; (80093d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093c0:	f7ff fd8f 	bl	8008ee2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093c4:	4b02      	ldr	r3, [pc, #8]	; (80093d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3708      	adds	r7, #8
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
 80093ce:	bf00      	nop
 80093d0:	20002488 	.word	0x20002488
 80093d4:	0800af1c 	.word	0x0800af1c

080093d8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80093de:	4b0f      	ldr	r3, [pc, #60]	; (800941c <Get_SerialNum+0x44>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80093e4:	4b0e      	ldr	r3, [pc, #56]	; (8009420 <Get_SerialNum+0x48>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80093ea:	4b0e      	ldr	r3, [pc, #56]	; (8009424 <Get_SerialNum+0x4c>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80093f0:	68fa      	ldr	r2, [r7, #12]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4413      	add	r3, r2
 80093f6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d009      	beq.n	8009412 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80093fe:	2208      	movs	r2, #8
 8009400:	4909      	ldr	r1, [pc, #36]	; (8009428 <Get_SerialNum+0x50>)
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 f814 	bl	8009430 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009408:	2204      	movs	r2, #4
 800940a:	4908      	ldr	r1, [pc, #32]	; (800942c <Get_SerialNum+0x54>)
 800940c:	68b8      	ldr	r0, [r7, #8]
 800940e:	f000 f80f 	bl	8009430 <IntToUnicode>
  }
}
 8009412:	bf00      	nop
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	1fff7a10 	.word	0x1fff7a10
 8009420:	1fff7a14 	.word	0x1fff7a14
 8009424:	1fff7a18 	.word	0x1fff7a18
 8009428:	20000a9a 	.word	0x20000a9a
 800942c:	20000aaa 	.word	0x20000aaa

08009430 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009430:	b480      	push	{r7}
 8009432:	b087      	sub	sp, #28
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	4613      	mov	r3, r2
 800943c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800943e:	2300      	movs	r3, #0
 8009440:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009442:	2300      	movs	r3, #0
 8009444:	75fb      	strb	r3, [r7, #23]
 8009446:	e027      	b.n	8009498 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	0f1b      	lsrs	r3, r3, #28
 800944c:	2b09      	cmp	r3, #9
 800944e:	d80b      	bhi.n	8009468 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	0f1b      	lsrs	r3, r3, #28
 8009454:	b2da      	uxtb	r2, r3
 8009456:	7dfb      	ldrb	r3, [r7, #23]
 8009458:	005b      	lsls	r3, r3, #1
 800945a:	4619      	mov	r1, r3
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	440b      	add	r3, r1
 8009460:	3230      	adds	r2, #48	; 0x30
 8009462:	b2d2      	uxtb	r2, r2
 8009464:	701a      	strb	r2, [r3, #0]
 8009466:	e00a      	b.n	800947e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	0f1b      	lsrs	r3, r3, #28
 800946c:	b2da      	uxtb	r2, r3
 800946e:	7dfb      	ldrb	r3, [r7, #23]
 8009470:	005b      	lsls	r3, r3, #1
 8009472:	4619      	mov	r1, r3
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	440b      	add	r3, r1
 8009478:	3237      	adds	r2, #55	; 0x37
 800947a:	b2d2      	uxtb	r2, r2
 800947c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009484:	7dfb      	ldrb	r3, [r7, #23]
 8009486:	005b      	lsls	r3, r3, #1
 8009488:	3301      	adds	r3, #1
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	4413      	add	r3, r2
 800948e:	2200      	movs	r2, #0
 8009490:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009492:	7dfb      	ldrb	r3, [r7, #23]
 8009494:	3301      	adds	r3, #1
 8009496:	75fb      	strb	r3, [r7, #23]
 8009498:	7dfa      	ldrb	r2, [r7, #23]
 800949a:	79fb      	ldrb	r3, [r7, #7]
 800949c:	429a      	cmp	r2, r3
 800949e:	d3d3      	bcc.n	8009448 <IntToUnicode+0x18>
  }
}
 80094a0:	bf00      	nop
 80094a2:	371c      	adds	r7, #28
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bc80      	pop	{r7}
 80094a8:	4770      	bx	lr
	...

080094ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08a      	sub	sp, #40	; 0x28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094b4:	f107 0314 	add.w	r3, r7, #20
 80094b8:	2200      	movs	r2, #0
 80094ba:	601a      	str	r2, [r3, #0]
 80094bc:	605a      	str	r2, [r3, #4]
 80094be:	609a      	str	r2, [r3, #8]
 80094c0:	60da      	str	r2, [r3, #12]
 80094c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80094cc:	d13a      	bne.n	8009544 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094ce:	2300      	movs	r3, #0
 80094d0:	613b      	str	r3, [r7, #16]
 80094d2:	4b1e      	ldr	r3, [pc, #120]	; (800954c <HAL_PCD_MspInit+0xa0>)
 80094d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d6:	4a1d      	ldr	r2, [pc, #116]	; (800954c <HAL_PCD_MspInit+0xa0>)
 80094d8:	f043 0301 	orr.w	r3, r3, #1
 80094dc:	6313      	str	r3, [r2, #48]	; 0x30
 80094de:	4b1b      	ldr	r3, [pc, #108]	; (800954c <HAL_PCD_MspInit+0xa0>)
 80094e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094e2:	f003 0301 	and.w	r3, r3, #1
 80094e6:	613b      	str	r3, [r7, #16]
 80094e8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80094ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80094ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094f0:	2302      	movs	r3, #2
 80094f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094f4:	2300      	movs	r3, #0
 80094f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094f8:	2303      	movs	r3, #3
 80094fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80094fc:	230a      	movs	r3, #10
 80094fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009500:	f107 0314 	add.w	r3, r7, #20
 8009504:	4619      	mov	r1, r3
 8009506:	4812      	ldr	r0, [pc, #72]	; (8009550 <HAL_PCD_MspInit+0xa4>)
 8009508:	f7f9 fbbc 	bl	8002c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800950c:	4b0f      	ldr	r3, [pc, #60]	; (800954c <HAL_PCD_MspInit+0xa0>)
 800950e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009510:	4a0e      	ldr	r2, [pc, #56]	; (800954c <HAL_PCD_MspInit+0xa0>)
 8009512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009516:	6353      	str	r3, [r2, #52]	; 0x34
 8009518:	2300      	movs	r3, #0
 800951a:	60fb      	str	r3, [r7, #12]
 800951c:	4b0b      	ldr	r3, [pc, #44]	; (800954c <HAL_PCD_MspInit+0xa0>)
 800951e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009520:	4a0a      	ldr	r2, [pc, #40]	; (800954c <HAL_PCD_MspInit+0xa0>)
 8009522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009526:	6453      	str	r3, [r2, #68]	; 0x44
 8009528:	4b08      	ldr	r3, [pc, #32]	; (800954c <HAL_PCD_MspInit+0xa0>)
 800952a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800952c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009530:	60fb      	str	r3, [r7, #12]
 8009532:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009534:	2200      	movs	r2, #0
 8009536:	2100      	movs	r1, #0
 8009538:	2043      	movs	r0, #67	; 0x43
 800953a:	f7f9 fb1a 	bl	8002b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800953e:	2043      	movs	r0, #67	; 0x43
 8009540:	f7f9 fb33 	bl	8002baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009544:	bf00      	nop
 8009546:	3728      	adds	r7, #40	; 0x28
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40023800 	.word	0x40023800
 8009550:	40020000 	.word	0x40020000

08009554 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b082      	sub	sp, #8
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009568:	4619      	mov	r1, r3
 800956a:	4610      	mov	r0, r2
 800956c:	f7fe fd5d 	bl	800802a <USBD_LL_SetupStage>
}
 8009570:	bf00      	nop
 8009572:	3708      	adds	r7, #8
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	460b      	mov	r3, r1
 8009582:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800958a:	78fa      	ldrb	r2, [r7, #3]
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	4613      	mov	r3, r2
 8009590:	00db      	lsls	r3, r3, #3
 8009592:	1a9b      	subs	r3, r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	440b      	add	r3, r1
 8009598:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	4619      	mov	r1, r3
 80095a2:	f7fe fd8d 	bl	80080c0 <USBD_LL_DataOutStage>
}
 80095a6:	bf00      	nop
 80095a8:	3708      	adds	r7, #8
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b082      	sub	sp, #8
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	460b      	mov	r3, r1
 80095b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80095c0:	78fa      	ldrb	r2, [r7, #3]
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	4613      	mov	r3, r2
 80095c6:	00db      	lsls	r3, r3, #3
 80095c8:	1a9b      	subs	r3, r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	440b      	add	r3, r1
 80095ce:	3348      	adds	r3, #72	; 0x48
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	78fb      	ldrb	r3, [r7, #3]
 80095d4:	4619      	mov	r1, r3
 80095d6:	f7fe fde4 	bl	80081a2 <USBD_LL_DataInStage>
}
 80095da:	bf00      	nop
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095e2:	b580      	push	{r7, lr}
 80095e4:	b082      	sub	sp, #8
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80095f0:	4618      	mov	r0, r3
 80095f2:	f7fe fef4 	bl	80083de <USBD_LL_SOF>
}
 80095f6:	bf00      	nop
 80095f8:	3708      	adds	r7, #8
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80095fe:	b580      	push	{r7, lr}
 8009600:	b084      	sub	sp, #16
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009606:	2301      	movs	r3, #1
 8009608:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68db      	ldr	r3, [r3, #12]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d102      	bne.n	8009618 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009612:	2300      	movs	r3, #0
 8009614:	73fb      	strb	r3, [r7, #15]
 8009616:	e008      	b.n	800962a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b02      	cmp	r3, #2
 800961e:	d102      	bne.n	8009626 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009620:	2301      	movs	r3, #1
 8009622:	73fb      	strb	r3, [r7, #15]
 8009624:	e001      	b.n	800962a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009626:	f7f8 fbf1 	bl	8001e0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8009630:	7bfa      	ldrb	r2, [r7, #15]
 8009632:	4611      	mov	r1, r2
 8009634:	4618      	mov	r0, r3
 8009636:	f7fe fe9a 	bl	800836e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8009640:	4618      	mov	r0, r3
 8009642:	f7fe fe53 	bl	80082ec <USBD_LL_Reset>
}
 8009646:	bf00      	nop
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
	...

08009650 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fe94 	bl	800838c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	6812      	ldr	r2, [r2, #0]
 8009672:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009676:	f043 0301 	orr.w	r3, r3, #1
 800967a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6a1b      	ldr	r3, [r3, #32]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d005      	beq.n	8009690 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009684:	4b04      	ldr	r3, [pc, #16]	; (8009698 <HAL_PCD_SuspendCallback+0x48>)
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	4a03      	ldr	r2, [pc, #12]	; (8009698 <HAL_PCD_SuspendCallback+0x48>)
 800968a:	f043 0306 	orr.w	r3, r3, #6
 800968e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009690:	bf00      	nop
 8009692:	3708      	adds	r7, #8
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	e000ed00 	.word	0xe000ed00

0800969c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe fe82 	bl	80083b4 <USBD_LL_Resume>
}
 80096b0:	bf00      	nop
 80096b2:	3708      	adds	r7, #8
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	460b      	mov	r3, r1
 80096c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	4611      	mov	r1, r2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7fe feab 	bl	800842a <USBD_LL_IsoOUTIncomplete>
}
 80096d4:	bf00      	nop
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80096ee:	78fa      	ldrb	r2, [r7, #3]
 80096f0:	4611      	mov	r1, r2
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fe fe8d 	bl	8008412 <USBD_LL_IsoINIncomplete>
}
 80096f8:	bf00      	nop
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800970e:	4618      	mov	r0, r3
 8009710:	f7fe fe97 	bl	8008442 <USBD_LL_DevConnected>
}
 8009714:	bf00      	nop
 8009716:	3708      	adds	r7, #8
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe fe93 	bl	8008456 <USBD_LL_DevDisconnected>
}
 8009730:	bf00      	nop
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d139      	bne.n	80097bc <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009748:	4a1f      	ldr	r2, [pc, #124]	; (80097c8 <USBD_LL_Init+0x90>)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a1d      	ldr	r2, [pc, #116]	; (80097c8 <USBD_LL_Init+0x90>)
 8009754:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009758:	4b1b      	ldr	r3, [pc, #108]	; (80097c8 <USBD_LL_Init+0x90>)
 800975a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800975e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009760:	4b19      	ldr	r3, [pc, #100]	; (80097c8 <USBD_LL_Init+0x90>)
 8009762:	2204      	movs	r2, #4
 8009764:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009766:	4b18      	ldr	r3, [pc, #96]	; (80097c8 <USBD_LL_Init+0x90>)
 8009768:	2202      	movs	r2, #2
 800976a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800976c:	4b16      	ldr	r3, [pc, #88]	; (80097c8 <USBD_LL_Init+0x90>)
 800976e:	2200      	movs	r2, #0
 8009770:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009772:	4b15      	ldr	r3, [pc, #84]	; (80097c8 <USBD_LL_Init+0x90>)
 8009774:	2202      	movs	r2, #2
 8009776:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009778:	4b13      	ldr	r3, [pc, #76]	; (80097c8 <USBD_LL_Init+0x90>)
 800977a:	2200      	movs	r2, #0
 800977c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800977e:	4b12      	ldr	r3, [pc, #72]	; (80097c8 <USBD_LL_Init+0x90>)
 8009780:	2200      	movs	r2, #0
 8009782:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009784:	4b10      	ldr	r3, [pc, #64]	; (80097c8 <USBD_LL_Init+0x90>)
 8009786:	2200      	movs	r2, #0
 8009788:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800978a:	4b0f      	ldr	r3, [pc, #60]	; (80097c8 <USBD_LL_Init+0x90>)
 800978c:	2200      	movs	r2, #0
 800978e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009790:	480d      	ldr	r0, [pc, #52]	; (80097c8 <USBD_LL_Init+0x90>)
 8009792:	f7fa fd53 	bl	800423c <HAL_PCD_Init>
 8009796:	4603      	mov	r3, r0
 8009798:	2b00      	cmp	r3, #0
 800979a:	d001      	beq.n	80097a0 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800979c:	f7f8 fb36 	bl	8001e0c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80097a0:	2180      	movs	r1, #128	; 0x80
 80097a2:	4809      	ldr	r0, [pc, #36]	; (80097c8 <USBD_LL_Init+0x90>)
 80097a4:	f7fb fe96 	bl	80054d4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80097a8:	2240      	movs	r2, #64	; 0x40
 80097aa:	2100      	movs	r1, #0
 80097ac:	4806      	ldr	r0, [pc, #24]	; (80097c8 <USBD_LL_Init+0x90>)
 80097ae:	f7fb fe4b 	bl	8005448 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80097b2:	2280      	movs	r2, #128	; 0x80
 80097b4:	2101      	movs	r1, #1
 80097b6:	4804      	ldr	r0, [pc, #16]	; (80097c8 <USBD_LL_Init+0x90>)
 80097b8:	f7fb fe46 	bl	8005448 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80097bc:	2300      	movs	r3, #0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3708      	adds	r7, #8
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	20002508 	.word	0x20002508

080097cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097d4:	2300      	movs	r3, #0
 80097d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097d8:	2300      	movs	r3, #0
 80097da:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fa fe47 	bl	8004476 <HAL_PCD_Start>
 80097e8:	4603      	mov	r3, r0
 80097ea:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 80097ec:	7bfb      	ldrb	r3, [r7, #15]
 80097ee:	4618      	mov	r0, r3
 80097f0:	f000 f92e 	bl	8009a50 <USBD_Get_USB_Status>
 80097f4:	4603      	mov	r3, r0
 80097f6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80097f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}

08009802 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b084      	sub	sp, #16
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
 800980a:	4608      	mov	r0, r1
 800980c:	4611      	mov	r1, r2
 800980e:	461a      	mov	r2, r3
 8009810:	4603      	mov	r3, r0
 8009812:	70fb      	strb	r3, [r7, #3]
 8009814:	460b      	mov	r3, r1
 8009816:	70bb      	strb	r3, [r7, #2]
 8009818:	4613      	mov	r3, r2
 800981a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800981c:	2300      	movs	r3, #0
 800981e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009820:	2300      	movs	r3, #0
 8009822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800982a:	78bb      	ldrb	r3, [r7, #2]
 800982c:	883a      	ldrh	r2, [r7, #0]
 800982e:	78f9      	ldrb	r1, [r7, #3]
 8009830:	f7fb f9fd 	bl	8004c2e <HAL_PCD_EP_Open>
 8009834:	4603      	mov	r3, r0
 8009836:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009838:	7bfb      	ldrb	r3, [r7, #15]
 800983a:	4618      	mov	r0, r3
 800983c:	f000 f908 	bl	8009a50 <USBD_Get_USB_Status>
 8009840:	4603      	mov	r3, r0
 8009842:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009844:	7bbb      	ldrb	r3, [r7, #14]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b084      	sub	sp, #16
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	460b      	mov	r3, r1
 8009858:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800985a:	2300      	movs	r3, #0
 800985c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009868:	78fa      	ldrb	r2, [r7, #3]
 800986a:	4611      	mov	r1, r2
 800986c:	4618      	mov	r0, r3
 800986e:	f7fb fa46 	bl	8004cfe <HAL_PCD_EP_Close>
 8009872:	4603      	mov	r3, r0
 8009874:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8009876:	7bfb      	ldrb	r3, [r7, #15]
 8009878:	4618      	mov	r0, r3
 800987a:	f000 f8e9 	bl	8009a50 <USBD_Get_USB_Status>
 800987e:	4603      	mov	r3, r0
 8009880:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8009882:	7bbb      	ldrb	r3, [r7, #14]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009898:	2300      	movs	r3, #0
 800989a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800989c:	2300      	movs	r3, #0
 800989e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098a6:	78fa      	ldrb	r2, [r7, #3]
 80098a8:	4611      	mov	r1, r2
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fb fb1d 	bl	8004eea <HAL_PCD_EP_SetStall>
 80098b0:	4603      	mov	r3, r0
 80098b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
 80098b6:	4618      	mov	r0, r3
 80098b8:	f000 f8ca 	bl	8009a50 <USBD_Get_USB_Status>
 80098bc:	4603      	mov	r3, r0
 80098be:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 80098c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b084      	sub	sp, #16
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
 80098d2:	460b      	mov	r3, r1
 80098d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098d6:	2300      	movs	r3, #0
 80098d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098e4:	78fa      	ldrb	r2, [r7, #3]
 80098e6:	4611      	mov	r1, r2
 80098e8:	4618      	mov	r0, r3
 80098ea:	f7fb fb62 	bl	8004fb2 <HAL_PCD_EP_ClrStall>
 80098ee:	4603      	mov	r3, r0
 80098f0:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
 80098f4:	4618      	mov	r0, r3
 80098f6:	f000 f8ab 	bl	8009a50 <USBD_Get_USB_Status>
 80098fa:	4603      	mov	r3, r0
 80098fc:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 80098fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8009900:	4618      	mov	r0, r3
 8009902:	3710      	adds	r7, #16
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009908:	b480      	push	{r7}
 800990a:	b085      	sub	sp, #20
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	460b      	mov	r3, r1
 8009912:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800991a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800991c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009920:	2b00      	cmp	r3, #0
 8009922:	da0b      	bge.n	800993c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8009924:	78fb      	ldrb	r3, [r7, #3]
 8009926:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800992a:	68f9      	ldr	r1, [r7, #12]
 800992c:	4613      	mov	r3, r2
 800992e:	00db      	lsls	r3, r3, #3
 8009930:	1a9b      	subs	r3, r3, r2
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	440b      	add	r3, r1
 8009936:	333e      	adds	r3, #62	; 0x3e
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	e00b      	b.n	8009954 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800993c:	78fb      	ldrb	r3, [r7, #3]
 800993e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009942:	68f9      	ldr	r1, [r7, #12]
 8009944:	4613      	mov	r3, r2
 8009946:	00db      	lsls	r3, r3, #3
 8009948:	1a9b      	subs	r3, r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	440b      	add	r3, r1
 800994e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009952:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009954:	4618      	mov	r0, r3
 8009956:	3714      	adds	r7, #20
 8009958:	46bd      	mov	sp, r7
 800995a:	bc80      	pop	{r7}
 800995c:	4770      	bx	lr

0800995e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b084      	sub	sp, #16
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	460b      	mov	r3, r1
 8009968:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800996e:	2300      	movs	r3, #0
 8009970:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009978:	78fa      	ldrb	r2, [r7, #3]
 800997a:	4611      	mov	r1, r2
 800997c:	4618      	mov	r0, r3
 800997e:	f7fb f931 	bl	8004be4 <HAL_PCD_SetAddress>
 8009982:	4603      	mov	r3, r0
 8009984:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009986:	7bfb      	ldrb	r3, [r7, #15]
 8009988:	4618      	mov	r0, r3
 800998a:	f000 f861 	bl	8009a50 <USBD_Get_USB_Status>
 800998e:	4603      	mov	r3, r0
 8009990:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8009992:	7bbb      	ldrb	r3, [r7, #14]
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	607a      	str	r2, [r7, #4]
 80099a6:	461a      	mov	r2, r3
 80099a8:	460b      	mov	r3, r1
 80099aa:	72fb      	strb	r3, [r7, #11]
 80099ac:	4613      	mov	r3, r2
 80099ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80099be:	893b      	ldrh	r3, [r7, #8]
 80099c0:	7af9      	ldrb	r1, [r7, #11]
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	f7fb fa47 	bl	8004e56 <HAL_PCD_EP_Transmit>
 80099c8:	4603      	mov	r3, r0
 80099ca:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 80099cc:	7dfb      	ldrb	r3, [r7, #23]
 80099ce:	4618      	mov	r0, r3
 80099d0:	f000 f83e 	bl	8009a50 <USBD_Get_USB_Status>
 80099d4:	4603      	mov	r3, r0
 80099d6:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80099d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3718      	adds	r7, #24
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b086      	sub	sp, #24
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	60f8      	str	r0, [r7, #12]
 80099ea:	607a      	str	r2, [r7, #4]
 80099ec:	461a      	mov	r2, r3
 80099ee:	460b      	mov	r3, r1
 80099f0:	72fb      	strb	r3, [r7, #11]
 80099f2:	4613      	mov	r3, r2
 80099f4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099f6:	2300      	movs	r3, #0
 80099f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099fa:	2300      	movs	r3, #0
 80099fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009a04:	893b      	ldrh	r3, [r7, #8]
 8009a06:	7af9      	ldrb	r1, [r7, #11]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	f7fb f9c2 	bl	8004d92 <HAL_PCD_EP_Receive>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8009a12:	7dfb      	ldrb	r3, [r7, #23]
 8009a14:	4618      	mov	r0, r3
 8009a16:	f000 f81b 	bl	8009a50 <USBD_Get_USB_Status>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8009a1e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	460b      	mov	r3, r1
 8009a32:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a3a:	78fa      	ldrb	r2, [r7, #3]
 8009a3c:	4611      	mov	r1, r2
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7fb f9f2 	bl	8004e28 <HAL_PCD_EP_GetRxCount>
 8009a44:	4603      	mov	r3, r0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
	...

08009a50 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	4603      	mov	r3, r0
 8009a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a5e:	79fb      	ldrb	r3, [r7, #7]
 8009a60:	2b03      	cmp	r3, #3
 8009a62:	d817      	bhi.n	8009a94 <USBD_Get_USB_Status+0x44>
 8009a64:	a201      	add	r2, pc, #4	; (adr r2, 8009a6c <USBD_Get_USB_Status+0x1c>)
 8009a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a6a:	bf00      	nop
 8009a6c:	08009a7d 	.word	0x08009a7d
 8009a70:	08009a83 	.word	0x08009a83
 8009a74:	08009a89 	.word	0x08009a89
 8009a78:	08009a8f 	.word	0x08009a8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a80:	e00b      	b.n	8009a9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a82:	2302      	movs	r3, #2
 8009a84:	73fb      	strb	r3, [r7, #15]
    break;
 8009a86:	e008      	b.n	8009a9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8009a8c:	e005      	b.n	8009a9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009a8e:	2302      	movs	r3, #2
 8009a90:	73fb      	strb	r3, [r7, #15]
    break;
 8009a92:	e002      	b.n	8009a9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009a94:	2302      	movs	r3, #2
 8009a96:	73fb      	strb	r3, [r7, #15]
    break;
 8009a98:	bf00      	nop
  }
  return usb_status;
 8009a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3714      	adds	r7, #20
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bc80      	pop	{r7}
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop

08009aa8 <__errno>:
 8009aa8:	4b01      	ldr	r3, [pc, #4]	; (8009ab0 <__errno+0x8>)
 8009aaa:	6818      	ldr	r0, [r3, #0]
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	20000ab4 	.word	0x20000ab4

08009ab4 <__libc_init_array>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	2500      	movs	r5, #0
 8009ab8:	4e0c      	ldr	r6, [pc, #48]	; (8009aec <__libc_init_array+0x38>)
 8009aba:	4c0d      	ldr	r4, [pc, #52]	; (8009af0 <__libc_init_array+0x3c>)
 8009abc:	1ba4      	subs	r4, r4, r6
 8009abe:	10a4      	asrs	r4, r4, #2
 8009ac0:	42a5      	cmp	r5, r4
 8009ac2:	d109      	bne.n	8009ad8 <__libc_init_array+0x24>
 8009ac4:	f000 f8f6 	bl	8009cb4 <_init>
 8009ac8:	2500      	movs	r5, #0
 8009aca:	4e0a      	ldr	r6, [pc, #40]	; (8009af4 <__libc_init_array+0x40>)
 8009acc:	4c0a      	ldr	r4, [pc, #40]	; (8009af8 <__libc_init_array+0x44>)
 8009ace:	1ba4      	subs	r4, r4, r6
 8009ad0:	10a4      	asrs	r4, r4, #2
 8009ad2:	42a5      	cmp	r5, r4
 8009ad4:	d105      	bne.n	8009ae2 <__libc_init_array+0x2e>
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009adc:	4798      	blx	r3
 8009ade:	3501      	adds	r5, #1
 8009ae0:	e7ee      	b.n	8009ac0 <__libc_init_array+0xc>
 8009ae2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009ae6:	4798      	blx	r3
 8009ae8:	3501      	adds	r5, #1
 8009aea:	e7f2      	b.n	8009ad2 <__libc_init_array+0x1e>
 8009aec:	0800ca1c 	.word	0x0800ca1c
 8009af0:	0800ca1c 	.word	0x0800ca1c
 8009af4:	0800ca1c 	.word	0x0800ca1c
 8009af8:	0800ca20 	.word	0x0800ca20

08009afc <malloc>:
 8009afc:	4b02      	ldr	r3, [pc, #8]	; (8009b08 <malloc+0xc>)
 8009afe:	4601      	mov	r1, r0
 8009b00:	6818      	ldr	r0, [r3, #0]
 8009b02:	f000 b86b 	b.w	8009bdc <_malloc_r>
 8009b06:	bf00      	nop
 8009b08:	20000ab4 	.word	0x20000ab4

08009b0c <free>:
 8009b0c:	4b02      	ldr	r3, [pc, #8]	; (8009b18 <free+0xc>)
 8009b0e:	4601      	mov	r1, r0
 8009b10:	6818      	ldr	r0, [r3, #0]
 8009b12:	f000 b817 	b.w	8009b44 <_free_r>
 8009b16:	bf00      	nop
 8009b18:	20000ab4 	.word	0x20000ab4

08009b1c <memcpy>:
 8009b1c:	b510      	push	{r4, lr}
 8009b1e:	1e43      	subs	r3, r0, #1
 8009b20:	440a      	add	r2, r1
 8009b22:	4291      	cmp	r1, r2
 8009b24:	d100      	bne.n	8009b28 <memcpy+0xc>
 8009b26:	bd10      	pop	{r4, pc}
 8009b28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b30:	e7f7      	b.n	8009b22 <memcpy+0x6>

08009b32 <memset>:
 8009b32:	4603      	mov	r3, r0
 8009b34:	4402      	add	r2, r0
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d100      	bne.n	8009b3c <memset+0xa>
 8009b3a:	4770      	bx	lr
 8009b3c:	f803 1b01 	strb.w	r1, [r3], #1
 8009b40:	e7f9      	b.n	8009b36 <memset+0x4>
	...

08009b44 <_free_r>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	4605      	mov	r5, r0
 8009b48:	2900      	cmp	r1, #0
 8009b4a:	d043      	beq.n	8009bd4 <_free_r+0x90>
 8009b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b50:	1f0c      	subs	r4, r1, #4
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	bfb8      	it	lt
 8009b56:	18e4      	addlt	r4, r4, r3
 8009b58:	f000 f8aa 	bl	8009cb0 <__malloc_lock>
 8009b5c:	4a1e      	ldr	r2, [pc, #120]	; (8009bd8 <_free_r+0x94>)
 8009b5e:	6813      	ldr	r3, [r2, #0]
 8009b60:	4610      	mov	r0, r2
 8009b62:	b933      	cbnz	r3, 8009b72 <_free_r+0x2e>
 8009b64:	6063      	str	r3, [r4, #4]
 8009b66:	6014      	str	r4, [r2, #0]
 8009b68:	4628      	mov	r0, r5
 8009b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b6e:	f000 b8a0 	b.w	8009cb2 <__malloc_unlock>
 8009b72:	42a3      	cmp	r3, r4
 8009b74:	d90b      	bls.n	8009b8e <_free_r+0x4a>
 8009b76:	6821      	ldr	r1, [r4, #0]
 8009b78:	1862      	adds	r2, r4, r1
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	bf01      	itttt	eq
 8009b7e:	681a      	ldreq	r2, [r3, #0]
 8009b80:	685b      	ldreq	r3, [r3, #4]
 8009b82:	1852      	addeq	r2, r2, r1
 8009b84:	6022      	streq	r2, [r4, #0]
 8009b86:	6063      	str	r3, [r4, #4]
 8009b88:	6004      	str	r4, [r0, #0]
 8009b8a:	e7ed      	b.n	8009b68 <_free_r+0x24>
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	b10a      	cbz	r2, 8009b96 <_free_r+0x52>
 8009b92:	42a2      	cmp	r2, r4
 8009b94:	d9fa      	bls.n	8009b8c <_free_r+0x48>
 8009b96:	6819      	ldr	r1, [r3, #0]
 8009b98:	1858      	adds	r0, r3, r1
 8009b9a:	42a0      	cmp	r0, r4
 8009b9c:	d10b      	bne.n	8009bb6 <_free_r+0x72>
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	4401      	add	r1, r0
 8009ba2:	1858      	adds	r0, r3, r1
 8009ba4:	4282      	cmp	r2, r0
 8009ba6:	6019      	str	r1, [r3, #0]
 8009ba8:	d1de      	bne.n	8009b68 <_free_r+0x24>
 8009baa:	6810      	ldr	r0, [r2, #0]
 8009bac:	6852      	ldr	r2, [r2, #4]
 8009bae:	4401      	add	r1, r0
 8009bb0:	6019      	str	r1, [r3, #0]
 8009bb2:	605a      	str	r2, [r3, #4]
 8009bb4:	e7d8      	b.n	8009b68 <_free_r+0x24>
 8009bb6:	d902      	bls.n	8009bbe <_free_r+0x7a>
 8009bb8:	230c      	movs	r3, #12
 8009bba:	602b      	str	r3, [r5, #0]
 8009bbc:	e7d4      	b.n	8009b68 <_free_r+0x24>
 8009bbe:	6820      	ldr	r0, [r4, #0]
 8009bc0:	1821      	adds	r1, r4, r0
 8009bc2:	428a      	cmp	r2, r1
 8009bc4:	bf01      	itttt	eq
 8009bc6:	6811      	ldreq	r1, [r2, #0]
 8009bc8:	6852      	ldreq	r2, [r2, #4]
 8009bca:	1809      	addeq	r1, r1, r0
 8009bcc:	6021      	streq	r1, [r4, #0]
 8009bce:	6062      	str	r2, [r4, #4]
 8009bd0:	605c      	str	r4, [r3, #4]
 8009bd2:	e7c9      	b.n	8009b68 <_free_r+0x24>
 8009bd4:	bd38      	pop	{r3, r4, r5, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20000f54 	.word	0x20000f54

08009bdc <_malloc_r>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	1ccd      	adds	r5, r1, #3
 8009be0:	f025 0503 	bic.w	r5, r5, #3
 8009be4:	3508      	adds	r5, #8
 8009be6:	2d0c      	cmp	r5, #12
 8009be8:	bf38      	it	cc
 8009bea:	250c      	movcc	r5, #12
 8009bec:	2d00      	cmp	r5, #0
 8009bee:	4606      	mov	r6, r0
 8009bf0:	db01      	blt.n	8009bf6 <_malloc_r+0x1a>
 8009bf2:	42a9      	cmp	r1, r5
 8009bf4:	d903      	bls.n	8009bfe <_malloc_r+0x22>
 8009bf6:	230c      	movs	r3, #12
 8009bf8:	6033      	str	r3, [r6, #0]
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	bd70      	pop	{r4, r5, r6, pc}
 8009bfe:	f000 f857 	bl	8009cb0 <__malloc_lock>
 8009c02:	4a21      	ldr	r2, [pc, #132]	; (8009c88 <_malloc_r+0xac>)
 8009c04:	6814      	ldr	r4, [r2, #0]
 8009c06:	4621      	mov	r1, r4
 8009c08:	b991      	cbnz	r1, 8009c30 <_malloc_r+0x54>
 8009c0a:	4c20      	ldr	r4, [pc, #128]	; (8009c8c <_malloc_r+0xb0>)
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	b91b      	cbnz	r3, 8009c18 <_malloc_r+0x3c>
 8009c10:	4630      	mov	r0, r6
 8009c12:	f000 f83d 	bl	8009c90 <_sbrk_r>
 8009c16:	6020      	str	r0, [r4, #0]
 8009c18:	4629      	mov	r1, r5
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	f000 f838 	bl	8009c90 <_sbrk_r>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d124      	bne.n	8009c6e <_malloc_r+0x92>
 8009c24:	230c      	movs	r3, #12
 8009c26:	4630      	mov	r0, r6
 8009c28:	6033      	str	r3, [r6, #0]
 8009c2a:	f000 f842 	bl	8009cb2 <__malloc_unlock>
 8009c2e:	e7e4      	b.n	8009bfa <_malloc_r+0x1e>
 8009c30:	680b      	ldr	r3, [r1, #0]
 8009c32:	1b5b      	subs	r3, r3, r5
 8009c34:	d418      	bmi.n	8009c68 <_malloc_r+0x8c>
 8009c36:	2b0b      	cmp	r3, #11
 8009c38:	d90f      	bls.n	8009c5a <_malloc_r+0x7e>
 8009c3a:	600b      	str	r3, [r1, #0]
 8009c3c:	18cc      	adds	r4, r1, r3
 8009c3e:	50cd      	str	r5, [r1, r3]
 8009c40:	4630      	mov	r0, r6
 8009c42:	f000 f836 	bl	8009cb2 <__malloc_unlock>
 8009c46:	f104 000b 	add.w	r0, r4, #11
 8009c4a:	1d23      	adds	r3, r4, #4
 8009c4c:	f020 0007 	bic.w	r0, r0, #7
 8009c50:	1ac3      	subs	r3, r0, r3
 8009c52:	d0d3      	beq.n	8009bfc <_malloc_r+0x20>
 8009c54:	425a      	negs	r2, r3
 8009c56:	50e2      	str	r2, [r4, r3]
 8009c58:	e7d0      	b.n	8009bfc <_malloc_r+0x20>
 8009c5a:	684b      	ldr	r3, [r1, #4]
 8009c5c:	428c      	cmp	r4, r1
 8009c5e:	bf16      	itet	ne
 8009c60:	6063      	strne	r3, [r4, #4]
 8009c62:	6013      	streq	r3, [r2, #0]
 8009c64:	460c      	movne	r4, r1
 8009c66:	e7eb      	b.n	8009c40 <_malloc_r+0x64>
 8009c68:	460c      	mov	r4, r1
 8009c6a:	6849      	ldr	r1, [r1, #4]
 8009c6c:	e7cc      	b.n	8009c08 <_malloc_r+0x2c>
 8009c6e:	1cc4      	adds	r4, r0, #3
 8009c70:	f024 0403 	bic.w	r4, r4, #3
 8009c74:	42a0      	cmp	r0, r4
 8009c76:	d005      	beq.n	8009c84 <_malloc_r+0xa8>
 8009c78:	1a21      	subs	r1, r4, r0
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	f000 f808 	bl	8009c90 <_sbrk_r>
 8009c80:	3001      	adds	r0, #1
 8009c82:	d0cf      	beq.n	8009c24 <_malloc_r+0x48>
 8009c84:	6025      	str	r5, [r4, #0]
 8009c86:	e7db      	b.n	8009c40 <_malloc_r+0x64>
 8009c88:	20000f54 	.word	0x20000f54
 8009c8c:	20000f58 	.word	0x20000f58

08009c90 <_sbrk_r>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	2300      	movs	r3, #0
 8009c94:	4c05      	ldr	r4, [pc, #20]	; (8009cac <_sbrk_r+0x1c>)
 8009c96:	4605      	mov	r5, r0
 8009c98:	4608      	mov	r0, r1
 8009c9a:	6023      	str	r3, [r4, #0]
 8009c9c:	f7f8 fd7e 	bl	800279c <_sbrk>
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	d102      	bne.n	8009caa <_sbrk_r+0x1a>
 8009ca4:	6823      	ldr	r3, [r4, #0]
 8009ca6:	b103      	cbz	r3, 8009caa <_sbrk_r+0x1a>
 8009ca8:	602b      	str	r3, [r5, #0]
 8009caa:	bd38      	pop	{r3, r4, r5, pc}
 8009cac:	20002908 	.word	0x20002908

08009cb0 <__malloc_lock>:
 8009cb0:	4770      	bx	lr

08009cb2 <__malloc_unlock>:
 8009cb2:	4770      	bx	lr

08009cb4 <_init>:
 8009cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb6:	bf00      	nop
 8009cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cba:	bc08      	pop	{r3}
 8009cbc:	469e      	mov	lr, r3
 8009cbe:	4770      	bx	lr

08009cc0 <_fini>:
 8009cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc2:	bf00      	nop
 8009cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cc6:	bc08      	pop	{r3}
 8009cc8:	469e      	mov	lr, r3
 8009cca:	4770      	bx	lr
