# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_op
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7]
.outputs c[0] c[1] c[2] c[3] c[4] c[5] c[6] c[7] d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]
.names a[7] c[0]
1 1
.names a[6] c[1]
1 1
.names a[5] c[2]
1 1
.names a[4] c[3]
1 1
.names a[3] c[4]
1 1
.names a[2] c[5]
1 1
.names a[1] c[6]
1 1
.names a[0] c[7]
1 1
.names b[7] d[0]
1 1
.names b[6] d[1]
1 1
.names b[5] d[2]
1 1
.names b[4] d[3]
1 1
.names b[3] d[4]
1 1
.names b[2] d[5]
1 1
.names b[1] d[6]
1 1
.names b[0] d[7]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[0]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[1]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[2]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[3]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[4]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[5]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[6]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:6$1207.in[7]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[0]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[1]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[2]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[3]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[4]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[5]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[6]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/outside_port.v:7$1208.in[7]
1 1
.end
