--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf
constraints.ucf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATA<0>     |    1.845(R)|      SLOW  |   -1.300(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    4.386(R)|      SLOW  |   -2.812(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>     |    4.390(R)|      SLOW  |   -2.787(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>     |    4.802(R)|      SLOW  |   -3.116(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>     |    5.239(R)|      SLOW  |   -3.487(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |    4.220(R)|      SLOW  |   -2.880(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |    4.277(R)|      SLOW  |   -2.958(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<7>     |    2.896(R)|      SLOW  |   -1.979(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCH      |    3.593(R)|      SLOW  |   -2.247(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
TRANSMISSION_PORT|        11.070(R)|      SLOW  |         6.232(R)|      FAST  |CLK_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.223|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 12 22:47:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 286 MB



