<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="section5_v3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Section3_Schematic.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VerilogTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VerilogTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="VerilogTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="section3_schematic.tfi"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="section3_schematic.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="section3_schematic_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="verilog_module_lab5.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="verilog_module_lab5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="verilog_module_lab5.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="verilog_module_lab5.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="verilog_module_lab5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="verilog_module_lab5.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="verilog_module_lab5.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="verilog_module_lab5.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="verilog_module_lab5.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="verilog_module_lab5.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="verilog_module_lab5.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="verilog_module_lab5.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="verilog_module_lab5.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog_module_lab5.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="verilog_module_lab5.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="verilog_module_lab5.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog_module_lab5.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog_module_lab5.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="verilog_module_lab5.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog_module_lab5.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="verilog_module_lab5.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog_module_lab5_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="verilog_module_lab5_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="verilog_module_lab5_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="verilog_module_lab5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog_module_lab5_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="verilog_module_lab5_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="verilog_module_lab5_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="verilog_module_lab5_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog_module_lab5_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1368132583" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1368132583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368132583" xil_pn:in_ck="3608222417867170816" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1368132583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VerilogTest.v"/>
      <outfile xil_pn:name="verilog_module_lab5.v"/>
    </transform>
    <transform xil_pn:end_ts="1368132584" xil_pn:in_ck="7929284672462392516" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5896892392142139787" xil_pn:start_ts="1368132583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="section3_schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1368132584" xil_pn:in_ck="4626914968067311978" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1368132584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VerilogTest.v"/>
      <outfile xil_pn:name="section3_schematic.vhf"/>
      <outfile xil_pn:name="verilog_module_lab5.v"/>
    </transform>
    <transform xil_pn:end_ts="1368132588" xil_pn:in_ck="4626914968067311978" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7728549184850702671" xil_pn:start_ts="1368132584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VerilogTest_beh.prj"/>
      <outfile xil_pn:name="VerilogTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1368132588" xil_pn:in_ck="-220462563410137603" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3114642766668251458" xil_pn:start_ts="1368132588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VerilogTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1368129118" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1368129118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368130576" xil_pn:in_ck="7929284672462392516" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8275252825453610173" xil_pn:start_ts="1368130574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="section3_schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1368132524" xil_pn:in_ck="2079164416344335886" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="1607282503633730148" xil_pn:start_ts="1368132519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="verilog_module_lab5.lso"/>
      <outfile xil_pn:name="verilog_module_lab5.ngc"/>
      <outfile xil_pn:name="verilog_module_lab5.ngr"/>
      <outfile xil_pn:name="verilog_module_lab5.prj"/>
      <outfile xil_pn:name="verilog_module_lab5.stx"/>
      <outfile xil_pn:name="verilog_module_lab5.syr"/>
      <outfile xil_pn:name="verilog_module_lab5.xst"/>
      <outfile xil_pn:name="verilog_module_lab5_vhdl.prj"/>
      <outfile xil_pn:name="verilog_module_lab5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1368129939" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3749478509234791550" xil_pn:start_ts="1368129939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368132528" xil_pn:in_ck="-4212841876727434682" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="-736101761533034375" xil_pn:start_ts="1368132524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="verilog_module_lab5.bld"/>
      <outfile xil_pn:name="verilog_module_lab5.ngd"/>
      <outfile xil_pn:name="verilog_module_lab5_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1368132535" xil_pn:in_ck="-4212841876727434681" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="5176168202632261926" xil_pn:start_ts="1368132528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="verilog_module_lab5.gyd"/>
      <outfile xil_pn:name="verilog_module_lab5.mfd"/>
      <outfile xil_pn:name="verilog_module_lab5.nga"/>
      <outfile xil_pn:name="verilog_module_lab5.pad"/>
      <outfile xil_pn:name="verilog_module_lab5.pnx"/>
      <outfile xil_pn:name="verilog_module_lab5.rpt"/>
      <outfile xil_pn:name="verilog_module_lab5.tim"/>
      <outfile xil_pn:name="verilog_module_lab5.tspec"/>
      <outfile xil_pn:name="verilog_module_lab5.vm6"/>
      <outfile xil_pn:name="verilog_module_lab5.xml"/>
      <outfile xil_pn:name="verilog_module_lab5_build.xml"/>
      <outfile xil_pn:name="verilog_module_lab5_html"/>
      <outfile xil_pn:name="verilog_module_lab5_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1368132537" xil_pn:in_ck="-4212841876727425817" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1368132535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="verilog_module_lab5.jed"/>
    </transform>
    <transform xil_pn:end_ts="1368132535" xil_pn:in_ck="-4212841876727425817" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1368132534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
