<stg><name>solveCube</name>


<trans_list>

<trans id="419" from="1" to="2">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="2" to="3">
<condition id="326">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="2" to="5">
<condition id="334">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="3" to="4">
<condition id="327">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="3" to="2">
<condition id="332">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="4" to="3">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="5" to="6">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="6" to="7">
<condition id="336">
<or_exp><and_exp><literal name="p_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="13">
<condition id="338">
<or_exp><and_exp><literal name="p_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="7" to="8">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="9">
<condition id="341">
<or_exp><and_exp><literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="8" to="13">
<condition id="343">
<or_exp><and_exp><literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="9" to="10">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="10" to="11">
<condition id="345">
<or_exp><and_exp><literal name="p_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="13">
<condition id="347">
<or_exp><and_exp><literal name="p_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="350">
<or_exp><and_exp><literal name="p_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="12" to="37">
<condition id="377">
<or_exp><and_exp><literal name="p_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="15" to="16">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="18">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="19" to="20">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="20" to="21">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="21" to="22">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="22" to="23">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="23" to="24">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="24" to="25">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="25" to="26">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="27" to="28">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="28" to="29">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="29" to="30">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="30" to="31">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="31" to="32">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="32" to="33">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="33" to="34">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="35" to="36">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="36" to="5">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="37" to="38">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="38" to="39">
<condition id="379">
<or_exp><and_exp><literal name="p_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="38" to="45">
<condition id="380">
<or_exp><and_exp><literal name="p_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="39" to="40">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="40" to="41">
<condition id="382">
<or_exp><and_exp><literal name="p_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="40" to="45">
<condition id="383">
<or_exp><and_exp><literal name="p_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="41" to="42">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="42" to="43">
<condition id="385">
<or_exp><and_exp><literal name="p_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="42" to="45">
<condition id="386">
<or_exp><and_exp><literal name="p_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="43" to="44">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="44" to="45">
<condition id="389">
<or_exp><and_exp><literal name="p_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="44" to="69">
<condition id="388">
<or_exp><and_exp><literal name="p_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="45" to="46">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="46" to="47">
<condition id="393">
<or_exp><and_exp><literal name="p_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="46" to="49">
<condition id="392">
<or_exp><and_exp><literal name="p_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="47" to="48">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="48" to="49">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="49" to="50">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="50" to="51">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="51" to="52">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="52" to="53">
<condition id="402">
<or_exp><and_exp><literal name="p_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="52" to="55">
<condition id="401">
<or_exp><and_exp><literal name="p_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="53" to="54">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="54" to="55">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="55" to="56">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="56" to="57">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="57" to="58">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="58" to="59">
<condition id="411">
<or_exp><and_exp><literal name="p_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="58" to="61">
<condition id="410">
<or_exp><and_exp><literal name="p_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="59" to="60">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="60" to="61">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="61" to="62">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="62" to="63">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="63" to="64">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="64" to="65">
<condition id="420">
<or_exp><and_exp><literal name="p_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="64" to="67">
<condition id="419">
<or_exp><and_exp><literal name="p_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="65" to="66">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="66" to="67">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="67" to="68">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="68" to="37">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="69" to="70">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="70" to="71">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="71" to="72">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="72" to="73">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="73" to="74">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="74" to="75">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="75" to="76">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="76" to="77">
<condition id="435">
<or_exp><and_exp><literal name="p_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="76" to="83">
<condition id="437">
<or_exp><and_exp><literal name="p_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="77" to="78">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="78" to="79">
<condition id="440">
<or_exp><and_exp><literal name="p_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="78" to="83">
<condition id="442">
<or_exp><and_exp><literal name="p_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="79" to="80">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="80" to="81">
<condition id="444">
<or_exp><and_exp><literal name="p_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="80" to="83">
<condition id="446">
<or_exp><and_exp><literal name="p_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="81" to="82">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="82" to="83">
<condition id="450">
<or_exp><and_exp><literal name="p_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="82" to="99">
<condition id="448">
<or_exp><and_exp><literal name="p_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="83" to="84">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="84" to="85">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="85" to="86">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="86" to="87">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="87" to="88">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="88" to="89">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="89" to="90">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="90" to="91">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="91" to="92">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="92" to="93">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="93" to="94">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="94" to="95">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="95" to="96">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="96" to="97">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="97" to="98">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="98" to="75">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="99" to="100">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="100" to="101">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="101" to="102">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="102" to="103">
<condition id="473">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="102" to="104">
<condition id="472">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="103" to="104">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="104" to="105">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="105" to="106">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="106" to="107">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="107" to="108">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="108" to="109">
<condition id="481">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="108" to="111">
<condition id="486">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="109" to="110">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="110" to="105">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="111" to="112">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="112" to="113">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="113" to="114">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="114" to="115">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="115" to="116">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="116" to="117">
<condition id="493">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="116" to="119">
<condition id="492">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="116" to="123">
<condition id="505">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="116" to="124">
<condition id="504">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="116" to="125">
<condition id="510">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="116" to="126">
<condition id="509">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="116" to="129">
<condition id="514">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="117" to="118">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="118" to="119">
<condition id="495">
<or_exp><and_exp><literal name="p_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="118" to="127">
<condition id="496">
<or_exp><and_exp><literal name="p_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="119" to="120">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="120" to="121">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="121" to="122">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="122" to="127">
<condition id="500">
<or_exp><and_exp><literal name="p_29" val="0"/>
<literal name="p_30" val="1"/>
</and_exp><and_exp><literal name="p_29" val="1"/>
<literal name="p_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="122" to="130">
<condition id="501">
<or_exp><and_exp><literal name="p_29" val="0"/>
<literal name="p_30" val="0"/>
</and_exp><and_exp><literal name="p_29" val="1"/>
<literal name="p_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="123" to="124">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="124" to="127">
<condition id="507">
<or_exp><and_exp><literal name="p_24" val="0"/>
<literal name="p_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="124" to="130">
<condition id="508">
<or_exp><and_exp><literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="125" to="126">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="126" to="127">
<condition id="512">
<or_exp><and_exp><literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
<literal name="p_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="126" to="130">
<condition id="517">
<or_exp><and_exp><literal name="p_23" val="0"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
</and_exp><and_exp><literal name="p_24" val="0"/>
<literal name="p_26" val="1"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="126" to="131">
<condition id="522">
<or_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
<literal name="p_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="127" to="128">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="128" to="111">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="129" to="126">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="130" to="128">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="131" to="132">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="132" to="133">
<condition id="524">
<or_exp><and_exp><literal name="p_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="132" to="139">
<condition id="526">
<or_exp><and_exp><literal name="p_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="133" to="134">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="134" to="135">
<condition id="529">
<or_exp><and_exp><literal name="p_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="134" to="139">
<condition id="531">
<or_exp><and_exp><literal name="p_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="135" to="136">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="136" to="137">
<condition id="533">
<or_exp><and_exp><literal name="p_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="136" to="139">
<condition id="535">
<or_exp><and_exp><literal name="p_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="137" to="138">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="138" to="139">
<condition id="539">
<or_exp><and_exp><literal name="p_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="138" to="141">
<condition id="537">
<or_exp><and_exp><literal name="p_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="139" to="140">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="140" to="131">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="141" to="142">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="142" to="143">
<condition id="546">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="143" to="142">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([54 x i3]* %cubieColor_tb_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([200 x i4]* %rMoves_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %order_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @solveCube_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([54 x i3]* %cubieColor_tb_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([54 x i3]* %cubieColor_tb_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [7 x i8]* @p_str7, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %order_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [7 x i8]* @p_str7, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([200 x i4]* %rMoves_V, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([200 x i4]* %rMoves_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [7 x i8]* @p_str7, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [7 x i8]* @p_str7, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_s = phi i3 [ 0, %0 ], [ %i_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %tmp = icmp eq i3 %p_s, -2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_V = add i3 %p_s, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %tmp, label %2, label %.preheader492.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="3">
<![CDATA[
.preheader492.preheader:0  %tmp_cast = zext i3 %p_s to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader492.preheader:1  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="6">
<![CDATA[
.preheader492.preheader:2  %p_shl_cast = zext i6 %tmp_6 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader492.preheader:3  %tmp_7 = add i7 %tmp_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader492.preheader:4  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* @moveCounter_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader492:0  %p_2 = phi i4 [ %j_V, %1 ], [ 0, %.preheader492.preheader ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader492:1  %tmp_s = icmp eq i4 %p_2, -7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader492:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader492:3  %j_V = add i4 %p_2, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader492:4  br i1 %tmp_s, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="4">
<![CDATA[
:0  %tmp_54_cast = zext i4 %p_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_8 = add i7 %tmp_7, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_8_cast = zext i7 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %cubieColor_tb_V_addr = getelementptr [54 x i3]* %cubieColor_tb_V, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="cubieColor_tb_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_tb_V_load = load i3* %cubieColor_tb_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_tb_V_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cubieColor_V_addr = getelementptr [54 x i3]* @cubieColor_V, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="cubieColor_V_addr"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_tb_V_load = load i3* %cubieColor_tb_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_tb_V_load"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:6  store i3 %cubieColor_tb_V_load, i3* %cubieColor_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader492

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="182" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_6 = call fastcc i1 @edgeCorrect(i4 1)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="183" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_6 = call fastcc i1 @edgeCorrect(i4 1)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_6, label %4, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_7 = call fastcc i1 @edgeCorrect(i4 2)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_7 = call fastcc i1 @edgeCorrect(i4 2)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_7, label %5, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_8 = call fastcc i1 @edgeCorrect(i4 3)

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_8 = call fastcc i1 @edgeCorrect(i4 3)

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_8, label %6, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="191" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_9 = call fastcc i1 @edgeCorrect(i4 4)

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="192" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_9 = call fastcc i1 @edgeCorrect(i4 4)

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_9, label %.preheader491.preheader, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader491.preheader:0  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:0  %p_1 = call fastcc i4 @findEdge(i3 0, i3 -3)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:0  %p_1 = call fastcc i4 @findEdge(i3 0, i3 -3)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:1  call fastcc void @solveStage1(i4 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="198" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:1  call fastcc void @solveStage1(i4 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.critedge:2  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.critedge:2  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="201" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:3  %p_3 = call fastcc i4 @findEdge(i3 0, i3 2)

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="202" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:3  %p_3 = call fastcc i4 @findEdge(i3 0, i3 2)

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="203" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:4  call fastcc void @solveStage1(i4 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="204" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:4  call fastcc void @solveStage1(i4 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.critedge:5  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.critedge:5  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="207" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:6  %p_4 = call fastcc i4 @findEdge(i3 0, i3 -4)

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="208" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:6  %p_4 = call fastcc i4 @findEdge(i3 0, i3 -4)

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="209" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:7  call fastcc void @solveStage1(i4 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="210" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:7  call fastcc void @solveStage1(i4 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="211" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.critedge:8  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="212" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.critedge:8  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="213" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:9  %p_5 = call fastcc i4 @findEdge(i3 0, i3 3)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="214" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge:9  %p_5 = call fastcc i4 @findEdge(i3 0, i3 3)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="215" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:10  call fastcc void @solveStage1(i4 %p_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="216" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.critedge:10  call fastcc void @solveStage1(i4 %p_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="217" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.critedge:11  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="218" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.critedge:11  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.critedge:12  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="220" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader491:0  %p_10 = call fastcc i1 @cornerCorrect(i3 1)

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="221" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader491:0  %p_10 = call fastcc i1 @cornerCorrect(i3 1)

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:1  br i1 %p_10, label %7, label %.critedge475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="223" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_11 = call fastcc i1 @cornerCorrect(i3 2)

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="224" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_11 = call fastcc i1 @cornerCorrect(i3 2)

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_11, label %8, label %.critedge475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="226" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_12 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="227" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_12 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_12, label %9, label %.critedge475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="229" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_13 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="230" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_13 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_13, label %14, label %.critedge475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="232" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge475:0  %p_14 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="233" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge475:0  %p_14 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge475:1  br i1 %p_14, label %.critedge475._crit_edge, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="235" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -3, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="236" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -3, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.critedge475._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="238" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.critedge475._crit_edge:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="239" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.critedge475._crit_edge:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="240" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge475._crit_edge:1  %p_16 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="241" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge475._crit_edge:1  %p_16 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge475._crit_edge:2  br i1 %p_16, label %._crit_edge, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="243" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -3, i3 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="244" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -3, i3 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="246" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="247" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="248" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:1  %p_19 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="249" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:1  %p_19 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="250" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %p_19, label %._crit_edge498, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="251" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 2, i3 -4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="252" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 2, i3 -4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="254" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge498:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="255" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge498:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="256" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge498:1  %p_21 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="257" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge498:1  %p_21 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="258" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge498:2  br i1 %p_21, label %._crit_edge499, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="259" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -4, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="260" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  call fastcc void @solveStage2(i3 -4, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge499

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="262" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge499:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="263" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge499:0  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge499:1  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="265" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeVertical()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="266" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @rotateCubeVertical()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="267" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:1  call fastcc void @rotateCubeVertical()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="268" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:1  call fastcc void @rotateCubeVertical()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="269" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="270" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="272" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_15 = call fastcc i1 @edgeCorrect(i4 5)

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="273" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_15 = call fastcc i1 @edgeCorrect(i4 5)

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="274" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_15, label %16, label %.critedge478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="275" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_17 = call fastcc i1 @edgeCorrect(i4 6)

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="276" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_17 = call fastcc i1 @edgeCorrect(i4 6)

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="277" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_17, label %17, label %.critedge478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="278" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_18 = call fastcc i1 @edgeCorrect(i4 7)

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="279" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_18 = call fastcc i1 @edgeCorrect(i4 7)

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="280" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_18, label %18, label %.critedge478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="281" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_20 = call fastcc i1 @edgeCorrect(i4 -8)

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="282" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_20 = call fastcc i1 @edgeCorrect(i4 -8)

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="283" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_20, label %19, label %.critedge478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="284" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:0  call fastcc void @solveStage3(i3 -3, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="285" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:0  call fastcc void @solveStage3(i3 -3, i3 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="286" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:1  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="287" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:1  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="288" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:2  call fastcc void @solveStage3(i3 3, i3 -4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="289" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:2  call fastcc void @solveStage3(i3 3, i3 -4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="290" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:3  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="291" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:3  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="292" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:4  call fastcc void @solveStage3(i3 -4, i3 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="293" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:4  call fastcc void @solveStage3(i3 -4, i3 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="294" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:5  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="295" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:5  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="296" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:6  call fastcc void @solveStage3(i3 2, i3 -3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="297" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
.critedge478:6  call fastcc void @solveStage3(i3 2, i3 -3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="298" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:7  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="299" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:7  call fastcc void @rotateCubeHorizontal()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.critedge478:8  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="301" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="302" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="303" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_76 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_76"/></StgValue>
</operation>

<operation id="304" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_77 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_77"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="305" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_76 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_76"/></StgValue>
</operation>

<operation id="306" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_53 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_76

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="307" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_77 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_77"/></StgValue>
</operation>

<operation id="308" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_54 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_77

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="309" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_78 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_78"/></StgValue>
</operation>

<operation id="310" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3">
<![CDATA[
:7  %cubieColor_V_load_79 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_79"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="311" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_78 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_78"/></StgValue>
</operation>

<operation id="312" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %tmp_55 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_78

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="313" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3">
<![CDATA[
:7  %cubieColor_V_load_79 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_79"/></StgValue>
</operation>

<operation id="314" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %tmp_56 = icmp eq i3 %cubieColor_V_load, %cubieColor_V_load_79

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="315" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp2 = and i1 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="316" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp3 = and i1 %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="317" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_cond = and i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="318" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %or_cond, label %._crit_edge506, label %._crit_edge503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="319" st_id="103" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge503:0  call fastcc void @solveStage4a()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="320" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge503:0  call fastcc void @solveStage4a()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge503:1  br label %._crit_edge506

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge506:0  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="323" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_80 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_80"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="324" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3">
<![CDATA[
:0  %cubieColor_V_load_80 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_80"/></StgValue>
</operation>

<operation id="325" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_81 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_81"/></StgValue>
</operation>

<operation id="326" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_82 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_82"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="327" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3">
<![CDATA[
:1  %cubieColor_V_load_81 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_81"/></StgValue>
</operation>

<operation id="328" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_57 = icmp eq i3 %cubieColor_V_load_80, %cubieColor_V_load_81

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="329" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3">
<![CDATA[
:3  %cubieColor_V_load_82 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_82"/></StgValue>
</operation>

<operation id="330" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_58 = icmp eq i3 %cubieColor_V_load_80, %cubieColor_V_load_82

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="331" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_83 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_83"/></StgValue>
</operation>

<operation id="332" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3">
<![CDATA[
:7  %cubieColor_V_load_84 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_84"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="333" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3">
<![CDATA[
:5  %cubieColor_V_load_83 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_83"/></StgValue>
</operation>

<operation id="334" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %tmp_59 = icmp eq i3 %cubieColor_V_load_80, %cubieColor_V_load_83

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="335" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3">
<![CDATA[
:7  %cubieColor_V_load_84 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_84"/></StgValue>
</operation>

<operation id="336" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %tmp_60 = icmp eq i3 %cubieColor_V_load_80, %cubieColor_V_load_84

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="337" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp4 = and i1 %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="338" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp5 = and i1 %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="339" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_cond5 = and i1 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="340" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %or_cond5, label %.preheader490.preheader, label %.critedge481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.preheader490.preheader:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="342" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.critedge481:0  call fastcc void @solveStage4b()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="343" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.critedge481:0  call fastcc void @solveStage4b()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.critedge481:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="345" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:0  %p_22 = call fastcc i1 @cornerCorrect(i3 1)

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="346" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:0  %p_22 = call fastcc i1 @cornerCorrect(i3 1)

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="347" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:1  %p_23 = call fastcc i1 @cornerCorrect(i3 2)

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="348" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:1  %p_23 = call fastcc i1 @cornerCorrect(i3 2)

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="349" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:2  %p_24 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="350" st_id="116" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader490:2  %p_24 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="351" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader490:3  br i1 %p_22, label %21, label %.critedge173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="p_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge173:0  br i1 %p_23, label %.critedge2, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_24, label %.critedge3, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge2:0  br i1 %p_24, label %._crit_edge522, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="p_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_23, label %22, label %.critedge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge1:0  br i1 %p_24, label %._crit_edge517, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_24, label %23, label %.critedge174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="358" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_28 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="359" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_28 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="360" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_28, label %.critedge3, label %._crit_edge516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="361" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge3:0  %p_29 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="362" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge3:0  %p_29 = call fastcc i1 @cornerCorrect(i3 3)

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="363" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge3:1  %p_30 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="364" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
.critedge3:1  %p_30 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="365" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge3:2  br i1 %p_29, label %28, label %.critedge182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="p_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge182:0  br i1 %p_30, label %._crit_edge516, label %._crit_edge532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="p_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_30, label %._crit_edge532, label %._crit_edge516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="368" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_27 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="369" st_id="124" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_27 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="370" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_27, label %._crit_edge522, label %._crit_edge516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge522:0  br label %._crit_edge532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="372" st_id="125" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_26 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="373" st_id="126" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_26 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="374" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_26, label %._crit_edge517, label %._crit_edge516

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="126" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_25 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="376" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_25, label %.preheader.preheader, label %.critedge174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.critedge174:0  br label %._crit_edge517

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="p_23" val="0"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
</and_exp><and_exp><literal name="p_24" val="0"/>
<literal name="p_26" val="1"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge517:0  br label %._crit_edge532

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
<literal name="p_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="380" st_id="127" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
._crit_edge516:0  call fastcc void @turnCube(i4 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="381" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
<literal name="p_28" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
<literal name="p_27" val="0"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
<literal name="p_26" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="1"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
._crit_edge516:0  call fastcc void @turnCube(i4 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
<literal name="p_28" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="1"/>
<literal name="p_24" val="0"/>
<literal name="p_27" val="0"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="0"/>
<literal name="p_24" val="0"/>
<literal name="p_26" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="1"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge516:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_27" val="1"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_26" val="1"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="0"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="1"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_28" val="1"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_28" val="1"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge532:0  call fastcc void @solveStage5a()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_23" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_24" val="1"/>
</and_exp><and_exp><literal name="p_23" val="1"/>
<literal name="p_27" val="1"/>
</and_exp><and_exp><literal name="p_22" val="1"/>
<literal name="p_26" val="1"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="0"/>
</and_exp><and_exp><literal name="p_24" val="1"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="1"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_28" val="1"/>
<literal name="p_29" val="0"/>
<literal name="p_30" val="0"/>
</and_exp><and_exp><literal name="p_22" val="0"/>
<literal name="p_23" val="0"/>
<literal name="p_28" val="1"/>
<literal name="p_29" val="1"/>
<literal name="p_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge532:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="386" st_id="129" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="3">
<![CDATA[
:0  %p_25 = call fastcc i1 @cornerCorrect(i3 -4)

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="387" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge532:0  call fastcc void @solveStage5a()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="388" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
.preheader:0  %p_31 = call fastcc i1 @edgeCorrect(i4 1)

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="389" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
.preheader:0  %p_31 = call fastcc i1 @edgeCorrect(i4 1)

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="390" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:1  br i1 %p_31, label %30, label %.critedge487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="391" st_id="133" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_32 = call fastcc i1 @edgeCorrect(i4 2)

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="392" st_id="134" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_32 = call fastcc i1 @edgeCorrect(i4 2)

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="393" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_32, label %31, label %.critedge487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="394" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_33 = call fastcc i1 @edgeCorrect(i4 3)

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="395" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_33 = call fastcc i1 @edgeCorrect(i4 3)

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="396" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_33, label %32, label %.critedge487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="397" st_id="137" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_34 = call fastcc i1 @edgeCorrect(i4 4)

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="398" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="4">
<![CDATA[
:0  %p_34 = call fastcc i1 @edgeCorrect(i4 4)

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="399" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_34, label %33, label %.critedge487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="138" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="p_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
:0  %op2_V_assign = call fastcc i8 @optimizeCube()

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="401" st_id="139" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.critedge487:0  call fastcc void @solveStage5b()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="402" st_id="140" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.critedge487:0  call fastcc void @solveStage5b()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.critedge487:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="404" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
:0  %op2_V_assign = call fastcc i8 @optimizeCube()

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>

<operation id="405" st_id="141" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.s_axilite.i8P(i8* %order_V, i8 %op2_V_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="407" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i8 [ 0, %33 ], [ %i_V_1, %35 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="408" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond = icmp eq i8 %t_V, %op2_V_assign

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="409" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %i_V_1 = add i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="410" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %36, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_61 = zext i8 %t_V to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="412" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %moves_V_addr = getelementptr [200 x i4]* @moves_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="moves_V_addr"/></StgValue>
</operation>

<operation id="413" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="8">
<![CDATA[
:2  %moves_V_load = load i4* %moves_V_addr, align 1

]]></Node>
<StgValue><ssdm name="moves_V_load"/></StgValue>
</operation>

<operation id="414" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="415" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="8">
<![CDATA[
:2  %moves_V_load = load i4* %moves_V_addr, align 1

]]></Node>
<StgValue><ssdm name="moves_V_load"/></StgValue>
</operation>

<operation id="416" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rMoves_V_addr = getelementptr [200 x i4]* %rMoves_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="rMoves_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="143" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
:4  store i4 %moves_V_load, i4* %rMoves_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
