{
    "0": "L1:\n",
    "1": "WRS 24433\n",
    "2": "JUMP R37\n",
    "3": "MUL R25,R20,R18\n",
    "4": "SUB R39,R43,R20\n",
    "5": "L2:\n",
    "6": "IADDR R43,L3\n",
    "7": "BEQZ R38,L3\n",
    "8": "LOAD R21,R4,1890\n",
    "9": "BLTZ R20,L3\n",
    "10": "IADDR R45,L3\n",
    "11": "WR R20\n",
    "cycles taken": 22,
    "12": "BNEZ R9,L3\n",
    "13": "JUMP R43\n",
    "14": "DIVI R10,R32,1492\n",
    "15": "BNEZ R24,L3\n",
    "16": "DIV R15,R41,R41\n",
    "17": "BEQZ R26,L3\n",
    "18": "ADDI R4,R23,2472\n",
    "19": "WR R21\n",
    "20": "L3:\n",
    "21": "ADD R45,R14,R6\n",
    "22": "SUB R23,R14,R24\n",
    "23": "ADD R37,R31,R20\n",
    "24": "DIV R33,R8,R43\n",
    "25": "ADD R24,R39,R19\n",
    "26": "L4:\n",
    "27": "HALT\n",
    "28": "LOAD R43,R13,40\n",
    "29": "WRS 512542\n",
    "30": "L3:\n",
    "31": "HALT\n",
    "32": "HALT\n"
}