#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /opt/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: computer.workshop

# Sat May 21 22:50:57 2022

#Implementation: alchitry_imp

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":11:7:11:16|Synthesizing module pipeline_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":12:7:12:21|Synthesizing module edge_detector_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":12:7:12:21|Synthesizing module edge_detector_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":11:7:11:19|Synthesizing module pixel_clock_5 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":7:7:7:19|Synthesizing module vga_signals_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":7:7:7:18|Synthesizing module vga_ramdac_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":7:7:7:11|Synthesizing module ppu_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":48:7:48:23|Synthesizing module simple_dual_ram_9 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_9_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":48:7:48:24|Synthesizing module simple_dual_ram_10 in library work.

	SIZE=3'b100
	DEPTH=10'b0100000000
   Generated name = simple_dual_ram_10_4_256

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|Found RAM mem, depth=256, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":305:2:305:7|Trying to extract state machine for register M_this_state_q.
Extracted state machine for register M_this_state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":305:2:305:7|Initial value is not supported on state machine M_this_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":12:17:12:27|Input port bits 13 to 7 of vga_address[13:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Register bit M_hcounter_q[10] is always 0.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Register bit M_hcounter_q[11] is always 0.
@W: CL279 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Pruning register bits 11 to 10 of M_hcounter_q[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 21 22:50:57 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 21 22:50:57 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 21 22:50:57 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 21 22:50:58 2022

###########################################################]
Pre-mapping Report

# Sat May 21 22:50:58 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
@L: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt 
Printing clock  summary report in "/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cu_top_0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                          Frequency     Period        Type                     Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------
clk_0                                          100.0 MHz     10.000        declared                 default_clkgroup        89   
pixel_clock_5|M_counter_q_derived_clock[1]     100.0 MHz     10.000        derived (from clk_0)     default_clkgroup        20   
vga_signals_6|pixel_clk_inferred_clock         1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     6    
=================================================================================================================================

@W: MT529 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Found inferred clock vga_signals_6|pixel_clk_inferred_clock which controls 6 sequential elements including this_vga_ramdac.M_this_rgb_q[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine M_this_state_q[7:0] (in view: work.cu_top_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 21 22:50:59 2022

###########################################################]
Map & Optimize Report

# Sat May 21 22:50:59 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: BN132 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":41:2:41:7|Removing sequential instance this_start_address_delay.M_last_q because it is equivalent to instance this_start_data_delay.M_last_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk_0

@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":83:16:83:46|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":82:16:82:46|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":79:31:79:50|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":78:31:78:50|Generating a type div divider 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|User-specified initial value defined for instance this_reset_cond.M_stage_q[3:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|User-specified initial value defined for instance this_vga_signals.M_vcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|User-specified initial value defined for instance this_vga_signals.M_hcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|User-specified initial value defined for instance this_vga_ramdac.M_this_rgb_q[5:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":305:2:305:7|User-specified initial value defined for instance M_this_internal_address_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":305:2:305:7|User-specified initial value defined for instance M_this_external_address_q[15:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":305:2:305:7|User-specified initial value defined for instance M_this_data_count_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":60:2:60:7|User-specified initial value defined for instance this_ppu.M_current_q[6:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":60:2:60:7|User-specified initial value defined for instance this_ppu.M_state_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":29:2:29:7|User-specified initial value defined for instance this_pixel_clk.M_counter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":41:2:41:7|User-specified initial value defined for instance this_start_data_delay.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":34:2:34:7|User-specified initial value defined for instance this_delay_clk.M_pipe_q[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine M_this_state_q[7:0] (in view: work.cu_top_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|RAM this_vram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|RAM this_sprites_ram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 149MB peak: 162MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 149MB peak: 162MB)

@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[0] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[1] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[2] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[3] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[4] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Boundary register this_vga_ramdac.M_this_rgb_q[5] (in view: work.cu_top_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:43|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:43|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:43|Found ROM .delname. (in view: work.cu_top_0(verilog)) with 16 words by 6 bits.
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 162MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 178MB peak: 180MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		   -11.97ns		 479 /       101
   2		0h:00m:07s		   -11.97ns		 446 /       101
   3		0h:00m:07s		   -11.97ns		 446 /       101
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[8] (in view: work.cu_top_0(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[7] (in view: work.cu_top_0(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[9] (in view: work.cu_top_0(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[5] (in view: work.cu_top_0(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[4] (in view: work.cu_top_0(verilog)) with 47 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_vcounter_q[6] (in view: work.cu_top_0(verilog)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:09s		   -10.57ns		 492 /       113
   5		0h:00m:09s		    -9.17ns		 493 /       113

@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":107:2:107:7|Replicating instance this_vga_signals.M_hcounter_q[6] (in view: work.cu_top_0(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:09s		    -6.37ns		 504 /       114
@N: FX1016 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":8:10:8:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_684.
@N: FX1017 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|SB_GB inserted on the net M_this_state_q_nss[0].
@N: FX1017 :|SB_GB inserted on the net N_517_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 204MB peak: 212MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net N_5297
1) instance this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx (in view: work.cu_top_0(verilog)), output net N_5297 (in view: work.cu_top_0(verilog))
    net        N_5297
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/I1
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/O
    net        N_70
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx/I0
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx/O
    net        N_5297
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 204MB peak: 212MB)

@N: MT611 :|Automatically generated clock pixel_clock_5|M_counter_q_derived_clock[1] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 142 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
33 instances converted, 6 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance             
----------------------------------------------------------------------------------------------------
@K:CKID0002       clk_ibuf_gb_io      SB_GB_IO               142        M_this_external_address_q[0]
====================================================================================================
============================================================================================================================ Gated/Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       this_vga_signals.pixel_clk_inferred_clock_RNO     SB_LUT4                6          this_vga_ramdac.M_this_rgb_d_3_0_dreg[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 174MB peak: 212MB)

Writing Analyst data base /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 198MB peak: 212MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.edf
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 199MB peak: 212MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 212MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net this_vga_signals.mult1_un40_sum_axb_2_l_fx
1) instance un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx (in view: work.vga_signals_6(netlist)), output net mult1_un40_sum_axb_2_l_fx (in view: work.vga_signals_6(netlist))
    net        this_vga_signals.G_501
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/I1
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/O
    net        this_vga_signals.G_502
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx/I0
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_axb_2_l_fx/O
    net        this_vga_signals.mult1_un40_sum_axb_2_l_fx
@W: BN137 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":78:31:78:50|Found combinational loop during mapping at net this_vga_signals.N_70
2) instance un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv (in view: work.vga_signals_6(netlist)), output net N_70 (in view: work.vga_signals_6(netlist))
    net        this_vga_signals.G_502
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/I2
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un40_sum_cry_2_c_inv/O
    net        this_vga_signals.G_502
@W: BN137 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":78:31:78:50|Found combinational loop during mapping at net this_vga_signals.mult1_un68_sum_i[3]
3) instance un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_2_c_inv (in view: work.vga_signals_6(netlist)), output net mult1_un68_sum_i[3] (in view: work.vga_signals_6(netlist))
    net        this_vga_signals.G_503
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_2_c_inv/I1
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_2_c_inv (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_2_c_inv/O
    net        this_vga_signals.mult1_un68_sum_i[3]
@W: BN137 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":78:31:78:50|Found combinational loop during mapping at net this_vga_signals.mult1_un68_sum_i_0
4) instance un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_1_c_inv (in view: work.vga_signals_6(netlist)), output net mult1_un68_sum_i_0 (in view: work.vga_signals_6(netlist))
    net        this_vga_signals.G_504
    input  pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_1_c_inv/I1
    instance   this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_1_c_inv (cell SB_LUT4)
    output pin this_vga_signals.un4_pcounter.if_generate_plus\.mult1_un75_sum_cry_1_c_inv/O
    net        this_vga_signals.mult1_un68_sum_i_0
End of loops
@N: MT615 |Found clock clk_0 with period 10.00ns 
@W: MT420 |Found inferred clock vga_signals_6|pixel_clk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:this_vga_signals.pixel_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 21 22:51:09 2022
#


Top view:               cu_top_0
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -20.266

                                           Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                             Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
clk_0                                      100.0 MHz     33.0 MHz      10.000        30.266        -20.266     declared     default_clkgroup   
vga_signals_6|pixel_clk_inferred_clock     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_0
===============================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------
Starting  Ending                                  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------
clk_0     clk_0                                   |  10.000      -20.266  |  No paths    -      |  No paths    -      |  No paths    -    
clk_0     vga_signals_6|pixel_clk_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_0
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival            
Instance                                      Reference     Type          Pin     Net                      Time        Slack  
                                              Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[7]     0.540       -20.266
this_vga_signals.M_vcounter_q_fast_esr[4]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[4]     0.540       -20.217
this_vga_signals.M_vcounter_q_fast_esr[8]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[8]     0.540       -20.217
this_vga_signals.M_vcounter_q_8_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_8_rep1      0.540       -20.196
this_vga_signals.M_vcounter_q_fast_esr[9]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[9]     0.540       -20.196
this_vga_signals.M_vcounter_q_fast_esr[5]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[5]     0.540       -20.168
this_vga_signals.M_vcounter_q_fast_esr[6]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[6]     0.540       -20.147
this_vga_signals.M_vcounter_q_7_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_7_rep1      0.540       -18.565
this_vga_signals.M_hcounter_q[7]              clk_0         SB_DFFSR      Q       M_hcounter_q[7]          0.540       -18.516
this_vga_signals.M_hcounter_q[8]              clk_0         SB_DFFSR      Q       M_hcounter_q[8]          0.540       -18.467
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                       Required            
Instance                         Reference     Type             Pin           Net                               Time         Slack  
                                 Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[1]      address_0_i[7]                    9.797        -20.266
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[2]      M_this_vga_signals_address[8]     9.797        -18.692
this_sprites_ram.mem_mem_0_0     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_0_1     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_1_0     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_1_1     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_2_0     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_2_1     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_3_0     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
this_sprites_ram.mem_mem_3_1     clk_0         SB_RAM2048x2     RADDR[10]     N_140_i                           9.797        -18.516
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -20.266

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[7] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[1]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[7]                                                           Net              -            -       1.599     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_c3_0_1_0_0                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          O            Out     0.449     4.408       -         
mult1_un40_sum_c3_0_1_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          I3           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          O            Out     0.316     6.094       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_axbxc3_1_x0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          I1           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          O            Out     0.400     9.636       -         
mult1_un47_sum_axbxc3_1                                                        Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          I3           In      -         11.007      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          O            Out     0.316     11.322      -         
mult1_un47_sum_axbxc3_x0                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          I1           In      -         12.693      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          O            Out     0.400     13.093      -         
mult1_un47_sum_axbxc3_ns                                                       Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          I1           In      -         14.464      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          O            Out     0.400     14.864      -         
mult1_un54_sum_axbxc3_1                                                        Net              -            -       1.371     -           22        
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          I3           In      -         16.235      -         
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          O            Out     0.316     16.550      -         
m6_2                                                                           Net              -            -       1.371     -           2         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          I0           In      -         17.921      -         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          O            Out     0.449     18.370      -         
M_vcounter_q_esr_RNIDB4TM3[5]                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          I1           In      -         19.741      -         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          O            Out     0.400     20.141      -         
g0_0_x2_0_0_a3_3                                                               Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          I1           In      -         21.512      -         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          O            Out     0.400     21.911      -         
N_5_0_0_1                                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         23.282      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     23.661      -         
mult1_un82_sum_axbxc3_3_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          I3           In      -         25.032      -         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          O            Out     0.316     25.348      -         
address_0_i[7]                                                                 Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[1]     In      -         30.063      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 30.266 is 6.129(20.3%) logic and 24.137(79.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.245

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[7] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[1]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[7]                                                           Net              -            -       1.599     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_c3_0_1_0_0                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          O            Out     0.449     4.408       -         
mult1_un40_sum_c3_0_1_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          I3           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          O            Out     0.316     6.094       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x1     SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x1     SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_axbxc3_1_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          I2           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          O            Out     0.379     9.615       -         
mult1_un47_sum_axbxc3_1                                                        Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          I3           In      -         10.986      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          O            Out     0.316     11.301      -         
mult1_un47_sum_axbxc3_x0                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          I1           In      -         12.672      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          O            Out     0.400     13.072      -         
mult1_un47_sum_axbxc3_ns                                                       Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          I1           In      -         14.443      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          O            Out     0.400     14.843      -         
mult1_un54_sum_axbxc3_1                                                        Net              -            -       1.371     -           22        
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          I3           In      -         16.214      -         
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          O            Out     0.316     16.529      -         
m6_2                                                                           Net              -            -       1.371     -           2         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          I0           In      -         17.900      -         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          O            Out     0.449     18.349      -         
M_vcounter_q_esr_RNIDB4TM3[5]                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          I1           In      -         19.720      -         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          O            Out     0.400     20.120      -         
g0_0_x2_0_0_a3_3                                                               Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          I1           In      -         21.491      -         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          O            Out     0.400     21.890      -         
N_5_0_0_1                                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         23.261      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     23.640      -         
mult1_un82_sum_axbxc3_3_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          I3           In      -         25.011      -         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          O            Out     0.316     25.327      -         
address_0_i[7]                                                                 Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[1]     In      -         30.042      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 30.245 is 6.108(20.2%) logic and 24.137(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.245

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[7] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[1]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[7]                                                           Net              -            -       1.599     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_c3_0_1_0_0                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          O            Out     0.449     4.408       -         
mult1_un40_sum_c3_0_1_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          I3           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          O            Out     0.316     6.094       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_axbxc3_1_x0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          I1           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          O            Out     0.400     9.636       -         
mult1_un47_sum_axbxc3_1                                                        Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x1       SB_LUT4          I3           In      -         11.007      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x1       SB_LUT4          O            Out     0.316     11.322      -         
mult1_un47_sum_axbxc3_x1                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          I2           In      -         12.693      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          O            Out     0.379     13.072      -         
mult1_un47_sum_axbxc3_ns                                                       Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          I1           In      -         14.443      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          O            Out     0.400     14.843      -         
mult1_un54_sum_axbxc3_1                                                        Net              -            -       1.371     -           22        
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          I3           In      -         16.214      -         
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          O            Out     0.316     16.529      -         
m6_2                                                                           Net              -            -       1.371     -           2         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          I0           In      -         17.900      -         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          O            Out     0.449     18.349      -         
M_vcounter_q_esr_RNIDB4TM3[5]                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          I1           In      -         19.720      -         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          O            Out     0.400     20.120      -         
g0_0_x2_0_0_a3_3                                                               Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          I1           In      -         21.491      -         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          O            Out     0.400     21.890      -         
N_5_0_0_1                                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         23.261      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     23.640      -         
mult1_un82_sum_axbxc3_3_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          I3           In      -         25.011      -         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          O            Out     0.316     25.327      -         
address_0_i[7]                                                                 Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[1]     In      -         30.042      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 30.245 is 6.108(20.2%) logic and 24.137(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.245

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[7] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[1]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[7]                                                           Net              -            -       1.599     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_c3_0_1_0_0                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          O            Out     0.449     4.408       -         
mult1_un40_sum_c3_0_1_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          I3           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          O            Out     0.316     6.094       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x0     SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_axbxc3_1_x0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          I1           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          O            Out     0.400     9.636       -         
mult1_un47_sum_axbxc3_1                                                        Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          I3           In      -         11.007      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x0       SB_LUT4          O            Out     0.316     11.322      -         
mult1_un47_sum_axbxc3_x0                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          I1           In      -         12.693      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          O            Out     0.400     13.093      -         
mult1_un47_sum_axbxc3_ns                                                       Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          I1           In      -         14.464      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          O            Out     0.400     14.864      -         
mult1_un54_sum_axbxc3_1                                                        Net              -            -       1.371     -           22        
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          I3           In      -         16.235      -         
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          O            Out     0.316     16.550      -         
m6_2                                                                           Net              -            -       1.371     -           2         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3_0[5]                               SB_LUT4          I0           In      -         17.921      -         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3_0[5]                               SB_LUT4          O            Out     0.449     18.370      -         
M_vcounter_q_esr_RNIDB4TM3_0[5]                                                Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          I2           In      -         19.741      -         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          O            Out     0.379     20.120      -         
g0_0_x2_0_0_a3_3                                                               Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          I1           In      -         21.491      -         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          O            Out     0.400     21.890      -         
N_5_0_0_1                                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         23.261      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     23.640      -         
mult1_un82_sum_axbxc3_3_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          I3           In      -         25.011      -         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          O            Out     0.316     25.327      -         
address_0_i[7]                                                                 Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[1]     In      -         30.042      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 30.245 is 6.108(20.2%) logic and 24.137(79.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      30.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -20.224

    Number of logic level(s):                14
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[7] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[1]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[7]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[7]                                                           Net              -            -       1.599     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_0      SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_c3_0_1_0_0                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0_1_0_ns     SB_LUT4          O            Out     0.449     4.408       -         
mult1_un40_sum_c3_0_1_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          I3           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_c3_0            SB_LUT4          O            Out     0.316     6.094       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x1     SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_x1     SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_axbxc3_1_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          I2           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_1_ns     SB_LUT4          O            Out     0.379     9.615       -         
mult1_un47_sum_axbxc3_1                                                        Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x1       SB_LUT4          I3           In      -         10.986      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_x1       SB_LUT4          O            Out     0.316     11.301      -         
mult1_un47_sum_axbxc3_x1                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          I2           In      -         12.672      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_axbxc3_ns       SB_LUT4          O            Out     0.379     13.051      -         
mult1_un47_sum_axbxc3_ns                                                       Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          I1           In      -         14.422      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_axbxc3_1        SB_LUT4          O            Out     0.400     14.822      -         
mult1_un54_sum_axbxc3_1                                                        Net              -            -       1.371     -           22        
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          I3           In      -         16.193      -         
this_vga_signals.M_vcounter_q_esr_RNI5RUBJ1[5]                                 SB_LUT4          O            Out     0.316     16.508      -         
m6_2                                                                           Net              -            -       1.371     -           2         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          I0           In      -         17.879      -         
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3[5]                                 SB_LUT4          O            Out     0.449     18.328      -         
M_vcounter_q_esr_RNIDB4TM3[5]                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          I1           In      -         19.699      -         
this_vga_signals.M_vcounter_q_esr_RNIGU2FNB[5]                                 SB_LUT4          O            Out     0.400     20.099      -         
g0_0_x2_0_0_a3_3                                                               Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          I1           In      -         21.470      -         
this_vga_signals.un5_vaddress.g0_14                                            SB_LUT4          O            Out     0.400     21.869      -         
N_5_0_0_1                                                                      Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         23.240      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     23.619      -         
mult1_un82_sum_axbxc3_3_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          I3           In      -         24.990      -         
this_vga_signals.M_hcounter_q_RNI5DK9PN1[7]                                    SB_LUT4          O            Out     0.316     25.306      -         
address_0_i[7]                                                                 Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[1]     In      -         30.021      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 30.224 is 6.087(20.1%) logic and 24.137(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 212MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 212MB)

---------------------------------------
Resource Usage Report for cu_top_0 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             9 uses
SB_CARRY        82 uses
SB_DFF          27 uses
SB_DFFESR       21 uses
SB_DFFSR        66 uses
SB_GB           3 uses
SB_RAM2048x2    16 uses
SB_RAM256x16    1 use
VCC             9 uses
SB_LUT4         505 uses

I/O ports: 44
I/O primitives: 44
SB_GB_IO       1 use
SB_IO          43 uses

I/O Register bits:                  0
Register bits not including I/Os:   114 (1%)

RAM/ROM usage summary
Block Rams : 17 of 32 (53%)

Total load per clock:
   clk_0: 1
   vga_signals_6|pixel_clk_inferred_clock: 6

@S |Mapping Summary:
Total  LUTs: 505 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 505 = 505 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 32MB peak: 212MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Sat May 21 22:51:09 2022

###########################################################]
