
*** Running vivado
    with args -log ultra96v2_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_design_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ultra96v2_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2107.074 ; gain = 0.000 ; free physical = 95654 ; free virtual = 150564
Command: synth_design -top ultra96v2_design_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11657
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.648 ; gain = 3.969 ; free physical = 94722 ; free virtual = 149631
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_wrapper' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:305]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_axi_intc_0_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_axi_intc_0_0' (1#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_clk_wiz_0_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_clk_wiz_0_0' (2#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_proc_sys_reset_0_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_proc_sys_reset_0_0' (3#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ultra96v2_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:402]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ultra96v2_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:402]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ultra96v2_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:402]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ultra96v2_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:402]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ultra96v2_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:402]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_proc_sys_reset_1_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_proc_sys_reset_1_0' (4#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ultra96v2_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ultra96v2_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ultra96v2_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ultra96v2_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ultra96v2_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'ultra96v2_design_proc_sys_reset_1_0' has 10 connections declared, but only 5 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:409]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_proc_sys_reset_2_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_proc_sys_reset_2_0' (5#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ultra96v2_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ultra96v2_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ultra96v2_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ultra96v2_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ultra96v2_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'ultra96v2_design_proc_sys_reset_2_0' has 10 connections declared, but only 5 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:415]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_proc_sys_reset_3_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_proc_sys_reset_3_0' (6#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_proc_sys_reset_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ultra96v2_design_proc_sys_reset_3_0' is unconnected for instance 'proc_sys_reset_3' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ultra96v2_design_proc_sys_reset_3_0' is unconnected for instance 'proc_sys_reset_3' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ultra96v2_design_proc_sys_reset_3_0' is unconnected for instance 'proc_sys_reset_3' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ultra96v2_design_proc_sys_reset_3_0' is unconnected for instance 'proc_sys_reset_3' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ultra96v2_design_proc_sys_reset_3_0' is unconnected for instance 'proc_sys_reset_3' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_3' of module 'ultra96v2_design_proc_sys_reset_3_0' has 10 connections declared, but only 5 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:421]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_ps8_0_axi_periph_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:532]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XAB8AQ' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_auto_pc_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_auto_pc_0' (7#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ultra96v2_design_auto_pc_0' is unconnected for instance 'auto_pc' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:243]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ultra96v2_design_auto_pc_0' is unconnected for instance 'auto_pc' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:243]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'ultra96v2_design_auto_pc_0' has 60 connections declared, but only 58 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:243]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XAB8AQ' (8#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_ps8_0_axi_periph_0' (9#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:532]
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_design_zynq_ultra_ps_e_0_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_zynq_ultra_ps_e_0_0' (10#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/.Xil/Vivado-11416-kiwi/realtime/ultra96v2_design_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'ultra96v2_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:488]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'ultra96v2_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:488]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ultra96v2_design_zynq_ultra_ps_e_0_0' has 43 connections declared, but only 41 given [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:488]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design' (11#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v:305]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_design_wrapper' (12#1) [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2532.555 ; gain = 45.875 ; free physical = 94757 ; free virtual = 149667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.398 ; gain = 63.719 ; free physical = 94749 ; free virtual = 149660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.398 ; gain = 63.719 ; free physical = 94749 ; free virtual = 149660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.398 ; gain = 0.000 ; free physical = 94744 ; free virtual = 149654
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc] for cell 'ultra96v2_design_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc:10]
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_in_context.xdc] for cell 'ultra96v2_design_i/clk_wiz_0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_0_0_in_context.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_in_context.xdc] for cell 'ultra96v2_design_i/axi_intc_0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_in_context.xdc] for cell 'ultra96v2_design_i/axi_intc_0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0_in_context.xdc] for cell 'ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0_in_context.xdc] for cell 'ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.148 ; gain = 0.000 ; free physical = 94665 ; free virtual = 149575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2644.148 ; gain = 0.000 ; free physical = 94666 ; free virtual = 149576
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2644.148 ; gain = 157.469 ; free physical = 94725 ; free virtual = 149636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2644.148 ; gain = 157.469 ; free physical = 94725 ; free virtual = 149636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ultra96v2_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2644.148 ; gain = 157.469 ; free physical = 94729 ; free virtual = 149639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2644.148 ; gain = 157.469 ; free physical = 94728 ; free virtual = 149638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2644.148 ; gain = 157.469 ; free physical = 94716 ; free virtual = 149630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3161.586 ; gain = 674.906 ; free physical = 94073 ; free virtual = 148985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3161.586 ; gain = 674.906 ; free physical = 94073 ; free virtual = 148985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3180.617 ; gain = 693.938 ; free physical = 94071 ; free virtual = 148982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |ultra96v2_design_auto_pc_0           |         1|
|2     |ultra96v2_design_axi_intc_0_0        |         1|
|3     |ultra96v2_design_clk_wiz_0_0         |         1|
|4     |ultra96v2_design_proc_sys_reset_0_0  |         1|
|5     |ultra96v2_design_proc_sys_reset_1_0  |         1|
|6     |ultra96v2_design_proc_sys_reset_2_0  |         1|
|7     |ultra96v2_design_proc_sys_reset_3_0  |         1|
|8     |ultra96v2_design_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |ultra96v2_design_auto_pc           |     1|
|2     |ultra96v2_design_axi_intc_0        |     1|
|3     |ultra96v2_design_clk_wiz_0         |     1|
|4     |ultra96v2_design_proc_sys_reset_0  |     1|
|5     |ultra96v2_design_proc_sys_reset_1  |     1|
|6     |ultra96v2_design_proc_sys_reset_2  |     1|
|7     |ultra96v2_design_proc_sys_reset_3  |     1|
|8     |ultra96v2_design_zynq_ultra_ps_e_0 |     1|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.555 ; gain = 699.875 ; free physical = 94072 ; free virtual = 148983
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:43 . Memory (MB): peak = 3186.555 ; gain = 606.125 ; free physical = 94108 ; free virtual = 149019
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 3186.562 ; gain = 699.875 ; free physical = 94185 ; free virtual = 149096
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.562 ; gain = 0.000 ; free physical = 94180 ; free virtual = 149091
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.336 ; gain = 0.000 ; free physical = 94125 ; free virtual = 149036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:02:32 . Memory (MB): peak = 3224.305 ; gain = 1117.230 ; free physical = 94255 ; free virtual = 149167
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/ultra96v2_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_design_wrapper_utilization_synth.rpt -pb ultra96v2_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 00:58:11 2021...
