
IO_Tile_1_33

 (13 3)  (53 530)  (53 530)  routing T_1_33.span4_vert_7 <X> T_1_33.span4_horz_r_1
 (14 3)  (54 530)  (54 530)  routing T_1_33.span4_vert_7 <X> T_1_33.span4_horz_r_1


IO_Tile_2_33

 (4 0)  (88 528)  (88 528)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 1)  (88 529)  (88 529)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (5 1)  (89 529)  (89 529)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_1 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (5 8)  (143 536)  (143 536)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g1_1
 (7 8)  (145 536)  (145 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (146 536)  (146 536)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g1_1
 (4 9)  (142 537)  (142 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (5 9)  (143 537)  (143 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (6 9)  (144 537)  (144 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (7 9)  (145 537)  (145 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_0 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 10)  (197 539)  (197 539)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g1_3
 (6 10)  (198 539)  (198 539)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (14 12)  (216 540)  (216 540)  routing T_4_33.span4_horz_l_15 <X> T_4_33.span4_vert_19


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 7)  (250 534)  (250 534)  routing T_5_33.span4_horz_r_6 <X> T_5_33.lc_trk_g0_6
 (5 7)  (251 534)  (251 534)  routing T_5_33.span4_horz_r_6 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6


IO_Tile_8_33

 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14
 (12 6)  (430 535)  (430 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_1 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (6 8)  (456 536)  (456 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1
 (7 8)  (457 536)  (457 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (458 536)  (458 536)  routing T_9_33.span4_vert_1 <X> T_9_33.lc_trk_g1_1


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (13 1)  (527 529)  (527 529)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_r_0
 (14 1)  (528 529)  (528 529)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_r_0
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (4 11)  (508 538)  (508 538)  routing T_10_33.span4_horz_r_2 <X> T_10_33.lc_trk_g1_2
 (5 11)  (509 538)  (509 538)  routing T_10_33.span4_horz_r_2 <X> T_10_33.lc_trk_g1_2
 (7 11)  (511 538)  (511 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g1_2 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (5 4)  (563 532)  (563 532)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g0_5
 (7 4)  (565 532)  (565 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_1 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (8 5)  (566 533)  (566 533)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g0_5
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (6 8)  (564 536)  (564 536)  routing T_11_33.span4_vert_9 <X> T_11_33.lc_trk_g1_1
 (7 8)  (565 536)  (565 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (566 536)  (566 536)  routing T_11_33.span4_vert_9 <X> T_11_33.lc_trk_g1_1
 (8 9)  (566 537)  (566 537)  routing T_11_33.span4_vert_9 <X> T_11_33.lc_trk_g1_1
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g0_5 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 533)  (690 533)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.fabout
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.fabout
 (4 12)  (670 540)  (670 540)  routing T_13_33.span4_horz_r_12 <X> T_13_33.lc_trk_g1_4
 (5 13)  (671 541)  (671 541)  routing T_13_33.span4_horz_r_12 <X> T_13_33.lc_trk_g1_4
 (7 13)  (673 541)  (673 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_14_33

 (11 2)  (741 531)  (741 531)  routing T_14_33.span4_vert_7 <X> T_14_33.span4_horz_l_13
 (12 2)  (742 531)  (742 531)  routing T_14_33.span4_vert_7 <X> T_14_33.span4_horz_l_13
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (11 6)  (741 535)  (741 535)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_l_14
 (12 6)  (742 535)  (742 535)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_l_14


IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (841 537)  (841 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (842 537)  (842 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (13 7)  (963 534)  (963 534)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_r_2
 (14 7)  (964 534)  (964 534)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_r_2


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_5 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (1002 532)  (1002 532)  routing T_19_33.span4_vert_5 <X> T_19_33.lc_trk_g0_5
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.fabout
 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g1_0
 (4 9)  (1052 537)  (1052 537)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span12_vert_0 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (13 13)  (1233 541)  (1233 541)  routing T_23_33.span4_vert_43 <X> T_23_33.span4_horz_r_3


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1368 535)  (1368 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1472 540)  (1472 540)  routing T_28_33.span12_vert_4 <X> T_28_33.lc_trk_g1_4
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span12_vert_4 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span12_vert_4 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 531)  (1530 531)  routing T_29_33.span4_vert_35 <X> T_29_33.lc_trk_g0_3
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span12_vert_15 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_7_32

 (8 8)  (350 520)  (350 520)  routing T_7_32.sp4_v_b_1 <X> T_7_32.sp4_h_r_7
 (9 8)  (351 520)  (351 520)  routing T_7_32.sp4_v_b_1 <X> T_7_32.sp4_h_r_7
 (10 8)  (352 520)  (352 520)  routing T_7_32.sp4_v_b_1 <X> T_7_32.sp4_h_r_7


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (27 1)  (423 513)  (423 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (418 515)  (418 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 515)  (421 515)  routing T_8_32.sp4_r_v_b_30 <X> T_8_32.lc_trk_g0_6
 (26 3)  (422 515)  (422 515)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_1
 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (15 4)  (411 516)  (411 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (16 4)  (412 516)  (412 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (17 4)  (413 516)  (413 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 516)  (414 516)  routing T_8_32.sp4_h_r_9 <X> T_8_32.lc_trk_g1_1
 (25 4)  (421 516)  (421 516)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_2
 (22 5)  (418 517)  (418 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (419 517)  (419 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (24 5)  (420 517)  (420 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (25 5)  (421 517)  (421 517)  routing T_8_32.sp4_h_l_7 <X> T_8_32.lc_trk_g1_2
 (27 5)  (423 517)  (423 517)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (16 6)  (412 518)  (412 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 518)  (414 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (15 7)  (411 519)  (411 519)  routing T_8_32.sp4_v_b_20 <X> T_8_32.lc_trk_g1_4
 (16 7)  (412 519)  (412 519)  routing T_8_32.sp4_v_b_20 <X> T_8_32.lc_trk_g1_4
 (17 7)  (413 519)  (413 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g2_1 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (17 8)  (413 520)  (413 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (417 520)  (417 520)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g2_3
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 520)  (419 520)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g2_3
 (25 8)  (421 520)  (421 520)  routing T_8_32.sp4_v_t_23 <X> T_8_32.lc_trk_g2_2
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.wire_bram/ram/WDATA_3
 (18 9)  (414 521)  (414 521)  routing T_8_32.sp4_r_v_b_33 <X> T_8_32.lc_trk_g2_1
 (21 9)  (417 521)  (417 521)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g2_3
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_v_t_23 <X> T_8_32.lc_trk_g2_2
 (25 9)  (421 521)  (421 521)  routing T_8_32.sp4_v_t_23 <X> T_8_32.lc_trk_g2_2
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g1_1 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (40 9)  (436 521)  (436 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (417 522)  (417 522)  routing T_8_32.sp12_v_b_7 <X> T_8_32.lc_trk_g2_7
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (420 522)  (420 522)  routing T_8_32.sp12_v_b_7 <X> T_8_32.lc_trk_g2_7
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_5
 (35 10)  (431 522)  (431 522)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_5
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp4_r_v_b_37 <X> T_8_32.lc_trk_g2_5
 (21 11)  (417 523)  (417 523)  routing T_8_32.sp12_v_b_7 <X> T_8_32.lc_trk_g2_7
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_5
 (35 11)  (431 523)  (431 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input2_5
 (21 12)  (417 524)  (417 524)  routing T_8_32.sp4_v_t_14 <X> T_8_32.lc_trk_g3_3
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 524)  (419 524)  routing T_8_32.sp4_v_t_14 <X> T_8_32.lc_trk_g3_3
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input2_6
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 525)  (431 525)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (411 526)  (411 526)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g3_5
 (16 14)  (412 526)  (412 526)  routing T_8_32.sp4_v_b_45 <X> T_8_32.lc_trk_g3_5
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (35 14)  (431 526)  (431 526)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input2_7
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (14 15)  (410 527)  (410 527)  routing T_8_32.sp4_r_v_b_44 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input2_7


LogicTile_12_32

 (5 14)  (605 526)  (605 526)  routing T_12_32.sp4_v_b_9 <X> T_12_32.sp4_h_l_44


LogicTile_16_32

 (8 5)  (824 517)  (824 517)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_4
 (10 5)  (826 517)  (826 517)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_4


LogicTile_19_32

 (8 8)  (990 520)  (990 520)  routing T_19_32.sp4_v_b_1 <X> T_19_32.sp4_h_r_7
 (9 8)  (991 520)  (991 520)  routing T_19_32.sp4_v_b_1 <X> T_19_32.sp4_h_r_7
 (10 8)  (992 520)  (992 520)  routing T_19_32.sp4_v_b_1 <X> T_19_32.sp4_h_r_7


LogicTile_22_32

 (8 4)  (1152 516)  (1152 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (9 4)  (1153 516)  (1153 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (10 4)  (1154 516)  (1154 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4


LogicTile_23_32

 (4 5)  (1202 517)  (1202 517)  routing T_23_32.sp4_h_l_42 <X> T_23_32.sp4_h_r_3
 (6 5)  (1204 517)  (1204 517)  routing T_23_32.sp4_h_l_42 <X> T_23_32.sp4_h_r_3
 (6 10)  (1204 522)  (1204 522)  routing T_23_32.sp4_v_b_3 <X> T_23_32.sp4_v_t_43
 (5 11)  (1203 523)  (1203 523)  routing T_23_32.sp4_v_b_3 <X> T_23_32.sp4_v_t_43


RAM_Tile_25_32

 (3 0)  (1309 512)  (1309 512)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 1)  (1309 513)  (1309 513)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 514)  (1327 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 515)  (1321 515)  routing T_25_32.sp4_v_b_20 <X> T_25_32.lc_trk_g0_4
 (16 3)  (1322 515)  (1322 515)  routing T_25_32.sp4_v_b_20 <X> T_25_32.lc_trk_g0_4
 (17 3)  (1323 515)  (1323 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (21 3)  (1327 515)  (1327 515)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 520)  (1329 520)  routing T_25_32.sp4_h_r_27 <X> T_25_32.lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp4_h_r_27 <X> T_25_32.lc_trk_g2_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g0_4 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (28 8)  (1334 520)  (1334 520)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 8)  (1343 520)  (1343 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_v_b_40 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (21 9)  (1327 521)  (1327 521)  routing T_25_32.sp4_h_r_27 <X> T_25_32.lc_trk_g2_3
 (22 9)  (1328 521)  (1328 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 521)  (1329 521)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g2_2
 (24 9)  (1330 521)  (1330 521)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g2_2
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp12_v_b_23 <X> T_25_32.lc_trk_g2_7
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_5
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp12_v_b_23 <X> T_25_32.lc_trk_g2_7
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_5
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1324 524)  (1324 524)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g3_1
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (14 13)  (1320 525)  (1320 525)  routing T_25_32.sp12_v_b_16 <X> T_25_32.lc_trk_g3_0
 (16 13)  (1322 525)  (1322 525)  routing T_25_32.sp12_v_b_16 <X> T_25_32.lc_trk_g3_0
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (1324 525)  (1324 525)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g3_1
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp4_r_v_b_46 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.input2_7


LogicTile_3_31

 (4 2)  (130 498)  (130 498)  routing T_3_31.sp4_v_b_4 <X> T_3_31.sp4_v_t_37
 (6 2)  (132 498)  (132 498)  routing T_3_31.sp4_v_b_4 <X> T_3_31.sp4_v_t_37


LogicTile_5_31

 (5 0)  (239 496)  (239 496)  routing T_5_31.sp4_v_b_0 <X> T_5_31.sp4_h_r_0
 (6 1)  (240 497)  (240 497)  routing T_5_31.sp4_v_b_0 <X> T_5_31.sp4_h_r_0


LogicTile_7_31

 (19 1)  (361 497)  (361 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_31

 (15 0)  (411 496)  (411 496)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (16 0)  (412 496)  (412 496)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (24 0)  (420 496)  (420 496)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (26 0)  (422 496)  (422 496)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input0_0
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 497)  (412 497)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (414 497)  (414 497)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (21 1)  (417 497)  (417 497)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g0_3
 (27 1)  (423 497)  (423 497)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input0_0
 (28 1)  (424 497)  (424 497)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (422 498)  (422 498)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_1
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (18 3)  (414 499)  (414 499)  routing T_8_31.sp4_r_v_b_29 <X> T_8_31.lc_trk_g0_5
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 499)  (419 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (24 3)  (420 499)  (420 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (25 3)  (421 499)  (421 499)  routing T_8_31.sp4_h_r_6 <X> T_8_31.lc_trk_g0_6
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (421 500)  (421 500)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g1_2
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 501)  (419 501)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g1_2
 (24 5)  (420 501)  (420 501)  routing T_8_31.sp4_h_r_10 <X> T_8_31.lc_trk_g1_2
 (27 5)  (423 501)  (423 501)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (413 503)  (413 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (422 503)  (422 503)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.wire_bram/ram/WDATA_11
 (22 9)  (418 505)  (418 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_4
 (28 9)  (424 505)  (424 505)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (38 9)  (434 505)  (434 505)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (13 10)  (409 506)  (409 506)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_v_t_45
 (35 10)  (431 506)  (431 506)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (12 11)  (408 507)  (408 507)  routing T_8_31.sp4_h_r_8 <X> T_8_31.sp4_v_t_45
 (14 11)  (410 507)  (410 507)  routing T_8_31.sp4_r_v_b_36 <X> T_8_31.lc_trk_g2_4
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_5
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 507)  (430 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_6
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (35 13)  (431 509)  (431 509)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (411 510)  (411 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (16 14)  (412 510)  (412 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 510)  (414 510)  routing T_8_31.sp4_h_r_37 <X> T_8_31.lc_trk_g3_5
 (26 14)  (422 510)  (422 510)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.input0_7
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.wire_bram/ram/RE
 (22 15)  (418 511)  (418 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 511)  (421 511)  routing T_8_31.sp4_r_v_b_46 <X> T_8_31.lc_trk_g3_6
 (26 15)  (422 511)  (422 511)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.input0_7
 (27 15)  (423 511)  (423 511)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.input0_7
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_9_31

 (4 2)  (442 498)  (442 498)  routing T_9_31.sp4_h_r_0 <X> T_9_31.sp4_v_t_37
 (5 3)  (443 499)  (443 499)  routing T_9_31.sp4_h_r_0 <X> T_9_31.sp4_v_t_37
 (4 14)  (442 510)  (442 510)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_v_t_44
 (5 15)  (443 511)  (443 511)  routing T_9_31.sp4_h_r_9 <X> T_9_31.sp4_v_t_44


LogicTile_11_31

 (15 0)  (561 496)  (561 496)  routing T_11_31.sp4_h_r_1 <X> T_11_31.lc_trk_g0_1
 (16 0)  (562 496)  (562 496)  routing T_11_31.sp4_h_r_1 <X> T_11_31.lc_trk_g0_1
 (17 0)  (563 496)  (563 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (564 497)  (564 497)  routing T_11_31.sp4_h_r_1 <X> T_11_31.lc_trk_g0_1
 (15 2)  (561 498)  (561 498)  routing T_11_31.sp4_h_r_21 <X> T_11_31.lc_trk_g0_5
 (16 2)  (562 498)  (562 498)  routing T_11_31.sp4_h_r_21 <X> T_11_31.lc_trk_g0_5
 (17 2)  (563 498)  (563 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 498)  (564 498)  routing T_11_31.sp4_h_r_21 <X> T_11_31.lc_trk_g0_5
 (25 2)  (571 498)  (571 498)  routing T_11_31.sp12_h_l_5 <X> T_11_31.lc_trk_g0_6
 (18 3)  (564 499)  (564 499)  routing T_11_31.sp4_h_r_21 <X> T_11_31.lc_trk_g0_5
 (22 3)  (568 499)  (568 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (570 499)  (570 499)  routing T_11_31.sp12_h_l_5 <X> T_11_31.lc_trk_g0_6
 (25 3)  (571 499)  (571 499)  routing T_11_31.sp12_h_l_5 <X> T_11_31.lc_trk_g0_6
 (29 6)  (575 502)  (575 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 502)  (576 502)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 502)  (577 502)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 502)  (578 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 502)  (579 502)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 502)  (581 502)  routing T_11_31.lc_trk_g0_5 <X> T_11_31.input_2_3
 (38 6)  (584 502)  (584 502)  LC_3 Logic Functioning bit
 (39 6)  (585 502)  (585 502)  LC_3 Logic Functioning bit
 (41 6)  (587 502)  (587 502)  LC_3 Logic Functioning bit
 (47 6)  (593 502)  (593 502)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (575 503)  (575 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 503)  (576 503)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 503)  (577 503)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 503)  (578 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (584 503)  (584 503)  LC_3 Logic Functioning bit
 (47 7)  (593 503)  (593 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 11)  (568 507)  (568 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_12_31

 (3 1)  (603 497)  (603 497)  routing T_12_31.sp12_h_l_23 <X> T_12_31.sp12_v_b_0
 (8 2)  (608 498)  (608 498)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_h_l_36
 (12 10)  (612 506)  (612 506)  routing T_12_31.sp4_v_b_8 <X> T_12_31.sp4_h_l_45
 (6 11)  (606 507)  (606 507)  routing T_12_31.sp4_h_r_6 <X> T_12_31.sp4_h_l_43
 (9 14)  (609 510)  (609 510)  routing T_12_31.sp4_h_r_7 <X> T_12_31.sp4_h_l_47
 (10 14)  (610 510)  (610 510)  routing T_12_31.sp4_h_r_7 <X> T_12_31.sp4_h_l_47


LogicTile_13_31

 (5 2)  (659 498)  (659 498)  routing T_13_31.sp4_v_b_0 <X> T_13_31.sp4_h_l_37
 (3 4)  (657 500)  (657 500)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0
 (3 5)  (657 501)  (657 501)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0
 (4 15)  (658 511)  (658 511)  routing T_13_31.sp4_h_r_1 <X> T_13_31.sp4_h_l_44
 (6 15)  (660 511)  (660 511)  routing T_13_31.sp4_h_r_1 <X> T_13_31.sp4_h_l_44


LogicTile_14_31

 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (5 4)  (713 500)  (713 500)  routing T_14_31.sp4_v_b_3 <X> T_14_31.sp4_h_r_3
 (3 5)  (711 501)  (711 501)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (6 5)  (714 501)  (714 501)  routing T_14_31.sp4_v_b_3 <X> T_14_31.sp4_h_r_3
 (22 7)  (730 503)  (730 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 503)  (733 503)  routing T_14_31.sp4_r_v_b_30 <X> T_14_31.lc_trk_g1_6
 (13 11)  (721 507)  (721 507)  routing T_14_31.sp4_v_b_3 <X> T_14_31.sp4_h_l_45
 (16 12)  (724 508)  (724 508)  routing T_14_31.sp12_v_t_14 <X> T_14_31.lc_trk_g3_1
 (17 12)  (725 508)  (725 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (726 509)  (726 509)  routing T_14_31.sp12_v_t_14 <X> T_14_31.lc_trk_g3_1
 (22 13)  (730 509)  (730 509)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 509)  (731 509)  routing T_14_31.sp12_v_b_18 <X> T_14_31.lc_trk_g3_2
 (25 13)  (733 509)  (733 509)  routing T_14_31.sp12_v_b_18 <X> T_14_31.lc_trk_g3_2
 (21 14)  (729 510)  (729 510)  routing T_14_31.sp12_v_b_7 <X> T_14_31.lc_trk_g3_7
 (22 14)  (730 510)  (730 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 510)  (732 510)  routing T_14_31.sp12_v_b_7 <X> T_14_31.lc_trk_g3_7
 (26 14)  (734 510)  (734 510)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 510)  (735 510)  routing T_14_31.lc_trk_g3_1 <X> T_14_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 510)  (736 510)  routing T_14_31.lc_trk_g3_1 <X> T_14_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 510)  (737 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 510)  (739 510)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 510)  (740 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 510)  (741 510)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 510)  (742 510)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 510)  (746 510)  LC_7 Logic Functioning bit
 (39 14)  (747 510)  (747 510)  LC_7 Logic Functioning bit
 (41 14)  (749 510)  (749 510)  LC_7 Logic Functioning bit
 (46 14)  (754 510)  (754 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (755 510)  (755 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (729 511)  (729 511)  routing T_14_31.sp12_v_b_7 <X> T_14_31.lc_trk_g3_7
 (26 15)  (734 511)  (734 511)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 511)  (735 511)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 511)  (737 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 511)  (739 511)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 511)  (740 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 511)  (741 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (34 15)  (742 511)  (742 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (35 15)  (743 511)  (743 511)  routing T_14_31.lc_trk_g3_2 <X> T_14_31.input_2_7
 (38 15)  (746 511)  (746 511)  LC_7 Logic Functioning bit


LogicTile_15_31

 (9 2)  (771 498)  (771 498)  routing T_15_31.sp4_v_b_1 <X> T_15_31.sp4_h_l_36
 (8 8)  (770 504)  (770 504)  routing T_15_31.sp4_v_b_1 <X> T_15_31.sp4_h_r_7
 (9 8)  (771 504)  (771 504)  routing T_15_31.sp4_v_b_1 <X> T_15_31.sp4_h_r_7
 (10 8)  (772 504)  (772 504)  routing T_15_31.sp4_v_b_1 <X> T_15_31.sp4_h_r_7


LogicTile_16_31

 (25 0)  (841 496)  (841 496)  routing T_16_31.sp4_h_l_7 <X> T_16_31.lc_trk_g0_2
 (22 1)  (838 497)  (838 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 497)  (839 497)  routing T_16_31.sp4_h_l_7 <X> T_16_31.lc_trk_g0_2
 (24 1)  (840 497)  (840 497)  routing T_16_31.sp4_h_l_7 <X> T_16_31.lc_trk_g0_2
 (25 1)  (841 497)  (841 497)  routing T_16_31.sp4_h_l_7 <X> T_16_31.lc_trk_g0_2
 (3 2)  (819 498)  (819 498)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_l_23
 (10 2)  (826 498)  (826 498)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_l_36
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_r_0
 (27 4)  (843 500)  (843 500)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 500)  (844 500)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 500)  (845 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 500)  (846 500)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 500)  (847 500)  routing T_16_31.lc_trk_g2_7 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 500)  (848 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 500)  (849 500)  routing T_16_31.lc_trk_g2_7 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 500)  (854 500)  LC_2 Logic Functioning bit
 (39 4)  (855 500)  (855 500)  LC_2 Logic Functioning bit
 (41 4)  (857 500)  (857 500)  LC_2 Logic Functioning bit
 (26 5)  (842 501)  (842 501)  routing T_16_31.lc_trk_g0_2 <X> T_16_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 501)  (845 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 501)  (846 501)  routing T_16_31.lc_trk_g3_6 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 501)  (847 501)  routing T_16_31.lc_trk_g2_7 <X> T_16_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 501)  (848 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 501)  (849 501)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.input_2_2
 (34 5)  (850 501)  (850 501)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.input_2_2
 (35 5)  (851 501)  (851 501)  routing T_16_31.lc_trk_g3_3 <X> T_16_31.input_2_2
 (38 5)  (854 501)  (854 501)  LC_2 Logic Functioning bit
 (46 5)  (862 501)  (862 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 10)  (825 506)  (825 506)  routing T_16_31.sp4_h_r_4 <X> T_16_31.sp4_h_l_42
 (10 10)  (826 506)  (826 506)  routing T_16_31.sp4_h_r_4 <X> T_16_31.sp4_h_l_42
 (22 10)  (838 506)  (838 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 506)  (839 506)  routing T_16_31.sp12_v_t_12 <X> T_16_31.lc_trk_g2_7
 (22 12)  (838 508)  (838 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 508)  (839 508)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (24 12)  (840 508)  (840 508)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_h_l_22 <X> T_16_31.sp12_h_r_1
 (21 13)  (837 509)  (837 509)  routing T_16_31.sp4_h_r_27 <X> T_16_31.lc_trk_g3_3
 (22 15)  (838 511)  (838 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 511)  (839 511)  routing T_16_31.sp12_v_t_21 <X> T_16_31.lc_trk_g3_6
 (25 15)  (841 511)  (841 511)  routing T_16_31.sp12_v_t_21 <X> T_16_31.lc_trk_g3_6


LogicTile_17_31

 (9 2)  (883 498)  (883 498)  routing T_17_31.sp4_v_b_1 <X> T_17_31.sp4_h_l_36
 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0


LogicTile_18_31

 (3 4)  (931 500)  (931 500)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0
 (3 5)  (931 501)  (931 501)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0


LogicTile_19_31

 (19 1)  (1001 497)  (1001 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_20_31

 (8 4)  (1044 500)  (1044 500)  routing T_20_31.sp4_h_l_41 <X> T_20_31.sp4_h_r_4
 (3 11)  (1039 507)  (1039 507)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_h_l_22


LogicTile_21_31

 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1


LogicTile_22_31

 (2 0)  (1146 496)  (1146 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 8)  (1149 504)  (1149 504)  routing T_22_31.sp4_v_b_0 <X> T_22_31.sp4_h_r_6
 (4 9)  (1148 505)  (1148 505)  routing T_22_31.sp4_v_b_0 <X> T_22_31.sp4_h_r_6
 (6 9)  (1150 505)  (1150 505)  routing T_22_31.sp4_v_b_0 <X> T_22_31.sp4_h_r_6
 (19 10)  (1163 506)  (1163 506)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_23_31

 (2 4)  (1200 500)  (1200 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 13)  (1201 509)  (1201 509)  routing T_23_31.sp12_h_l_22 <X> T_23_31.sp12_h_r_1
 (5 13)  (1203 509)  (1203 509)  routing T_23_31.sp4_h_r_9 <X> T_23_31.sp4_v_b_9


LogicTile_24_31

 (4 1)  (1256 497)  (1256 497)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_0
 (6 1)  (1258 497)  (1258 497)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_0
 (2 8)  (1254 504)  (1254 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_31

 (3 0)  (1309 496)  (1309 496)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (14 0)  (1320 496)  (1320 496)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g0_0
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g0_2
 (3 1)  (1309 497)  (1309 497)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 497)  (1320 497)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g0_0
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp4_v_b_8 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 497)  (1329 497)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g0_2
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input0_0
 (28 1)  (1334 497)  (1334 497)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (15 2)  (1321 498)  (1321 498)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g0_5
 (16 2)  (1322 498)  (1322 498)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g0_5
 (17 2)  (1323 498)  (1323 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 498)  (1324 498)  routing T_25_31.sp4_h_r_13 <X> T_25_31.lc_trk_g0_5
 (21 2)  (1327 498)  (1327 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (0 3)  (1306 499)  (1306 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.wire_bram/ram/RCLK
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp12_h_l_17 <X> T_25_31.lc_trk_g1_2
 (25 5)  (1331 501)  (1331 501)  routing T_25_31.sp12_h_l_17 <X> T_25_31.lc_trk_g1_2
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (14 6)  (1320 502)  (1320 502)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (15 6)  (1321 502)  (1321 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (1329 502)  (1329 502)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g1_7
 (25 6)  (1331 502)  (1331 502)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g1_6
 (3 7)  (1309 503)  (1309 503)  routing T_25_31.sp12_h_l_23 <X> T_25_31.sp12_v_t_23
 (12 7)  (1318 503)  (1318 503)  routing T_25_31.sp4_h_l_40 <X> T_25_31.sp4_v_t_40
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (21 7)  (1327 503)  (1327 503)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g1_7
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 503)  (1329 503)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g1_6
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_3
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (16 8)  (1322 504)  (1322 504)  routing T_25_31.sp12_v_b_9 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (25 8)  (1331 504)  (1331 504)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g2_2
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 504)  (1343 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (22 9)  (1328 505)  (1328 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 505)  (1329 505)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g2_2
 (24 9)  (1330 505)  (1330 505)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g2_2
 (25 9)  (1331 505)  (1331 505)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g2_2
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g0_5 <X> T_25_31.input0_5
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (9 11)  (1315 507)  (1315 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (10 11)  (1316 507)  (1316 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp4_r_v_b_36 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (15 12)  (1321 508)  (1321 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g3_1
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (1309 510)  (1309 510)  routing T_25_31.sp12_v_b_1 <X> T_25_31.sp12_v_t_22
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_7
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_7


LogicTile_26_31

 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 14)  (1359 510)  (1359 510)  routing T_26_31.sp4_h_l_43 <X> T_26_31.sp4_v_t_46


LogicTile_29_31

 (12 15)  (1522 511)  (1522 511)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_46


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 488)  (13 488)  routing T_0_30.span4_horz_32 <X> T_0_30.lc_trk_g1_0
 (5 8)  (12 488)  (12 488)  routing T_0_30.span4_vert_b_9 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span4_vert_b_9 <X> T_0_30.lc_trk_g1_1
 (5 9)  (12 489)  (12 489)  routing T_0_30.span4_horz_32 <X> T_0_30.lc_trk_g1_0
 (6 9)  (11 489)  (11 489)  routing T_0_30.span4_horz_32 <X> T_0_30.lc_trk_g1_0
 (7 9)  (10 489)  (10 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_0 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (11 11)  (83 491)  (83 491)  routing T_2_30.sp4_h_r_0 <X> T_2_30.sp4_h_l_45
 (13 11)  (85 491)  (85 491)  routing T_2_30.sp4_h_r_0 <X> T_2_30.sp4_h_l_45


LogicTile_5_30

 (19 0)  (253 480)  (253 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (5 4)  (239 484)  (239 484)  routing T_5_30.sp4_v_b_3 <X> T_5_30.sp4_h_r_3
 (6 5)  (240 485)  (240 485)  routing T_5_30.sp4_v_b_3 <X> T_5_30.sp4_h_r_3


LogicTile_6_30

 (5 2)  (293 482)  (293 482)  routing T_6_30.sp4_h_r_9 <X> T_6_30.sp4_h_l_37
 (4 3)  (292 483)  (292 483)  routing T_6_30.sp4_h_r_9 <X> T_6_30.sp4_h_l_37


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (6 2)  (402 482)  (402 482)  routing T_8_30.sp4_v_b_9 <X> T_8_30.sp4_v_t_37
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (5 3)  (401 483)  (401 483)  routing T_8_30.sp4_v_b_9 <X> T_8_30.sp4_v_t_37
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (4 6)  (400 486)  (400 486)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (6 6)  (402 486)  (402 486)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (5 7)  (401 487)  (401 487)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (28 8)  (424 488)  (424 488)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (38 9)  (434 489)  (434 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (407 494)  (407 494)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (13 14)  (409 494)  (409 494)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (16 14)  (412 494)  (412 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 494)  (414 494)  routing T_8_30.sp4_v_b_29 <X> T_8_30.lc_trk_g3_5
 (25 14)  (421 494)  (421 494)  routing T_8_30.sp4_h_l_27 <X> T_8_30.lc_trk_g3_6
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (8 15)  (404 495)  (404 495)  routing T_8_30.sp4_h_r_4 <X> T_8_30.sp4_v_t_47
 (9 15)  (405 495)  (405 495)  routing T_8_30.sp4_h_r_4 <X> T_8_30.sp4_v_t_47
 (10 15)  (406 495)  (406 495)  routing T_8_30.sp4_h_r_4 <X> T_8_30.sp4_v_t_47
 (12 15)  (408 495)  (408 495)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (22 15)  (418 495)  (418 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 495)  (419 495)  routing T_8_30.sp4_h_l_27 <X> T_8_30.lc_trk_g3_6
 (24 15)  (420 495)  (420 495)  routing T_8_30.sp4_h_l_27 <X> T_8_30.lc_trk_g3_6


LogicTile_9_30

 (9 3)  (447 483)  (447 483)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_v_t_36
 (4 10)  (442 490)  (442 490)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (6 10)  (444 490)  (444 490)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (5 11)  (443 491)  (443 491)  routing T_9_30.sp4_h_r_0 <X> T_9_30.sp4_v_t_43
 (4 14)  (442 494)  (442 494)  routing T_9_30.sp4_h_r_9 <X> T_9_30.sp4_v_t_44
 (11 14)  (449 494)  (449 494)  routing T_9_30.sp4_v_b_3 <X> T_9_30.sp4_v_t_46
 (13 14)  (451 494)  (451 494)  routing T_9_30.sp4_v_b_3 <X> T_9_30.sp4_v_t_46
 (5 15)  (443 495)  (443 495)  routing T_9_30.sp4_h_r_9 <X> T_9_30.sp4_v_t_44


LogicTile_10_30

 (5 14)  (497 494)  (497 494)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_h_l_44
 (4 15)  (496 495)  (496 495)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_h_l_44


LogicTile_12_30

 (25 0)  (625 480)  (625 480)  routing T_12_30.sp4_v_b_10 <X> T_12_30.lc_trk_g0_2
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (22 1)  (622 481)  (622 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 481)  (623 481)  routing T_12_30.sp4_v_b_10 <X> T_12_30.lc_trk_g0_2
 (25 1)  (625 481)  (625 481)  routing T_12_30.sp4_v_b_10 <X> T_12_30.lc_trk_g0_2
 (0 2)  (600 482)  (600 482)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (2 2)  (602 482)  (602 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 483)  (600 483)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (10 6)  (610 486)  (610 486)  routing T_12_30.sp4_v_b_11 <X> T_12_30.sp4_h_l_41
 (16 6)  (616 486)  (616 486)  routing T_12_30.sp4_v_b_13 <X> T_12_30.lc_trk_g1_5
 (17 6)  (617 486)  (617 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 486)  (618 486)  routing T_12_30.sp4_v_b_13 <X> T_12_30.lc_trk_g1_5
 (13 7)  (613 487)  (613 487)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_h_l_40
 (18 7)  (618 487)  (618 487)  routing T_12_30.sp4_v_b_13 <X> T_12_30.lc_trk_g1_5
 (19 8)  (619 488)  (619 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (17 9)  (617 489)  (617 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 10)  (621 490)  (621 490)  routing T_12_30.sp4_v_t_18 <X> T_12_30.lc_trk_g2_7
 (22 10)  (622 490)  (622 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 490)  (623 490)  routing T_12_30.sp4_v_t_18 <X> T_12_30.lc_trk_g2_7
 (3 12)  (603 492)  (603 492)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (27 12)  (627 492)  (627 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 492)  (628 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 492)  (629 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 492)  (630 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 492)  (631 492)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 492)  (632 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 492)  (633 492)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 492)  (636 492)  LC_6 Logic Functioning bit
 (38 12)  (638 492)  (638 492)  LC_6 Logic Functioning bit
 (41 12)  (641 492)  (641 492)  LC_6 Logic Functioning bit
 (43 12)  (643 492)  (643 492)  LC_6 Logic Functioning bit
 (45 12)  (645 492)  (645 492)  LC_6 Logic Functioning bit
 (47 12)  (647 492)  (647 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (652 492)  (652 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (603 493)  (603 493)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (26 13)  (626 493)  (626 493)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 493)  (629 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 493)  (630 493)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 493)  (631 493)  routing T_12_30.lc_trk_g2_7 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 493)  (632 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (633 493)  (633 493)  routing T_12_30.lc_trk_g2_0 <X> T_12_30.input_2_6
 (37 13)  (637 493)  (637 493)  LC_6 Logic Functioning bit
 (38 13)  (638 493)  (638 493)  LC_6 Logic Functioning bit
 (40 13)  (640 493)  (640 493)  LC_6 Logic Functioning bit
 (42 13)  (642 493)  (642 493)  LC_6 Logic Functioning bit
 (47 13)  (647 493)  (647 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (601 494)  (601 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 494)  (625 494)  routing T_12_30.wire_logic_cluster/lc_6/out <X> T_12_30.lc_trk_g3_6
 (0 15)  (600 495)  (600 495)  routing T_12_30.lc_trk_g1_5 <X> T_12_30.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 495)  (601 495)  routing T_12_30.lc_trk_g1_5 <X> T_12_30.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 495)  (604 495)  routing T_12_30.sp4_v_b_4 <X> T_12_30.sp4_h_l_44
 (22 15)  (622 495)  (622 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_30

 (8 0)  (662 480)  (662 480)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_h_r_1
 (9 0)  (663 480)  (663 480)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_h_r_1
 (10 0)  (664 480)  (664 480)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_h_r_1
 (19 0)  (673 480)  (673 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 3)  (658 483)  (658 483)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_h_l_37


LogicTile_14_30

 (4 2)  (712 482)  (712 482)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_v_t_37
 (6 2)  (714 482)  (714 482)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_v_t_37
 (5 3)  (713 483)  (713 483)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_v_t_37
 (6 11)  (714 491)  (714 491)  routing T_14_30.sp4_h_r_6 <X> T_14_30.sp4_h_l_43


LogicTile_15_30

 (19 1)  (781 481)  (781 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_30

 (19 8)  (835 488)  (835 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (4 12)  (820 492)  (820 492)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_9
 (6 12)  (822 492)  (822 492)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_9
 (3 14)  (819 494)  (819 494)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_v_t_22


LogicTile_17_30

 (8 0)  (882 480)  (882 480)  routing T_17_30.sp4_h_l_36 <X> T_17_30.sp4_h_r_1
 (19 1)  (893 481)  (893 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (877 492)  (877 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (3 13)  (877 493)  (877 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1


LogicTile_18_30

 (4 2)  (932 482)  (932 482)  routing T_18_30.sp4_v_b_0 <X> T_18_30.sp4_v_t_37
 (4 11)  (932 491)  (932 491)  routing T_18_30.sp4_v_b_1 <X> T_18_30.sp4_h_l_43


LogicTile_21_30

 (9 4)  (1099 484)  (1099 484)  routing T_21_30.sp4_h_l_36 <X> T_21_30.sp4_h_r_4
 (10 4)  (1100 484)  (1100 484)  routing T_21_30.sp4_h_l_36 <X> T_21_30.sp4_h_r_4


LogicTile_22_30

 (19 0)  (1163 480)  (1163 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 7)  (1147 487)  (1147 487)  routing T_22_30.sp12_h_l_23 <X> T_22_30.sp12_v_t_23


LogicTile_23_30

 (2 14)  (1200 494)  (1200 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 480)  (1322 480)  routing T_25_30.sp12_h_r_17 <X> T_25_30.lc_trk_g0_1
 (17 0)  (1323 480)  (1323 480)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 481)  (1324 481)  routing T_25_30.sp12_h_r_17 <X> T_25_30.lc_trk_g0_1
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 482)  (1320 482)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 483)  (1322 483)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (9 7)  (1315 487)  (1315 487)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_41
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (40 9)  (1346 489)  (1346 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (6 14)  (1312 494)  (1312 494)  routing T_25_30.sp4_h_l_41 <X> T_25_30.sp4_v_t_44
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (9 3)  (1357 483)  (1357 483)  routing T_26_30.sp4_v_b_1 <X> T_26_30.sp4_v_t_36
 (6 6)  (1354 486)  (1354 486)  routing T_26_30.sp4_h_l_47 <X> T_26_30.sp4_v_t_38


IO_Tile_0_29

 (11 12)  (6 476)  (6 476)  routing T_0_29.span4_vert_b_3 <X> T_0_29.span4_vert_t_15


LogicTile_1_29

 (8 11)  (26 475)  (26 475)  routing T_1_29.sp4_v_b_4 <X> T_1_29.sp4_v_t_42
 (10 11)  (28 475)  (28 475)  routing T_1_29.sp4_v_b_4 <X> T_1_29.sp4_v_t_42


LogicTile_5_29

 (19 3)  (253 467)  (253 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (6 8)  (240 472)  (240 472)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_b_6


LogicTile_6_29

 (19 13)  (307 477)  (307 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_29

 (5 1)  (401 465)  (401 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.sp4_v_b_0
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g0_0 <X> T_8_29.wire_bram/ram/RCLK
 (21 8)  (417 472)  (417 472)  routing T_8_29.sp4_v_b_35 <X> T_8_29.lc_trk_g2_3
 (22 8)  (418 472)  (418 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 472)  (419 472)  routing T_8_29.sp4_v_b_35 <X> T_8_29.lc_trk_g2_3
 (28 8)  (424 472)  (424 472)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (19 9)  (415 473)  (415 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_b_20
 (21 9)  (417 473)  (417 473)  routing T_8_29.sp4_v_b_35 <X> T_8_29.lc_trk_g2_3
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.wire_bram/ram/WDATA_11
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (17 11)  (413 475)  (413 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (400 478)  (400 478)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44
 (6 14)  (402 478)  (402 478)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (5 15)  (401 479)  (401 479)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_44


LogicTile_9_29

 (8 3)  (446 467)  (446 467)  routing T_9_29.sp4_h_l_36 <X> T_9_29.sp4_v_t_36
 (19 3)  (457 467)  (457 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (13 6)  (451 470)  (451 470)  routing T_9_29.sp4_h_r_5 <X> T_9_29.sp4_v_t_40
 (12 7)  (450 471)  (450 471)  routing T_9_29.sp4_h_r_5 <X> T_9_29.sp4_v_t_40


LogicTile_10_29

 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (10 3)  (502 467)  (502 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36


LogicTile_11_29

 (3 12)  (549 476)  (549 476)  routing T_11_29.sp12_v_b_1 <X> T_11_29.sp12_h_r_1
 (3 13)  (549 477)  (549 477)  routing T_11_29.sp12_v_b_1 <X> T_11_29.sp12_h_r_1
 (4 14)  (550 478)  (550 478)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_t_44
 (6 14)  (552 478)  (552 478)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_t_44
 (5 15)  (551 479)  (551 479)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_t_44


LogicTile_12_29

 (3 1)  (603 465)  (603 465)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_v_b_0
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 467)  (600 467)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 3)  (606 467)  (606 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (5 6)  (605 470)  (605 470)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_l_38
 (22 9)  (622 473)  (622 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 473)  (623 473)  routing T_12_29.sp12_v_t_9 <X> T_12_29.lc_trk_g2_2
 (14 10)  (614 474)  (614 474)  routing T_12_29.sp4_v_t_17 <X> T_12_29.lc_trk_g2_4
 (16 11)  (616 475)  (616 475)  routing T_12_29.sp4_v_t_17 <X> T_12_29.lc_trk_g2_4
 (17 11)  (617 475)  (617 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 12)  (627 476)  (627 476)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 476)  (628 476)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 476)  (629 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 476)  (630 476)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 476)  (632 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 476)  (633 476)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 476)  (634 476)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 476)  (635 476)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_6
 (36 12)  (636 476)  (636 476)  LC_6 Logic Functioning bit
 (38 12)  (638 476)  (638 476)  LC_6 Logic Functioning bit
 (41 12)  (641 476)  (641 476)  LC_6 Logic Functioning bit
 (43 12)  (643 476)  (643 476)  LC_6 Logic Functioning bit
 (45 12)  (645 476)  (645 476)  LC_6 Logic Functioning bit
 (47 12)  (647 476)  (647 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (651 476)  (651 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (652 476)  (652 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (622 477)  (622 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 477)  (623 477)  routing T_12_29.sp4_v_b_42 <X> T_12_29.lc_trk_g3_2
 (24 13)  (624 477)  (624 477)  routing T_12_29.sp4_v_b_42 <X> T_12_29.lc_trk_g3_2
 (26 13)  (626 477)  (626 477)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 477)  (628 477)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 477)  (629 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 477)  (630 477)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 477)  (631 477)  routing T_12_29.lc_trk_g3_2 <X> T_12_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 477)  (632 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 477)  (633 477)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_6
 (34 13)  (634 477)  (634 477)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.input_2_6
 (37 13)  (637 477)  (637 477)  LC_6 Logic Functioning bit
 (38 13)  (638 477)  (638 477)  LC_6 Logic Functioning bit
 (40 13)  (640 477)  (640 477)  LC_6 Logic Functioning bit
 (42 13)  (642 477)  (642 477)  LC_6 Logic Functioning bit
 (0 14)  (600 478)  (600 478)  routing T_12_29.lc_trk_g2_4 <X> T_12_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 478)  (601 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 478)  (617 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (625 478)  (625 478)  routing T_12_29.wire_logic_cluster/lc_6/out <X> T_12_29.lc_trk_g3_6
 (1 15)  (601 479)  (601 479)  routing T_12_29.lc_trk_g2_4 <X> T_12_29.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 479)  (622 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_29

 (12 6)  (666 470)  (666 470)  routing T_13_29.sp4_h_r_2 <X> T_13_29.sp4_h_l_40
 (13 7)  (667 471)  (667 471)  routing T_13_29.sp4_h_r_2 <X> T_13_29.sp4_h_l_40
 (5 8)  (659 472)  (659 472)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6
 (4 9)  (658 473)  (658 473)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6
 (6 9)  (660 473)  (660 473)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6


LogicTile_14_29

 (8 11)  (716 475)  (716 475)  routing T_14_29.sp4_v_b_4 <X> T_14_29.sp4_v_t_42
 (10 11)  (718 475)  (718 475)  routing T_14_29.sp4_v_b_4 <X> T_14_29.sp4_v_t_42
 (19 14)  (727 478)  (727 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_29

 (5 6)  (767 470)  (767 470)  routing T_15_29.sp4_h_r_0 <X> T_15_29.sp4_h_l_38
 (4 7)  (766 471)  (766 471)  routing T_15_29.sp4_h_r_0 <X> T_15_29.sp4_h_l_38
 (6 10)  (768 474)  (768 474)  routing T_15_29.sp4_v_b_3 <X> T_15_29.sp4_v_t_43
 (5 11)  (767 475)  (767 475)  routing T_15_29.sp4_v_b_3 <X> T_15_29.sp4_v_t_43


LogicTile_16_29

 (9 4)  (825 468)  (825 468)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_r_4
 (9 5)  (825 469)  (825 469)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_v_b_4
 (8 6)  (824 470)  (824 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (9 6)  (825 470)  (825 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41


LogicTile_17_29

 (6 9)  (880 473)  (880 473)  routing T_17_29.sp4_h_l_43 <X> T_17_29.sp4_h_r_6


LogicTile_18_29

 (3 3)  (931 467)  (931 467)  routing T_18_29.sp12_v_b_0 <X> T_18_29.sp12_h_l_23
 (2 8)  (930 472)  (930 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_29

 (5 2)  (987 466)  (987 466)  routing T_19_29.sp4_v_b_0 <X> T_19_29.sp4_h_l_37
 (13 6)  (995 470)  (995 470)  routing T_19_29.sp4_v_b_5 <X> T_19_29.sp4_v_t_40


LogicTile_20_29

 (8 4)  (1044 468)  (1044 468)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_h_r_4


LogicTile_21_29

 (11 1)  (1101 465)  (1101 465)  routing T_21_29.sp4_h_l_43 <X> T_21_29.sp4_h_r_2
 (13 1)  (1103 465)  (1103 465)  routing T_21_29.sp4_h_l_43 <X> T_21_29.sp4_h_r_2
 (6 13)  (1096 477)  (1096 477)  routing T_21_29.sp4_h_l_44 <X> T_21_29.sp4_h_r_9


LogicTile_23_29

 (12 4)  (1210 468)  (1210 468)  routing T_23_29.sp4_v_b_5 <X> T_23_29.sp4_h_r_5
 (11 5)  (1209 469)  (1209 469)  routing T_23_29.sp4_v_b_5 <X> T_23_29.sp4_h_r_5
 (3 12)  (1201 476)  (1201 476)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1
 (3 13)  (1201 477)  (1201 477)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1


LogicTile_24_29

 (8 4)  (1260 468)  (1260 468)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_h_r_4
 (8 5)  (1260 469)  (1260 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4
 (9 5)  (1261 469)  (1261 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4


RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_h_r_0 <X> T_25_29.sp12_v_b_0
 (3 1)  (1309 465)  (1309 465)  routing T_25_29.sp12_h_r_0 <X> T_25_29.sp12_v_b_0
 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (15 2)  (1321 466)  (1321 466)  routing T_25_29.sp12_h_l_2 <X> T_25_29.lc_trk_g0_5
 (17 2)  (1323 466)  (1323 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_2 lc_trk_g0_5
 (18 2)  (1324 466)  (1324 466)  routing T_25_29.sp12_h_l_2 <X> T_25_29.lc_trk_g0_5
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (12 3)  (1318 467)  (1318 467)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_v_t_39
 (18 3)  (1324 467)  (1324 467)  routing T_25_29.sp12_h_l_2 <X> T_25_29.lc_trk_g0_5
 (15 4)  (1321 468)  (1321 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (16 4)  (1322 468)  (1322 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (17 4)  (1323 468)  (1323 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 468)  (1324 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (18 5)  (1324 469)  (1324 469)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g0_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (37 8)  (1343 472)  (1343 472)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (5 15)  (1311 479)  (1311 479)  routing T_25_29.sp4_h_l_44 <X> T_25_29.sp4_v_t_44


LogicTile_26_29

 (19 2)  (1367 466)  (1367 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_27_29

 (10 15)  (1412 479)  (1412 479)  routing T_27_29.sp4_h_l_40 <X> T_27_29.sp4_v_t_47


IO_Tile_0_28

 (11 2)  (6 450)  (6 450)  routing T_0_28.span4_horz_7 <X> T_0_28.span4_vert_t_13
 (12 2)  (5 450)  (5 450)  routing T_0_28.span4_horz_7 <X> T_0_28.span4_vert_t_13


LogicTile_1_28

 (2 4)  (20 452)  (20 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (37 452)  (37 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_7_28

 (3 2)  (345 450)  (345 450)  routing T_7_28.sp12_h_r_0 <X> T_7_28.sp12_h_l_23
 (3 3)  (345 451)  (345 451)  routing T_7_28.sp12_h_r_0 <X> T_7_28.sp12_h_l_23


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (22 5)  (418 453)  (418 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 453)  (419 453)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g1_2
 (24 5)  (420 453)  (420 453)  routing T_8_28.sp4_v_t_7 <X> T_8_28.lc_trk_g1_2
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (13 6)  (409 454)  (409 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (15 6)  (411 454)  (411 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (16 6)  (412 454)  (412 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (12 7)  (408 455)  (408 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (18 7)  (414 455)  (414 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.lc_trk_g1_5
 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g1_2 <X> T_8_28.wire_bram/ram/WDATA_3
 (41 9)  (437 457)  (437 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE


LogicTile_12_28

 (19 3)  (619 451)  (619 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (6 6)  (606 454)  (606 454)  routing T_12_28.sp4_v_b_0 <X> T_12_28.sp4_v_t_38
 (12 6)  (612 454)  (612 454)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_l_40
 (5 7)  (605 455)  (605 455)  routing T_12_28.sp4_v_b_0 <X> T_12_28.sp4_v_t_38
 (9 11)  (609 459)  (609 459)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_v_t_42
 (10 11)  (610 459)  (610 459)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_v_t_42


LogicTile_14_28

 (19 4)  (727 452)  (727 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 14)  (711 462)  (711 462)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_v_t_22


LogicTile_15_28

 (19 3)  (781 451)  (781 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_16_28

 (8 9)  (824 457)  (824 457)  routing T_16_28.sp4_v_t_41 <X> T_16_28.sp4_v_b_7
 (10 9)  (826 457)  (826 457)  routing T_16_28.sp4_v_t_41 <X> T_16_28.sp4_v_b_7


LogicTile_19_28

 (3 3)  (985 451)  (985 451)  routing T_19_28.sp12_v_b_0 <X> T_19_28.sp12_h_l_23
 (3 4)  (985 452)  (985 452)  routing T_19_28.sp12_v_b_0 <X> T_19_28.sp12_h_r_0
 (3 5)  (985 453)  (985 453)  routing T_19_28.sp12_v_b_0 <X> T_19_28.sp12_h_r_0
 (11 8)  (993 456)  (993 456)  routing T_19_28.sp4_h_r_3 <X> T_19_28.sp4_v_b_8


LogicTile_23_28

 (5 6)  (1203 454)  (1203 454)  routing T_23_28.sp4_h_r_0 <X> T_23_28.sp4_h_l_38
 (6 6)  (1204 454)  (1204 454)  routing T_23_28.sp4_v_b_0 <X> T_23_28.sp4_v_t_38
 (4 7)  (1202 455)  (1202 455)  routing T_23_28.sp4_h_r_0 <X> T_23_28.sp4_h_l_38
 (5 7)  (1203 455)  (1203 455)  routing T_23_28.sp4_v_b_0 <X> T_23_28.sp4_v_t_38


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 448)  (1322 448)  routing T_25_28.sp4_v_b_1 <X> T_25_28.lc_trk_g0_1
 (17 0)  (1323 448)  (1323 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 448)  (1324 448)  routing T_25_28.sp4_v_b_1 <X> T_25_28.lc_trk_g0_1
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (3 6)  (1309 454)  (1309 454)  routing T_25_28.sp12_v_b_0 <X> T_25_28.sp12_v_t_23
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 9)  (1343 457)  (1343 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_31_28

 (3 7)  (1621 455)  (1621 455)  routing T_31_28.sp12_h_l_23 <X> T_31_28.sp12_v_t_23


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (6 15)  (11 447)  (11 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_30 lc_trk_g1_6


LogicTile_2_27

 (5 10)  (77 442)  (77 442)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_l_43


LogicTile_3_27

 (9 2)  (135 434)  (135 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36
 (10 2)  (136 434)  (136 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36
 (8 7)  (134 439)  (134 439)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_v_t_41
 (9 7)  (135 439)  (135 439)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_v_t_41
 (10 7)  (136 439)  (136 439)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_v_t_41


LogicTile_7_27

 (8 14)  (350 446)  (350 446)  routing T_7_27.sp4_h_r_2 <X> T_7_27.sp4_h_l_47
 (10 14)  (352 446)  (352 446)  routing T_7_27.sp4_h_r_2 <X> T_7_27.sp4_h_l_47


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 434)  (396 434)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.wire_bram/ram/RCLK
 (14 8)  (410 440)  (410 440)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_bram/ram/WDATA_11
 (37 8)  (433 440)  (433 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (412 441)  (412 441)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (17 9)  (413 441)  (413 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (16 10)  (412 442)  (412 442)  routing T_8_27.sp12_v_b_13 <X> T_8_27.lc_trk_g2_5
 (17 10)  (413 442)  (413 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (14 11)  (410 443)  (410 443)  routing T_8_27.sp4_r_v_b_36 <X> T_8_27.lc_trk_g2_4
 (17 11)  (413 443)  (413 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (13 14)  (409 446)  (409 446)  routing T_8_27.sp4_v_b_11 <X> T_8_27.sp4_v_t_46
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_v_t_36
 (10 3)  (448 435)  (448 435)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_v_t_36
 (8 7)  (446 439)  (446 439)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_41
 (10 7)  (448 439)  (448 439)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_41
 (4 10)  (442 442)  (442 442)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_43
 (6 10)  (444 442)  (444 442)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_43
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_42
 (10 11)  (448 443)  (448 443)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_42
 (8 15)  (446 447)  (446 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47
 (9 15)  (447 447)  (447 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47


LogicTile_11_27

 (13 3)  (559 435)  (559 435)  routing T_11_27.sp4_v_b_9 <X> T_11_27.sp4_h_l_39


LogicTile_12_27

 (4 2)  (604 434)  (604 434)  routing T_12_27.sp4_v_b_4 <X> T_12_27.sp4_v_t_37
 (6 2)  (606 434)  (606 434)  routing T_12_27.sp4_v_b_4 <X> T_12_27.sp4_v_t_37
 (3 4)  (603 436)  (603 436)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (3 5)  (603 437)  (603 437)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (3 6)  (603 438)  (603 438)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_v_t_23
 (9 7)  (609 439)  (609 439)  routing T_12_27.sp4_v_b_4 <X> T_12_27.sp4_v_t_41


LogicTile_13_27

 (10 14)  (664 446)  (664 446)  routing T_13_27.sp4_v_b_5 <X> T_13_27.sp4_h_l_47


LogicTile_14_27

 (4 6)  (712 438)  (712 438)  routing T_14_27.sp4_v_b_3 <X> T_14_27.sp4_v_t_38
 (3 14)  (711 446)  (711 446)  routing T_14_27.sp12_v_b_1 <X> T_14_27.sp12_v_t_22


LogicTile_16_27

 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 6)  (819 438)  (819 438)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_v_t_23


LogicTile_19_27

 (10 1)  (992 433)  (992 433)  routing T_19_27.sp4_h_r_8 <X> T_19_27.sp4_v_b_1


LogicTile_20_27

 (3 1)  (1039 433)  (1039 433)  routing T_20_27.sp12_h_l_23 <X> T_20_27.sp12_v_b_0


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (1146 444)  (1146 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_27

 (11 11)  (1209 443)  (1209 443)  routing T_23_27.sp4_h_r_0 <X> T_23_27.sp4_h_l_45
 (13 11)  (1211 443)  (1211 443)  routing T_23_27.sp4_h_r_0 <X> T_23_27.sp4_h_l_45
 (5 12)  (1203 444)  (1203 444)  routing T_23_27.sp4_v_t_44 <X> T_23_27.sp4_h_r_9


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (13 2)  (1319 434)  (1319 434)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_39
 (0 3)  (1306 435)  (1306 435)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (9 7)  (1315 439)  (1315 439)  routing T_25_27.sp4_v_b_4 <X> T_25_27.sp4_v_t_41
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_11
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g2_7 <X> T_25_27.wire_bram/ram/WDATA_11
 (37 9)  (1343 441)  (1343 441)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (4 10)  (1310 442)  (1310 442)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_43
 (6 10)  (1312 442)  (1312 442)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_43
 (13 10)  (1319 442)  (1319 442)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_45
 (22 10)  (1328 442)  (1328 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_42
 (14 11)  (1320 443)  (1320 443)  routing T_25_27.sp4_r_v_b_36 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1327 443)  (1327 443)  routing T_25_27.sp4_r_v_b_39 <X> T_25_27.lc_trk_g2_7
 (15 12)  (1321 444)  (1321 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (16 12)  (1322 444)  (1322 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (17 12)  (1323 444)  (1323 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 444)  (1324 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (12 15)  (1318 447)  (1318 447)  routing T_25_27.sp4_h_l_46 <X> T_25_27.sp4_v_t_46


LogicTile_2_26

 (19 6)  (91 422)  (91 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.wire_bram/ram/WDATA_3
 (38 9)  (434 425)  (434 425)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 429)  (419 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (24 13)  (420 429)  (420 429)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g3_2
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 430)  (411 430)  routing T_8_26.sp4_h_r_37 <X> T_8_26.lc_trk_g3_5
 (16 14)  (412 430)  (412 430)  routing T_8_26.sp4_h_r_37 <X> T_8_26.lc_trk_g3_5
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 430)  (414 430)  routing T_8_26.sp4_h_r_37 <X> T_8_26.lc_trk_g3_5
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (8 1)  (446 417)  (446 417)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_b_1
 (4 3)  (442 419)  (442 419)  routing T_9_26.sp4_v_b_7 <X> T_9_26.sp4_h_l_37
 (8 3)  (446 419)  (446 419)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_36
 (9 3)  (447 419)  (447 419)  routing T_9_26.sp4_h_r_1 <X> T_9_26.sp4_v_t_36


LogicTile_11_26

 (19 9)  (565 425)  (565 425)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_26

 (3 1)  (603 417)  (603 417)  routing T_12_26.sp12_h_l_23 <X> T_12_26.sp12_v_b_0
 (6 2)  (606 418)  (606 418)  routing T_12_26.sp4_v_b_9 <X> T_12_26.sp4_v_t_37
 (5 3)  (605 419)  (605 419)  routing T_12_26.sp4_v_b_9 <X> T_12_26.sp4_v_t_37
 (9 7)  (609 423)  (609 423)  routing T_12_26.sp4_v_b_4 <X> T_12_26.sp4_v_t_41
 (13 14)  (613 430)  (613 430)  routing T_12_26.sp4_v_b_11 <X> T_12_26.sp4_v_t_46
 (8 15)  (608 431)  (608 431)  routing T_12_26.sp4_v_b_7 <X> T_12_26.sp4_v_t_47
 (10 15)  (610 431)  (610 431)  routing T_12_26.sp4_v_b_7 <X> T_12_26.sp4_v_t_47


LogicTile_13_26

 (9 2)  (663 418)  (663 418)  routing T_13_26.sp4_h_r_10 <X> T_13_26.sp4_h_l_36
 (10 2)  (664 418)  (664 418)  routing T_13_26.sp4_h_r_10 <X> T_13_26.sp4_h_l_36
 (6 4)  (660 420)  (660 420)  routing T_13_26.sp4_h_r_10 <X> T_13_26.sp4_v_b_3
 (19 5)  (673 421)  (673 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 10)  (665 426)  (665 426)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_v_t_45
 (9 11)  (663 427)  (663 427)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_v_t_42
 (12 11)  (666 427)  (666 427)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_v_t_45


LogicTile_14_26

 (19 3)  (727 419)  (727 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_15_26

 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (40 2)  (802 418)  (802 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (42 2)  (804 418)  (804 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (46 2)  (808 418)  (808 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (40 3)  (802 419)  (802 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (43 3)  (805 419)  (805 419)  LC_1 Logic Functioning bit
 (47 3)  (809 419)  (809 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34


LogicTile_16_26

 (6 0)  (822 416)  (822 416)  routing T_16_26.sp4_v_t_44 <X> T_16_26.sp4_v_b_0
 (5 1)  (821 417)  (821 417)  routing T_16_26.sp4_v_t_44 <X> T_16_26.sp4_v_b_0
 (3 6)  (819 422)  (819 422)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_v_t_23
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_18_26

 (6 2)  (934 418)  (934 418)  routing T_18_26.sp4_h_l_42 <X> T_18_26.sp4_v_t_37
 (8 3)  (936 419)  (936 419)  routing T_18_26.sp4_v_b_10 <X> T_18_26.sp4_v_t_36
 (10 3)  (938 419)  (938 419)  routing T_18_26.sp4_v_b_10 <X> T_18_26.sp4_v_t_36
 (9 12)  (937 428)  (937 428)  routing T_18_26.sp4_h_l_42 <X> T_18_26.sp4_h_r_10
 (10 12)  (938 428)  (938 428)  routing T_18_26.sp4_h_l_42 <X> T_18_26.sp4_h_r_10


LogicTile_22_26

 (9 0)  (1153 416)  (1153 416)  routing T_22_26.sp4_h_l_47 <X> T_22_26.sp4_h_r_1
 (10 0)  (1154 416)  (1154 416)  routing T_22_26.sp4_h_l_47 <X> T_22_26.sp4_h_r_1


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (14 6)  (1320 422)  (1320 422)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_v_b_5 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 422)  (1324 422)  routing T_25_26.sp4_v_b_5 <X> T_25_26.lc_trk_g1_5
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (8 7)  (1314 423)  (1314 423)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_41
 (10 7)  (1316 423)  (1316 423)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_41
 (14 7)  (1320 423)  (1320 423)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (8 1)  (1356 417)  (1356 417)  routing T_26_26.sp4_h_l_36 <X> T_26_26.sp4_v_b_1
 (9 1)  (1357 417)  (1357 417)  routing T_26_26.sp4_h_l_36 <X> T_26_26.sp4_v_b_1
 (8 3)  (1356 419)  (1356 419)  routing T_26_26.sp4_h_l_36 <X> T_26_26.sp4_v_t_36


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (5 4)  (12 404)  (12 404)  routing T_0_25.span4_horz_37 <X> T_0_25.lc_trk_g0_5
 (6 4)  (11 404)  (11 404)  routing T_0_25.span4_horz_37 <X> T_0_25.lc_trk_g0_5
 (7 4)  (10 404)  (10 404)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (9 404)  (9 404)  routing T_0_25.span4_horz_37 <X> T_0_25.lc_trk_g0_5
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 408)  (11 408)  routing T_0_25.span12_horz_9 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_5 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 412)  (6 412)  routing T_0_25.span4_vert_b_3 <X> T_0_25.span4_vert_t_15
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (6 3)  (24 403)  (24 403)  routing T_1_25.sp4_h_r_0 <X> T_1_25.sp4_h_l_37


LogicTile_2_25



LogicTile_3_25

 (3 0)  (129 400)  (129 400)  routing T_3_25.sp12_h_r_0 <X> T_3_25.sp12_v_b_0
 (3 1)  (129 401)  (129 401)  routing T_3_25.sp12_h_r_0 <X> T_3_25.sp12_v_b_0
 (22 3)  (148 403)  (148 403)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 8)  (152 408)  (152 408)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (36 8)  (162 408)  (162 408)  LC_4 Logic Functioning bit
 (38 8)  (164 408)  (164 408)  LC_4 Logic Functioning bit
 (41 8)  (167 408)  (167 408)  LC_4 Logic Functioning bit
 (43 8)  (169 408)  (169 408)  LC_4 Logic Functioning bit
 (47 8)  (173 408)  (173 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (152 409)  (152 409)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 409)  (155 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 409)  (163 409)  LC_4 Logic Functioning bit
 (39 9)  (165 409)  (165 409)  LC_4 Logic Functioning bit
 (40 9)  (166 409)  (166 409)  LC_4 Logic Functioning bit
 (42 9)  (168 409)  (168 409)  LC_4 Logic Functioning bit
 (0 10)  (126 410)  (126 410)  routing T_3_25.glb_netwk_3 <X> T_3_25.glb2local_2
 (1 10)  (127 410)  (127 410)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (0 11)  (126 411)  (126 411)  routing T_3_25.glb_netwk_3 <X> T_3_25.glb2local_2


LogicTile_4_25



LogicTile_5_25

 (5 2)  (239 402)  (239 402)  routing T_5_25.sp4_v_t_43 <X> T_5_25.sp4_h_l_37
 (4 3)  (238 403)  (238 403)  routing T_5_25.sp4_v_t_43 <X> T_5_25.sp4_h_l_37
 (6 3)  (240 403)  (240 403)  routing T_5_25.sp4_v_t_43 <X> T_5_25.sp4_h_l_37


LogicTile_6_25



LogicTile_7_25

 (2 0)  (344 400)  (344 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_25

 (5 0)  (401 400)  (401 400)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_r_0
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 401)  (410 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (15 1)  (411 401)  (411 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (16 1)  (412 401)  (412 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (17 1)  (413 401)  (413 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g0_0 <X> T_8_25.wire_bram/ram/RCLK
 (16 8)  (412 408)  (412 408)  routing T_8_25.sp12_v_t_14 <X> T_8_25.lc_trk_g2_1
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (414 409)  (414 409)  routing T_8_25.sp12_v_t_14 <X> T_8_25.lc_trk_g2_1
 (41 9)  (437 409)  (437 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (3 10)  (399 410)  (399 410)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_h_l_22
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (3 11)  (399 411)  (399 411)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_h_l_22
 (9 11)  (405 411)  (405 411)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_v_t_42
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (399 414)  (399 414)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (3 15)  (399 415)  (399 415)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22


LogicTile_9_25



LogicTile_10_25

 (12 7)  (504 407)  (504 407)  routing T_10_25.sp4_h_l_40 <X> T_10_25.sp4_v_t_40


LogicTile_11_25



LogicTile_12_25

 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_25

 (6 2)  (660 402)  (660 402)  routing T_13_25.sp4_v_b_9 <X> T_13_25.sp4_v_t_37
 (5 3)  (659 403)  (659 403)  routing T_13_25.sp4_v_b_9 <X> T_13_25.sp4_v_t_37
 (19 5)  (673 405)  (673 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (9 5)  (825 405)  (825 405)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_4


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25

 (6 2)  (988 402)  (988 402)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_v_t_37
 (5 3)  (987 403)  (987 403)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_v_t_37
 (11 6)  (993 406)  (993 406)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_v_t_40
 (12 7)  (994 407)  (994 407)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_v_t_40


LogicTile_20_25

 (3 11)  (1039 411)  (1039 411)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_l_22


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (13 6)  (1211 406)  (1211 406)  routing T_23_25.sp4_v_b_5 <X> T_23_25.sp4_v_t_40


LogicTile_24_25

 (9 4)  (1261 404)  (1261 404)  routing T_24_25.sp4_v_t_41 <X> T_24_25.sp4_h_r_4


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (19 1)  (1325 401)  (1325 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (15 4)  (1321 404)  (1321 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (16 4)  (1322 404)  (1322 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (17 4)  (1323 404)  (1323 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 404)  (1324 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (18 5)  (1324 405)  (1324 405)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 388)  (399 388)  routing T_8_24.sp12_v_t_23 <X> T_8_24.sp12_h_r_0
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (22 5)  (418 389)  (418 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 389)  (419 389)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g1_2
 (24 5)  (420 389)  (420 389)  routing T_8_24.sp4_v_t_7 <X> T_8_24.lc_trk_g1_2
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (414 391)  (414 391)  routing T_8_24.sp4_r_v_b_29 <X> T_8_24.lc_trk_g1_5
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g1_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g1_2 <X> T_8_24.wire_bram/ram/WDATA_3
 (39 9)  (435 393)  (435 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24

 (13 1)  (451 385)  (451 385)  routing T_9_24.sp4_v_t_44 <X> T_9_24.sp4_h_r_2


LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (3 0)  (603 384)  (603 384)  routing T_12_24.sp12_v_t_23 <X> T_12_24.sp12_v_b_0
 (4 2)  (604 386)  (604 386)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_v_t_37
 (6 2)  (606 386)  (606 386)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_v_t_37
 (5 3)  (605 387)  (605 387)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_v_t_37
 (13 6)  (613 390)  (613 390)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_v_t_40
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 14)  (611 398)  (611 398)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_v_t_46
 (12 15)  (612 399)  (612 399)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_v_t_46


LogicTile_13_24

 (8 12)  (662 396)  (662 396)  routing T_13_24.sp4_h_l_39 <X> T_13_24.sp4_h_r_10
 (10 12)  (664 396)  (664 396)  routing T_13_24.sp4_h_l_39 <X> T_13_24.sp4_h_r_10


LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (4 1)  (820 385)  (820 385)  routing T_16_24.sp4_v_t_42 <X> T_16_24.sp4_h_r_0
 (5 1)  (821 385)  (821 385)  routing T_16_24.sp4_h_r_0 <X> T_16_24.sp4_v_b_0
 (5 10)  (821 394)  (821 394)  routing T_16_24.sp4_v_b_6 <X> T_16_24.sp4_h_l_43


LogicTile_17_24

 (8 5)  (882 389)  (882 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4
 (9 5)  (883 389)  (883 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4
 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4


LogicTile_18_24

 (0 2)  (928 386)  (928 386)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (953 386)  (953 386)  routing T_18_24.sp4_v_b_6 <X> T_18_24.lc_trk_g0_6
 (31 2)  (959 386)  (959 386)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (38 2)  (966 386)  (966 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (45 2)  (973 386)  (973 386)  LC_1 Logic Functioning bit
 (52 2)  (980 386)  (980 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (930 387)  (930 387)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_6 <X> T_18_24.lc_trk_g0_6
 (31 3)  (959 387)  (959 387)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (38 3)  (966 387)  (966 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (51 3)  (979 387)  (979 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 9)  (942 393)  (942 393)  routing T_18_24.sp4_h_r_24 <X> T_18_24.lc_trk_g2_0
 (15 9)  (943 393)  (943 393)  routing T_18_24.sp4_h_r_24 <X> T_18_24.lc_trk_g2_0
 (16 9)  (944 393)  (944 393)  routing T_18_24.sp4_h_r_24 <X> T_18_24.lc_trk_g2_0
 (17 9)  (945 393)  (945 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (2 12)  (930 396)  (930 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (928 398)  (928 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (928 399)  (928 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 399)  (929 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r


LogicTile_19_24

 (9 5)  (991 389)  (991 389)  routing T_19_24.sp4_v_t_45 <X> T_19_24.sp4_v_b_4
 (10 5)  (992 389)  (992 389)  routing T_19_24.sp4_v_t_45 <X> T_19_24.sp4_v_b_4


LogicTile_20_24

 (4 0)  (1040 384)  (1040 384)  routing T_20_24.sp4_h_l_37 <X> T_20_24.sp4_v_b_0
 (14 0)  (1050 384)  (1050 384)  routing T_20_24.sp4_h_r_8 <X> T_20_24.lc_trk_g0_0
 (5 1)  (1041 385)  (1041 385)  routing T_20_24.sp4_h_l_37 <X> T_20_24.sp4_v_b_0
 (15 1)  (1051 385)  (1051 385)  routing T_20_24.sp4_h_r_8 <X> T_20_24.lc_trk_g0_0
 (16 1)  (1052 385)  (1052 385)  routing T_20_24.sp4_h_r_8 <X> T_20_24.lc_trk_g0_0
 (17 1)  (1053 385)  (1053 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (37 2)  (1073 386)  (1073 386)  LC_1 Logic Functioning bit
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (46 2)  (1082 386)  (1082 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (1087 386)  (1087 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (2 3)  (1038 387)  (1038 387)  routing T_20_24.lc_trk_g0_0 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 387)  (1050 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (1072 387)  (1072 387)  LC_1 Logic Functioning bit
 (37 3)  (1073 387)  (1073 387)  LC_1 Logic Functioning bit
 (38 3)  (1074 387)  (1074 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (16 6)  (1052 390)  (1052 390)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g1_5
 (17 6)  (1053 390)  (1053 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 390)  (1054 390)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g1_5
 (18 7)  (1054 391)  (1054 391)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g1_5
 (11 9)  (1047 393)  (1047 393)  routing T_20_24.sp4_h_l_37 <X> T_20_24.sp4_h_r_8
 (13 9)  (1049 393)  (1049 393)  routing T_20_24.sp4_h_l_37 <X> T_20_24.sp4_h_r_8
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 399)  (1036 399)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 399)  (1037 399)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_7/s_r


LogicTile_21_24

 (11 4)  (1101 388)  (1101 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5
 (12 5)  (1102 389)  (1102 389)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_b_5


LogicTile_22_24



LogicTile_23_24

 (6 2)  (1204 386)  (1204 386)  routing T_23_24.sp4_h_l_42 <X> T_23_24.sp4_v_t_37


LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 387)  (1315 387)  routing T_25_24.sp4_v_b_1 <X> T_25_24.sp4_v_t_36
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (16 13)  (1322 397)  (1322 397)  routing T_25_24.sp12_v_t_7 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1323 397)  (1323 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 398)  (1322 398)  routing T_25_24.sp4_v_b_29 <X> T_25_24.lc_trk_g3_5
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 398)  (1324 398)  routing T_25_24.sp4_v_b_29 <X> T_25_24.lc_trk_g3_5
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (3 6)  (399 374)  (399 374)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_t_23
 (3 7)  (399 375)  (399 375)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_t_23
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_bram/ram/WDATA_11
 (40 9)  (436 377)  (436 377)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 10)  (412 378)  (412 378)  routing T_8_23.sp12_v_t_18 <X> T_8_23.lc_trk_g2_5
 (17 10)  (413 378)  (413 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (14 11)  (410 379)  (410 379)  routing T_8_23.sp4_r_v_b_36 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 379)  (414 379)  routing T_8_23.sp12_v_t_18 <X> T_8_23.lc_trk_g2_5
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (13 14)  (409 382)  (409 382)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_46
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE


LogicTile_9_23

 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_36
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_36
 (11 6)  (449 374)  (449 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (13 6)  (451 374)  (451 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_v_t_46
 (9 15)  (447 383)  (447 383)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_v_t_47
 (10 15)  (448 383)  (448 383)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_v_t_47


LogicTile_12_23

 (3 0)  (603 368)  (603 368)  routing T_12_23.sp12_v_t_23 <X> T_12_23.sp12_v_b_0
 (14 0)  (614 368)  (614 368)  routing T_12_23.wire_logic_cluster/lc_0/out <X> T_12_23.lc_trk_g0_0
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (47 0)  (647 368)  (647 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (648 368)  (648 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_0
 (35 1)  (635 369)  (635 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (53 1)  (653 369)  (653 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.sp4_v_b_4 <X> T_12_23.lc_trk_g0_4
 (15 2)  (615 370)  (615 370)  routing T_12_23.sp4_v_b_21 <X> T_12_23.lc_trk_g0_5
 (16 2)  (616 370)  (616 370)  routing T_12_23.sp4_v_b_21 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (16 3)  (616 371)  (616 371)  routing T_12_23.sp4_v_b_4 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 372)  (623 372)  routing T_12_23.sp4_v_b_19 <X> T_12_23.lc_trk_g1_3
 (24 4)  (624 372)  (624 372)  routing T_12_23.sp4_v_b_19 <X> T_12_23.lc_trk_g1_3
 (9 7)  (609 375)  (609 375)  routing T_12_23.sp4_v_b_4 <X> T_12_23.sp4_v_t_41
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 378)  (623 378)  routing T_12_23.sp12_v_b_23 <X> T_12_23.lc_trk_g2_7
 (21 11)  (621 379)  (621 379)  routing T_12_23.sp12_v_b_23 <X> T_12_23.lc_trk_g2_7
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 383)  (601 383)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_7/s_r


LogicTile_13_23

 (12 4)  (666 372)  (666 372)  routing T_13_23.sp4_v_t_40 <X> T_13_23.sp4_h_r_5


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0
 (10 0)  (826 368)  (826 368)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_h_r_1
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4


LogicTile_17_23

 (11 5)  (885 373)  (885 373)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_5


LogicTile_18_23

 (0 2)  (928 370)  (928 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 371)  (928 371)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 3)  (930 371)  (930 371)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (14 10)  (942 378)  (942 378)  routing T_18_23.sp4_v_t_17 <X> T_18_23.lc_trk_g2_4
 (16 11)  (944 379)  (944 379)  routing T_18_23.sp4_v_t_17 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (15 12)  (943 380)  (943 380)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (16 12)  (944 380)  (944 380)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (47 12)  (975 380)  (975 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (980 380)  (980 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (946 381)  (946 381)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (0 14)  (928 382)  (928 382)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 382)  (953 382)  routing T_18_23.sp12_v_b_6 <X> T_18_23.lc_trk_g3_6
 (1 15)  (929 383)  (929 383)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (952 383)  (952 383)  routing T_18_23.sp12_v_b_6 <X> T_18_23.lc_trk_g3_6
 (25 15)  (953 383)  (953 383)  routing T_18_23.sp12_v_b_6 <X> T_18_23.lc_trk_g3_6


LogicTile_19_23

 (4 12)  (986 380)  (986 380)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_v_b_9
 (6 12)  (988 380)  (988 380)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_v_b_9


LogicTile_20_23

 (8 1)  (1044 369)  (1044 369)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_v_b_1
 (9 1)  (1045 369)  (1045 369)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_v_b_1
 (4 13)  (1040 381)  (1040 381)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_h_r_9
 (6 13)  (1042 381)  (1042 381)  routing T_20_23.sp4_h_l_36 <X> T_20_23.sp4_h_r_9


LogicTile_21_23

 (12 8)  (1102 376)  (1102 376)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_8
 (13 9)  (1103 377)  (1103 377)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_8


LogicTile_24_23

 (11 5)  (1263 373)  (1263 373)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_h_r_5
 (13 5)  (1265 373)  (1265 373)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_h_r_5


RAM_Tile_25_23

 (14 0)  (1320 368)  (1320 368)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 369)  (1320 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (15 1)  (1321 369)  (1321 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (16 1)  (1322 369)  (1322 369)  routing T_25_23.sp4_h_r_16 <X> T_25_23.lc_trk_g0_0
 (17 1)  (1323 369)  (1323 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g0_0 <X> T_25_23.wire_bram/ram/RCLK
 (9 3)  (1315 371)  (1315 371)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_36
 (10 3)  (1316 371)  (1316 371)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_36
 (12 3)  (1318 371)  (1318 371)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (8 7)  (1314 375)  (1314 375)  routing T_25_23.sp4_v_b_1 <X> T_25_23.sp4_v_t_41
 (10 7)  (1316 375)  (1316 375)  routing T_25_23.sp4_v_b_1 <X> T_25_23.sp4_v_t_41
 (15 8)  (1321 376)  (1321 376)  routing T_25_23.sp12_v_b_1 <X> T_25_23.lc_trk_g2_1
 (17 8)  (1323 376)  (1323 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1324 376)  (1324 376)  routing T_25_23.sp12_v_b_1 <X> T_25_23.lc_trk_g2_1
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g2_1 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 377)  (1324 377)  routing T_25_23.sp12_v_b_1 <X> T_25_23.lc_trk_g2_1
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (19 10)  (1325 378)  (1325 378)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (12 11)  (1318 379)  (1318 379)  routing T_25_23.sp4_h_l_45 <X> T_25_23.sp4_v_t_45
 (14 11)  (1320 379)  (1320 379)  routing T_25_23.sp4_r_v_b_36 <X> T_25_23.lc_trk_g2_4
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (1309 382)  (1309 382)  routing T_25_23.sp12_v_b_1 <X> T_25_23.sp12_v_t_22
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (8 15)  (1314 383)  (1314 383)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_47
 (10 15)  (1316 383)  (1316 383)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_47


LogicTile_28_23

 (3 7)  (1459 375)  (1459 375)  routing T_28_23.sp12_h_l_23 <X> T_28_23.sp12_v_t_23


IO_Tile_0_22

 (5 0)  (12 352)  (12 352)  routing T_0_22.span4_horz_33 <X> T_0_22.lc_trk_g0_1
 (6 0)  (11 352)  (11 352)  routing T_0_22.span4_horz_33 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.span4_horz_33 <X> T_0_22.lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 366)  (9 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (4 15)  (76 367)  (76 367)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_h_l_44
 (6 15)  (78 367)  (78 367)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_h_l_44


LogicTile_6_22

 (9 2)  (297 354)  (297 354)  routing T_6_22.sp4_v_b_1 <X> T_6_22.sp4_h_l_36


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (37 8)  (433 360)  (433 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_3
 (14 10)  (410 362)  (410 362)  routing T_8_22.sp4_h_r_36 <X> T_8_22.lc_trk_g2_4
 (15 11)  (411 363)  (411 363)  routing T_8_22.sp4_h_r_36 <X> T_8_22.lc_trk_g2_4
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_h_r_36 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 13)  (418 365)  (418 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 365)  (419 365)  routing T_8_22.sp4_v_t_31 <X> T_8_22.lc_trk_g3_2
 (24 13)  (420 365)  (420 365)  routing T_8_22.sp4_v_t_31 <X> T_8_22.lc_trk_g3_2
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE


LogicTile_9_22

 (9 2)  (447 354)  (447 354)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_l_36
 (13 6)  (451 358)  (451 358)  routing T_9_22.sp4_v_b_5 <X> T_9_22.sp4_v_t_40
 (11 8)  (449 360)  (449 360)  routing T_9_22.sp4_h_r_3 <X> T_9_22.sp4_v_b_8
 (8 11)  (446 363)  (446 363)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_v_t_42
 (10 11)  (448 363)  (448 363)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_v_t_42


LogicTile_11_22

 (3 14)  (549 366)  (549 366)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22
 (3 15)  (549 367)  (549 367)  routing T_11_22.sp12_h_r_1 <X> T_11_22.sp12_v_t_22


LogicTile_12_22

 (3 6)  (603 358)  (603 358)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_v_t_23
 (8 7)  (608 359)  (608 359)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_v_t_41
 (10 7)  (610 359)  (610 359)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_v_t_41
 (8 11)  (608 363)  (608 363)  routing T_12_22.sp4_v_b_4 <X> T_12_22.sp4_v_t_42
 (10 11)  (610 363)  (610 363)  routing T_12_22.sp4_v_b_4 <X> T_12_22.sp4_v_t_42
 (3 14)  (603 366)  (603 366)  routing T_12_22.sp12_v_b_1 <X> T_12_22.sp12_v_t_22
 (4 14)  (604 366)  (604 366)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_v_t_44
 (13 14)  (613 366)  (613 366)  routing T_12_22.sp4_v_b_11 <X> T_12_22.sp4_v_t_46


LogicTile_13_22

 (5 6)  (659 358)  (659 358)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_l_38
 (6 7)  (660 359)  (660 359)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_l_38
 (8 11)  (662 363)  (662 363)  routing T_13_22.sp4_v_b_4 <X> T_13_22.sp4_v_t_42
 (10 11)  (664 363)  (664 363)  routing T_13_22.sp4_v_b_4 <X> T_13_22.sp4_v_t_42


LogicTile_14_22

 (2 4)  (710 356)  (710 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (711 358)  (711 358)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_v_t_23


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_v_t_37 <X> T_16_22.sp4_v_b_0
 (5 0)  (821 352)  (821 352)  routing T_16_22.sp4_v_t_37 <X> T_16_22.sp4_h_r_0
 (11 8)  (827 360)  (827 360)  routing T_16_22.sp4_v_t_37 <X> T_16_22.sp4_v_b_8
 (13 8)  (829 360)  (829 360)  routing T_16_22.sp4_v_t_37 <X> T_16_22.sp4_v_b_8


LogicTile_17_22

 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g0_2
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (8 9)  (882 361)  (882 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (9 9)  (883 361)  (883 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (14 14)  (888 366)  (888 366)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g3_4
 (16 15)  (890 367)  (890 367)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.sp4_r_v_b_46 <X> T_17_22.lc_trk_g3_6


LogicTile_18_22

 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (16 4)  (944 356)  (944 356)  routing T_18_22.sp4_v_b_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 356)  (946 356)  routing T_18_22.sp4_v_b_1 <X> T_18_22.lc_trk_g1_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (47 6)  (975 358)  (975 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (53 7)  (981 359)  (981 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 9)  (942 361)  (942 361)  routing T_18_22.sp4_h_r_24 <X> T_18_22.lc_trk_g2_0
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_h_r_24 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_h_r_24 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (0 14)  (928 366)  (928 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (928 367)  (928 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 367)  (929 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp4_r_v_b_45 <X> T_18_22.lc_trk_g3_5


LogicTile_19_22

 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (984 355)  (984 355)  routing T_19_22.lc_trk_g0_0 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (25 4)  (1007 356)  (1007 356)  routing T_19_22.sp4_v_b_10 <X> T_19_22.lc_trk_g1_2
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 357)  (1005 357)  routing T_19_22.sp4_v_b_10 <X> T_19_22.lc_trk_g1_2
 (25 5)  (1007 357)  (1007 357)  routing T_19_22.sp4_v_b_10 <X> T_19_22.lc_trk_g1_2
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 364)  (1016 364)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (45 12)  (1027 364)  (1027 364)  LC_6 Logic Functioning bit
 (51 12)  (1033 364)  (1033 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1034 364)  (1034 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (0 14)  (982 366)  (982 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (982 367)  (982 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r


LogicTile_21_22

 (11 3)  (1101 355)  (1101 355)  routing T_21_22.sp4_h_r_2 <X> T_21_22.sp4_h_l_39


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 354)  (1318 354)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_h_l_39
 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 355)  (1317 355)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_h_l_39
 (13 3)  (1319 355)  (1319 355)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_h_l_39
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (13 6)  (1319 358)  (1319 358)  routing T_25_22.sp4_v_b_5 <X> T_25_22.sp4_v_t_40
 (16 6)  (1322 358)  (1322 358)  routing T_25_22.sp4_v_b_5 <X> T_25_22.lc_trk_g1_5
 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 358)  (1324 358)  routing T_25_22.sp4_v_b_5 <X> T_25_22.lc_trk_g1_5
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (9 1)  (1357 353)  (1357 353)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_v_b_1
 (8 5)  (1356 357)  (1356 357)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_v_b_4
 (10 5)  (1358 357)  (1358 357)  routing T_26_22.sp4_v_t_36 <X> T_26_22.sp4_v_b_4


IO_Tile_0_21

 (4 0)  (13 336)  (13 336)  routing T_0_21.span4_horz_8 <X> T_0_21.lc_trk_g0_0
 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 337)  (13 337)  routing T_0_21.span4_horz_8 <X> T_0_21.lc_trk_g0_0
 (6 1)  (11 337)  (11 337)  routing T_0_21.span4_horz_8 <X> T_0_21.lc_trk_g0_0
 (7 1)  (10 337)  (10 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 342)  (12 342)  routing T_0_21.span12_horz_7 <X> T_0_21.lc_trk_g0_7
 (7 6)  (10 342)  (10 342)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 342)  (9 342)  routing T_0_21.span12_horz_7 <X> T_0_21.lc_trk_g0_7
 (8 7)  (9 343)  (9 343)  routing T_0_21.span12_horz_7 <X> T_0_21.lc_trk_g0_7
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g0_7 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g0_7 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 348)  (5 348)  routing T_0_21.span4_horz_43 <X> T_0_21.span4_vert_t_15
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (3 6)  (21 342)  (21 342)  routing T_1_21.sp12_h_r_0 <X> T_1_21.sp12_v_t_23
 (3 7)  (21 343)  (21 343)  routing T_1_21.sp12_h_r_0 <X> T_1_21.sp12_v_t_23
 (5 10)  (23 346)  (23 346)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_h_l_43
 (4 11)  (22 347)  (22 347)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_h_l_43


LogicTile_2_21

 (3 6)  (75 342)  (75 342)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23
 (3 7)  (75 343)  (75 343)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23
 (19 15)  (91 351)  (91 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_21

 (12 10)  (192 346)  (192 346)  routing T_4_21.sp4_v_b_8 <X> T_4_21.sp4_h_l_45


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 338)  (396 338)  routing T_8_21.lc_trk_g2_0 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g2_0 <X> T_8_21.wire_bram/ram/RCLK
 (14 8)  (410 344)  (410 344)  routing T_8_21.sp4_v_t_13 <X> T_8_21.lc_trk_g2_0
 (15 8)  (411 344)  (411 344)  routing T_8_21.sp12_v_b_1 <X> T_8_21.lc_trk_g2_1
 (17 8)  (413 344)  (413 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (414 344)  (414 344)  routing T_8_21.sp12_v_b_1 <X> T_8_21.lc_trk_g2_1
 (28 8)  (424 344)  (424 344)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (16 9)  (412 345)  (412 345)  routing T_8_21.sp4_v_t_13 <X> T_8_21.lc_trk_g2_0
 (17 9)  (413 345)  (413 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (18 9)  (414 345)  (414 345)  routing T_8_21.sp12_v_b_1 <X> T_8_21.lc_trk_g2_1
 (41 9)  (437 345)  (437 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (8 11)  (404 347)  (404 347)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_42
 (10 11)  (406 347)  (406 347)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_42
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 350)  (399 350)  routing T_8_21.sp12_v_b_1 <X> T_8_21.sp12_v_t_22
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (13 1)  (451 337)  (451 337)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_r_2
 (19 1)  (457 337)  (457 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 2)  (441 338)  (441 338)  routing T_9_21.sp12_h_r_0 <X> T_9_21.sp12_h_l_23
 (3 3)  (441 339)  (441 339)  routing T_9_21.sp12_h_r_0 <X> T_9_21.sp12_h_l_23


LogicTile_12_21

 (16 0)  (616 336)  (616 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.lc_trk_g0_1
 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (46 6)  (646 342)  (646 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp12_v_b_11 <X> T_12_21.lc_trk_g3_3
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp12_v_t_12 <X> T_12_21.lc_trk_g3_7


LogicTile_13_21

 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (12 1)  (666 337)  (666 337)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (3 2)  (657 338)  (657 338)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_h_l_23
 (3 3)  (657 339)  (657 339)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_h_l_23


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 6)  (711 342)  (711 342)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_v_t_23
 (3 7)  (711 343)  (711 343)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_v_t_23


LogicTile_15_21

 (12 0)  (774 336)  (774 336)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_h_r_2
 (13 1)  (775 337)  (775 337)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_h_r_2
 (16 9)  (778 345)  (778 345)  routing T_15_21.sp12_v_b_8 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (52 10)  (814 346)  (814 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (53 11)  (815 347)  (815 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (776 349)  (776 349)  routing T_15_21.sp12_v_b_16 <X> T_15_21.lc_trk_g3_0
 (16 13)  (778 349)  (778 349)  routing T_15_21.sp12_v_b_16 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp12_v_t_10 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_16_21

 (9 4)  (825 340)  (825 340)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_4
 (9 5)  (825 341)  (825 341)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_v_b_4
 (4 13)  (820 349)  (820 349)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_9


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.bnr_op_0 <X> T_17_21.lc_trk_g0_0
 (14 1)  (888 337)  (888 337)  routing T_17_21.bnr_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 337)  (897 337)  routing T_17_21.sp4_v_b_18 <X> T_17_21.lc_trk_g0_2
 (24 1)  (898 337)  (898 337)  routing T_17_21.sp4_v_b_18 <X> T_17_21.lc_trk_g0_2
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 339)  (874 339)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 3)  (876 339)  (876 339)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (15 4)  (889 340)  (889 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (14 5)  (888 341)  (888 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (892 341)  (892 341)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (50 8)  (924 344)  (924 344)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (45 10)  (919 346)  (919 346)  LC_5 Logic Functioning bit
 (50 10)  (924 346)  (924 346)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (53 11)  (927 347)  (927 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp12_v_b_11 <X> T_17_21.lc_trk_g3_3
 (18 13)  (892 349)  (892 349)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2
 (24 13)  (898 349)  (898 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2


LogicTile_18_21

 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 336)  (946 336)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g0_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (47 0)  (975 336)  (975 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (946 337)  (946 337)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g0_1
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 339)  (928 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 3)  (930 339)  (930 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_h_r_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 7)  (936 343)  (936 343)  routing T_18_21.sp4_h_r_4 <X> T_18_21.sp4_v_t_41
 (9 7)  (937 343)  (937 343)  routing T_18_21.sp4_h_r_4 <X> T_18_21.sp4_v_t_41
 (3 12)  (931 348)  (931 348)  routing T_18_21.sp12_v_t_22 <X> T_18_21.sp12_h_r_1
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (941 350)  (941 350)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_v_t_46
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r


LogicTile_19_21

 (9 2)  (991 338)  (991 338)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_l_36
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 338)  (1015 338)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 338)  (1022 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (42 2)  (1024 338)  (1024 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (47 2)  (1029 338)  (1029 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (983 339)  (983 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (41 3)  (1023 339)  (1023 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (43 3)  (1025 339)  (1025 339)  LC_1 Logic Functioning bit
 (46 3)  (1028 339)  (1028 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (8 4)  (990 340)  (990 340)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_h_r_4
 (10 4)  (992 340)  (992 340)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_h_r_4
 (11 10)  (993 346)  (993 346)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_v_t_45
 (12 10)  (994 346)  (994 346)  routing T_19_21.sp4_v_t_45 <X> T_19_21.sp4_h_l_45
 (13 10)  (995 346)  (995 346)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_v_t_45
 (11 11)  (993 347)  (993 347)  routing T_19_21.sp4_v_t_45 <X> T_19_21.sp4_h_l_45
 (12 11)  (994 347)  (994 347)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_v_t_45
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_v_t_14 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_v_t_14 <X> T_19_21.lc_trk_g3_3


LogicTile_20_21

 (0 2)  (1036 338)  (1036 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 338)  (1040 338)  routing T_20_21.sp4_h_r_6 <X> T_20_21.sp4_v_t_37
 (6 2)  (1042 338)  (1042 338)  routing T_20_21.sp4_h_r_6 <X> T_20_21.sp4_v_t_37
 (0 3)  (1036 339)  (1036 339)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 339)  (1038 339)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 339)  (1041 339)  routing T_20_21.sp4_h_r_6 <X> T_20_21.sp4_v_t_37
 (9 3)  (1045 339)  (1045 339)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_v_t_36
 (10 3)  (1046 339)  (1046 339)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_v_t_36
 (25 4)  (1061 340)  (1061 340)  routing T_20_21.sp4_v_b_10 <X> T_20_21.lc_trk_g1_2
 (8 5)  (1044 341)  (1044 341)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_b_4
 (9 5)  (1045 341)  (1045 341)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_b_4
 (11 5)  (1047 341)  (1047 341)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_5
 (13 5)  (1049 341)  (1049 341)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_5
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 341)  (1059 341)  routing T_20_21.sp4_v_b_10 <X> T_20_21.lc_trk_g1_2
 (25 5)  (1061 341)  (1061 341)  routing T_20_21.sp4_v_b_10 <X> T_20_21.lc_trk_g1_2
 (3 6)  (1039 342)  (1039 342)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (3 7)  (1039 343)  (1039 343)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_t_23
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (47 8)  (1083 344)  (1083 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1084 344)  (1084 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (14 11)  (1050 347)  (1050 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (16 11)  (1052 347)  (1052 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (3 12)  (1039 348)  (1039 348)  routing T_20_21.sp12_v_b_1 <X> T_20_21.sp12_h_r_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_v_t_12 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 348)  (1054 348)  routing T_20_21.sp4_v_t_12 <X> T_20_21.lc_trk_g3_1
 (3 13)  (1039 349)  (1039 349)  routing T_20_21.sp12_v_b_1 <X> T_20_21.sp12_h_r_1
 (0 14)  (1036 350)  (1036 350)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 351)  (1037 351)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/s_r


LogicTile_21_21

 (14 0)  (1104 336)  (1104 336)  routing T_21_21.sp4_h_l_5 <X> T_21_21.lc_trk_g0_0
 (14 1)  (1104 337)  (1104 337)  routing T_21_21.sp4_h_l_5 <X> T_21_21.lc_trk_g0_0
 (15 1)  (1105 337)  (1105 337)  routing T_21_21.sp4_h_l_5 <X> T_21_21.lc_trk_g0_0
 (16 1)  (1106 337)  (1106 337)  routing T_21_21.sp4_h_l_5 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 338)  (1093 338)  routing T_21_21.sp12_h_r_0 <X> T_21_21.sp12_h_l_23
 (2 3)  (1092 339)  (1092 339)  routing T_21_21.lc_trk_g0_0 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (3 3)  (1093 339)  (1093 339)  routing T_21_21.sp12_h_r_0 <X> T_21_21.sp12_h_l_23
 (2 6)  (1092 342)  (1092 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (46 8)  (1136 344)  (1136 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1137 344)  (1137 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1138 344)  (1138 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (1102 345)  (1102 345)  routing T_21_21.sp4_h_r_8 <X> T_21_21.sp4_v_b_8
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (14 11)  (1104 347)  (1104 347)  routing T_21_21.sp4_h_l_17 <X> T_21_21.lc_trk_g2_4
 (15 11)  (1105 347)  (1105 347)  routing T_21_21.sp4_h_l_17 <X> T_21_21.lc_trk_g2_4
 (16 11)  (1106 347)  (1106 347)  routing T_21_21.sp4_h_l_17 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (1104 348)  (1104 348)  routing T_21_21.sp4_v_t_21 <X> T_21_21.lc_trk_g3_0
 (14 13)  (1104 349)  (1104 349)  routing T_21_21.sp4_v_t_21 <X> T_21_21.lc_trk_g3_0
 (16 13)  (1106 349)  (1106 349)  routing T_21_21.sp4_v_t_21 <X> T_21_21.lc_trk_g3_0
 (17 13)  (1107 349)  (1107 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r


LogicTile_23_21

 (11 6)  (1209 342)  (1209 342)  routing T_23_21.sp4_h_l_37 <X> T_23_21.sp4_v_t_40
 (19 14)  (1217 350)  (1217 350)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_21

 (11 5)  (1263 341)  (1263 341)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_h_r_5
 (11 12)  (1263 348)  (1263 348)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11
 (13 12)  (1265 348)  (1265 348)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11
 (12 13)  (1264 349)  (1264 349)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11


RAM_Tile_25_21

 (14 0)  (1320 336)  (1320 336)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 337)  (1320 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (15 1)  (1321 337)  (1321 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (16 1)  (1322 337)  (1322 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (17 1)  (1323 337)  (1323 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g0_0 <X> T_25_21.wire_bram/ram/RCLK
 (25 4)  (1331 340)  (1331 340)  routing T_25_21.sp4_v_b_2 <X> T_25_21.lc_trk_g1_2
 (22 5)  (1328 341)  (1328 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 341)  (1329 341)  routing T_25_21.sp4_v_b_2 <X> T_25_21.lc_trk_g1_2
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (40 8)  (1346 344)  (1346 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_11
 (12 10)  (1318 346)  (1318 346)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_45
 (11 11)  (1317 347)  (1317 347)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_h_l_45
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (12 3)  (1360 339)  (1360 339)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_t_39


LogicTile_30_21

 (3 15)  (1567 351)  (1567 351)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_v_t_22


IO_Tile_0_20

 (5 6)  (12 326)  (12 326)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (7 6)  (10 326)  (10 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 327)  (9 327)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 8)  (199 328)  (199 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (10 0)  (406 320)  (406 320)  routing T_8_20.sp4_v_t_45 <X> T_8_20.sp4_h_r_1
 (12 0)  (408 320)  (408 320)  routing T_8_20.sp4_v_b_2 <X> T_8_20.sp4_h_r_2
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (11 1)  (407 321)  (407 321)  routing T_8_20.sp4_v_b_2 <X> T_8_20.sp4_h_r_2
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 322)  (418 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 322)  (419 322)  routing T_8_20.sp12_h_l_12 <X> T_8_20.lc_trk_g0_7
 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 323)  (410 323)  routing T_8_20.sp4_r_v_b_28 <X> T_8_20.lc_trk_g0_4
 (17 3)  (413 323)  (413 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.wire_bram/ram/WE


LogicTile_12_20

 (11 6)  (611 326)  (611 326)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_v_t_40
 (12 7)  (612 327)  (612 327)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_v_t_40
 (6 10)  (606 330)  (606 330)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_v_t_43
 (11 10)  (611 330)  (611 330)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_v_t_45
 (5 11)  (605 331)  (605 331)  routing T_12_20.sp4_v_b_3 <X> T_12_20.sp4_v_t_43
 (12 11)  (612 331)  (612 331)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_v_t_45
 (8 12)  (608 332)  (608 332)  routing T_12_20.sp4_h_l_39 <X> T_12_20.sp4_h_r_10
 (10 12)  (610 332)  (610 332)  routing T_12_20.sp4_h_l_39 <X> T_12_20.sp4_h_r_10
 (4 13)  (604 333)  (604 333)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_h_r_9
 (6 13)  (606 333)  (606 333)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_h_r_9


LogicTile_13_20

 (3 3)  (657 323)  (657 323)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_l_23


LogicTile_14_20

 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (21 5)  (729 325)  (729 325)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (14 7)  (722 327)  (722 327)  routing T_14_20.sp12_h_r_20 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp12_h_r_20 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (5 12)  (713 332)  (713 332)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (12 12)  (720 332)  (720 332)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_r_11
 (4 13)  (712 333)  (712 333)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (6 13)  (714 333)  (714 333)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (11 13)  (719 333)  (719 333)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_r_11
 (15 14)  (723 334)  (723 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (52 14)  (760 334)  (760 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (8 0)  (770 320)  (770 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (9 0)  (771 320)  (771 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (25 2)  (787 322)  (787 322)  routing T_15_20.sp4_h_l_11 <X> T_15_20.lc_trk_g0_6
 (0 3)  (762 323)  (762 323)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 3)  (764 323)  (764 323)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp4_h_l_11 <X> T_15_20.lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.sp4_h_l_11 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp4_h_l_11 <X> T_15_20.lc_trk_g0_6
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (25 8)  (787 328)  (787 328)  routing T_15_20.sp4_h_r_42 <X> T_15_20.lc_trk_g2_2
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 329)  (785 329)  routing T_15_20.sp4_h_r_42 <X> T_15_20.lc_trk_g2_2
 (24 9)  (786 329)  (786 329)  routing T_15_20.sp4_h_r_42 <X> T_15_20.lc_trk_g2_2
 (25 9)  (787 329)  (787 329)  routing T_15_20.sp4_h_r_42 <X> T_15_20.lc_trk_g2_2
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (18 11)  (780 331)  (780 331)  routing T_15_20.sp4_r_v_b_37 <X> T_15_20.lc_trk_g2_5
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_r_v_b_41 <X> T_15_20.lc_trk_g3_1
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (4 0)  (820 320)  (820 320)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_0
 (3 3)  (819 323)  (819 323)  routing T_16_20.sp12_v_b_0 <X> T_16_20.sp12_h_l_23
 (13 5)  (829 325)  (829 325)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_r_5
 (8 8)  (824 328)  (824 328)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_h_r_7
 (9 8)  (825 328)  (825 328)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_h_r_7
 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (6 9)  (822 329)  (822 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (9 10)  (825 330)  (825 330)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_h_l_42
 (6 13)  (822 333)  (822 333)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_h_r_9


LogicTile_17_20

 (14 0)  (888 320)  (888 320)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (25 0)  (899 320)  (899 320)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g0_2
 (14 1)  (888 321)  (888 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (15 1)  (889 321)  (889 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (16 1)  (890 321)  (890 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g0_2
 (25 1)  (899 321)  (899 321)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g0_2
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 323)  (876 323)  routing T_17_20.lc_trk_g0_0 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (14 10)  (888 330)  (888 330)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g2_4
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g2_4
 (15 11)  (889 331)  (889 331)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g2_4
 (16 11)  (890 331)  (890 331)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (892 331)  (892 331)  routing T_17_20.sp4_r_v_b_37 <X> T_17_20.lc_trk_g2_5
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 320)  (951 320)  routing T_18_20.sp12_h_r_11 <X> T_18_20.lc_trk_g0_3
 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 324)  (963 324)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_2
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 325)  (962 325)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_2
 (35 5)  (963 325)  (963 325)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 326)  (951 326)  routing T_18_20.sp4_v_b_23 <X> T_18_20.lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.sp4_v_b_23 <X> T_18_20.lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g1_6
 (14 7)  (942 327)  (942 327)  routing T_18_20.sp12_h_r_20 <X> T_18_20.lc_trk_g1_4
 (16 7)  (944 327)  (944 327)  routing T_18_20.sp12_h_r_20 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g1_6
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (14 10)  (942 330)  (942 330)  routing T_18_20.sp4_h_r_36 <X> T_18_20.lc_trk_g2_4
 (15 11)  (943 331)  (943 331)  routing T_18_20.sp4_h_r_36 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp4_h_r_36 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4


LogicTile_19_20

 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (18 1)  (1000 321)  (1000 321)  routing T_19_20.sp4_r_v_b_34 <X> T_19_20.lc_trk_g0_1
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 321)  (1010 321)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 321)  (1016 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.input_2_0
 (35 1)  (1017 321)  (1017 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (0 2)  (982 322)  (982 322)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (996 322)  (996 322)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g0_4
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (50 2)  (1032 322)  (1032 322)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (984 323)  (984 323)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g0_4
 (16 3)  (998 323)  (998 323)  routing T_19_20.sp4_v_t_1 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (43 3)  (1025 323)  (1025 323)  LC_1 Logic Functioning bit
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 324)  (1005 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (24 4)  (1006 324)  (1006 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.lft_op_2 <X> T_19_20.lc_trk_g1_2
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 325)  (1006 325)  routing T_19_20.lft_op_2 <X> T_19_20.lc_trk_g1_2
 (14 8)  (996 328)  (996 328)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g2_0
 (8 9)  (990 329)  (990 329)  routing T_19_20.sp4_v_t_41 <X> T_19_20.sp4_v_b_7
 (10 9)  (992 329)  (992 329)  routing T_19_20.sp4_v_t_41 <X> T_19_20.sp4_v_b_7
 (14 9)  (996 329)  (996 329)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g2_0
 (15 9)  (997 329)  (997 329)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g2_0
 (16 9)  (998 329)  (998 329)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 12)  (997 332)  (997 332)  routing T_19_20.rgt_op_1 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.rgt_op_1 <X> T_19_20.lc_trk_g3_1
 (21 12)  (1003 332)  (1003 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (24 12)  (1006 332)  (1006 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3


LogicTile_20_20

 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp4_v_b_22 <X> T_20_20.lc_trk_g0_6
 (24 3)  (1060 323)  (1060 323)  routing T_20_20.sp4_v_b_22 <X> T_20_20.lc_trk_g0_6
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 323)  (1069 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (35 3)  (1071 323)  (1071 323)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (13 4)  (1049 324)  (1049 324)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_b_5
 (12 5)  (1048 325)  (1048 325)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_b_5
 (25 8)  (1061 328)  (1061 328)  routing T_20_20.sp4_v_t_23 <X> T_20_20.lc_trk_g2_2
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 329)  (1059 329)  routing T_20_20.sp4_v_t_23 <X> T_20_20.lc_trk_g2_2
 (25 9)  (1061 329)  (1061 329)  routing T_20_20.sp4_v_t_23 <X> T_20_20.lc_trk_g2_2
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g2_5
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g2_5
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_20

 (13 4)  (1103 324)  (1103 324)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_v_b_5
 (5 6)  (1095 326)  (1095 326)  routing T_21_20.sp4_h_r_0 <X> T_21_20.sp4_h_l_38
 (4 7)  (1094 327)  (1094 327)  routing T_21_20.sp4_h_r_0 <X> T_21_20.sp4_h_l_38
 (11 11)  (1101 331)  (1101 331)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_45
 (6 12)  (1096 332)  (1096 332)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_b_9


LogicTile_23_20

 (13 15)  (1211 335)  (1211 335)  routing T_23_20.sp4_v_b_6 <X> T_23_20.sp4_h_l_46


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 320)  (1322 320)  routing T_25_20.sp4_v_b_1 <X> T_25_20.lc_trk_g0_1
 (17 0)  (1323 320)  (1323 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 320)  (1324 320)  routing T_25_20.sp4_v_b_1 <X> T_25_20.lc_trk_g0_1
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 322)  (1309 322)  routing T_25_20.sp12_v_t_23 <X> T_25_20.sp12_h_l_23
 (5 2)  (1311 322)  (1311 322)  routing T_25_20.sp4_v_b_0 <X> T_25_20.sp4_h_l_37
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 323)  (1315 323)  routing T_25_20.sp4_v_b_1 <X> T_25_20.sp4_v_t_36
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (8 6)  (1314 326)  (1314 326)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_h_l_41
 (9 6)  (1315 326)  (1315 326)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_h_l_41
 (10 6)  (1316 326)  (1316 326)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_h_l_41
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (38 8)  (1344 328)  (1344 328)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (12 10)  (1318 330)  (1318 330)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (11 11)  (1317 331)  (1317 331)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_45
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_v_b_29 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 334)  (1324 334)  routing T_25_20.sp4_v_b_29 <X> T_25_20.lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (3 6)  (1351 326)  (1351 326)  routing T_26_20.sp12_v_b_0 <X> T_26_20.sp12_v_t_23


LogicTile_5_19

 (3 6)  (237 310)  (237 310)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (3 7)  (237 311)  (237 311)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (3 14)  (237 318)  (237 318)  routing T_5_19.sp12_v_b_1 <X> T_5_19.sp12_v_t_22


LogicTile_7_19

 (3 14)  (345 318)  (345 318)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22
 (3 15)  (345 319)  (345 319)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22


RAM_Tile_8_19

 (5 1)  (401 305)  (401 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_b_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (4 2)  (400 306)  (400 306)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_37
 (19 2)  (415 306)  (415 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (5 3)  (401 307)  (401 307)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_37
 (8 5)  (404 309)  (404 309)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_b_4
 (17 7)  (413 311)  (413 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 8)  (423 312)  (423 312)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_bram/ram/WDATA_11
 (37 8)  (433 312)  (433 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (407 318)  (407 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (18 15)  (414 319)  (414 319)  routing T_8_19.sp4_r_v_b_45 <X> T_8_19.lc_trk_g3_5


LogicTile_9_19

 (11 2)  (449 306)  (449 306)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (13 2)  (451 306)  (451 306)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_h_r_8 <X> T_9_19.sp4_v_t_39
 (11 6)  (449 310)  (449 310)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (13 6)  (451 310)  (451 310)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (12 7)  (450 311)  (450 311)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (6 14)  (444 318)  (444 318)  routing T_9_19.sp4_v_b_6 <X> T_9_19.sp4_v_t_44
 (11 14)  (449 318)  (449 318)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_v_t_46
 (13 14)  (451 318)  (451 318)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_v_t_46
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (5 15)  (443 319)  (443 319)  routing T_9_19.sp4_v_b_6 <X> T_9_19.sp4_v_t_44
 (12 15)  (450 319)  (450 319)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_v_t_46


LogicTile_10_19

 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (44 1)  (536 305)  (536 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_v_b_23 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_v_b_23 <X> T_10_19.lc_trk_g0_7
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (44 3)  (536 307)  (536 307)  LC_1 Logic Functioning bit
 (0 4)  (492 308)  (492 308)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (506 308)  (506 308)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g1_0
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (0 5)  (492 309)  (492 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.bot_op_7 <X> T_10_19.lc_trk_g1_7
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g2_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.rgt_op_2 <X> T_10_19.lc_trk_g3_2
 (0 14)  (492 318)  (492 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (0 15)  (492 319)  (492 319)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 319)  (493 319)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit
 (44 15)  (536 319)  (536 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (44 1)  (590 305)  (590 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (567 306)  (567 306)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g0_7
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g0_7
 (0 3)  (546 307)  (546 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 3)  (548 307)  (548 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (0 4)  (546 308)  (546 308)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 4)  (547 308)  (547 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (1 5)  (547 309)  (547 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (44 5)  (590 309)  (590 309)  LC_2 Logic Functioning bit
 (14 6)  (560 310)  (560 310)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g1_4
 (15 6)  (561 310)  (561 310)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g1_5
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 7)  (561 311)  (561 311)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_v_b_42 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_v_b_42 <X> T_11_19.lc_trk_g2_2
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 319)  (546 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 319)  (547 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r


LogicTile_12_19

 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_v_b_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_v_b_1 <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 304)  (625 304)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g0_2
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (48 0)  (648 304)  (648 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (652 304)  (652 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 306)  (614 306)  routing T_12_19.sp4_v_b_4 <X> T_12_19.lc_trk_g0_4
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (648 306)  (648 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (4 3)  (604 307)  (604 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (6 3)  (606 307)  (606 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (16 3)  (616 307)  (616 307)  routing T_12_19.sp4_v_b_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_v_t_3 <X> T_12_19.lc_trk_g0_6
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (3 4)  (603 308)  (603 308)  routing T_12_19.sp12_v_t_23 <X> T_12_19.sp12_h_r_0
 (6 4)  (606 308)  (606 308)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_3
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (47 4)  (647 308)  (647 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (651 308)  (651 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_3
 (15 5)  (615 309)  (615 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (51 5)  (651 309)  (651 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 310)  (608 310)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_41
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (9 7)  (609 311)  (609 311)  routing T_12_19.sp4_v_b_4 <X> T_12_19.sp4_v_t_41
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (52 7)  (652 311)  (652 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (614 312)  (614 312)  routing T_12_19.sp12_v_b_0 <X> T_12_19.lc_trk_g2_0
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g2_1
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (14 9)  (614 313)  (614 313)  routing T_12_19.sp12_v_b_0 <X> T_12_19.lc_trk_g2_0
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp12_v_b_0 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp12_v_b_18 <X> T_12_19.lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp12_v_b_18 <X> T_12_19.lc_trk_g2_2
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (48 9)  (648 313)  (648 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (653 313)  (653 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 314)  (614 314)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g2_4
 (15 10)  (615 314)  (615 314)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (14 12)  (614 316)  (614 316)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g3_0
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp12_v_t_1 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 316)  (635 316)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_6
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (47 12)  (647 316)  (647 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (651 316)  (651 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp12_v_t_1 <X> T_12_19.lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp12_v_t_1 <X> T_12_19.lc_trk_g3_2
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 317)  (635 317)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_6
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 318)  (625 318)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g3_6
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (48 14)  (648 318)  (648 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (651 318)  (651 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 318)  (652 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (601 319)  (601 319)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_7
 (34 15)  (634 319)  (634 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_7
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (25 0)  (679 304)  (679 304)  routing T_13_19.bnr_op_2 <X> T_13_19.lc_trk_g0_2
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.bnr_op_2 <X> T_13_19.lc_trk_g0_2
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (675 306)  (675 306)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (654 307)  (654 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 3)  (656 307)  (656 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (21 3)  (675 307)  (675 307)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g0_7
 (0 4)  (654 308)  (654 308)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (0 5)  (654 309)  (654 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 5)  (655 309)  (655 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (3 6)  (657 310)  (657 310)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_v_t_23
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (665 311)  (665 311)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_h_l_40
 (13 7)  (667 311)  (667 311)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_h_l_40
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.bot_op_6 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (12 10)  (666 314)  (666 314)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_45
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp12_v_b_19 <X> T_13_19.lc_trk_g3_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (3 13)  (657 317)  (657 317)  routing T_13_19.sp12_h_l_22 <X> T_13_19.sp12_h_r_1
 (14 13)  (668 317)  (668 317)  routing T_13_19.sp4_r_v_b_40 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp12_v_b_19 <X> T_13_19.lc_trk_g3_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 318)  (666 318)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_46
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (0 15)  (654 319)  (654 319)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (13 15)  (667 319)  (667 319)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_46


LogicTile_14_19

 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_0
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (46 0)  (754 304)  (754 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_0
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (47 2)  (755 306)  (755 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.bot_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 307)  (742 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (3 7)  (711 311)  (711 311)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g3_2
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp12_v_t_0 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.sp12_v_t_1 <X> T_14_19.lc_trk_g3_2


LogicTile_15_19

 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_0
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (47 1)  (809 305)  (809 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (777 306)  (777 306)  routing T_15_19.bot_op_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.bot_op_7 <X> T_15_19.lc_trk_g0_7
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (48 2)  (810 306)  (810 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (5 4)  (767 308)  (767 308)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_h_r_3
 (25 4)  (787 308)  (787 308)  routing T_15_19.bnr_op_2 <X> T_15_19.lc_trk_g1_2
 (6 5)  (768 309)  (768 309)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_h_r_3
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.bnr_op_2 <X> T_15_19.lc_trk_g1_2
 (21 6)  (783 310)  (783 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (15 8)  (777 312)  (777 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (25 12)  (787 316)  (787 316)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g3_2
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (48 12)  (810 316)  (810 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g3_2
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (15 14)  (777 318)  (777 318)  routing T_15_19.sp12_v_t_2 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.sp12_v_t_2 <X> T_15_19.lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (18 15)  (780 319)  (780 319)  routing T_15_19.sp12_v_t_2 <X> T_15_19.lc_trk_g3_5
 (21 15)  (783 319)  (783 319)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7


LogicTile_16_19

 (4 0)  (820 304)  (820 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (6 0)  (822 304)  (822 304)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_0
 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (15 0)  (831 304)  (831 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.lft_op_1 <X> T_16_19.lc_trk_g0_1
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_0
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_0
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (4 2)  (820 306)  (820 306)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_v_t_37
 (6 2)  (822 306)  (822 306)  routing T_16_19.sp4_v_b_4 <X> T_16_19.sp4_v_t_37
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (51 2)  (867 306)  (867 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (830 307)  (830 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_v_t_1 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_r_v_b_29 <X> T_16_19.lc_trk_g0_5
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g0_6
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (3 4)  (819 308)  (819 308)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_h_r_0
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (51 4)  (867 308)  (867 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (819 309)  (819 309)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_h_r_0
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g1_2
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (8 6)  (824 310)  (824 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (14 6)  (830 310)  (830 310)  routing T_16_19.sp4_v_b_4 <X> T_16_19.lc_trk_g1_4
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (51 6)  (867 310)  (867 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (868 310)  (868 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp4_v_b_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp4_r_v_b_29 <X> T_16_19.lc_trk_g1_5
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (18 9)  (834 313)  (834 313)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.sp4_r_v_b_38 <X> T_16_19.lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (48 11)  (864 315)  (864 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g3_1
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (47 12)  (863 316)  (863 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 317)  (820 317)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_r_9
 (14 13)  (830 317)  (830 317)  routing T_16_19.tnl_op_0 <X> T_16_19.lc_trk_g3_0
 (15 13)  (831 317)  (831 317)  routing T_16_19.tnl_op_0 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g3_1
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (47 13)  (863 317)  (863 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (25 14)  (841 318)  (841 318)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (11 5)  (885 309)  (885 309)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_h_r_5
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g1_7
 (3 7)  (877 311)  (877 311)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_v_t_23
 (21 7)  (895 311)  (895 311)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g1_7
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g2_2
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 313)  (899 313)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g2_2
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (48 10)  (922 314)  (922 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (52 11)  (926 315)  (926 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (886 316)  (886 316)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_h_r_11
 (13 13)  (887 317)  (887 317)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_h_r_11


LogicTile_18_19

 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (928 306)  (928 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (934 306)  (934 306)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_v_t_37
 (25 2)  (953 306)  (953 306)  routing T_18_19.sp4_h_r_14 <X> T_18_19.lc_trk_g0_6
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (0 3)  (928 307)  (928 307)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 3)  (930 307)  (930 307)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (5 3)  (933 307)  (933 307)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_v_t_37
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 307)  (951 307)  routing T_18_19.sp4_h_r_14 <X> T_18_19.lc_trk_g0_6
 (24 3)  (952 307)  (952 307)  routing T_18_19.sp4_h_r_14 <X> T_18_19.lc_trk_g0_6
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (14 4)  (942 308)  (942 308)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (955 308)  (955 308)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (45 4)  (973 308)  (973 308)  LC_2 Logic Functioning bit
 (50 4)  (978 308)  (978 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (942 309)  (942 309)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (15 5)  (943 309)  (943 309)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (946 309)  (946 309)  routing T_18_19.sp4_r_v_b_25 <X> T_18_19.lc_trk_g1_1
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (51 5)  (979 309)  (979 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_l_23 <X> T_18_19.sp12_v_t_23
 (14 10)  (942 314)  (942 314)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 12)  (942 316)  (942 316)  routing T_18_19.bnl_op_0 <X> T_18_19.lc_trk_g3_0
 (15 12)  (943 316)  (943 316)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g3_1
 (16 12)  (944 316)  (944 316)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g3_1
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g3_1
 (25 12)  (953 316)  (953 316)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2
 (14 13)  (942 317)  (942 317)  routing T_18_19.bnl_op_0 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 317)  (951 317)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2
 (25 13)  (953 317)  (953 317)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2


LogicTile_19_19

 (5 7)  (987 311)  (987 311)  routing T_19_19.sp4_h_l_38 <X> T_19_19.sp4_v_t_38
 (4 12)  (986 316)  (986 316)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_v_b_9
 (3 15)  (985 319)  (985 319)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_v_t_22


LogicTile_20_19

 (14 0)  (1050 304)  (1050 304)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (41 0)  (1077 304)  (1077 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp12_h_r_0 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (43 1)  (1079 305)  (1079 305)  LC_0 Logic Functioning bit
 (52 1)  (1088 305)  (1088 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (3 5)  (1039 309)  (1039 309)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_h_r_0
 (11 5)  (1047 309)  (1047 309)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_h_r_5
 (13 5)  (1049 309)  (1049 309)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_h_r_5
 (14 5)  (1050 309)  (1050 309)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g1_0
 (16 5)  (1052 309)  (1052 309)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp12_h_l_12 <X> T_20_19.lc_trk_g1_7
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 310)  (1070 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (47 7)  (1083 311)  (1083 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 313)  (1059 313)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (25 12)  (1061 316)  (1061 316)  routing T_20_19.sp4_v_b_26 <X> T_20_19.lc_trk_g3_2
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1059 317)  (1059 317)  routing T_20_19.sp4_v_b_26 <X> T_20_19.lc_trk_g3_2
 (3 15)  (1039 319)  (1039 319)  routing T_20_19.sp12_h_l_22 <X> T_20_19.sp12_v_t_22


LogicTile_21_19

 (8 0)  (1098 304)  (1098 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (10 0)  (1100 304)  (1100 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (8 8)  (1098 312)  (1098 312)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_h_r_7
 (10 8)  (1100 312)  (1100 312)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_h_r_7
 (11 10)  (1101 314)  (1101 314)  routing T_21_19.sp4_v_b_5 <X> T_21_19.sp4_v_t_45
 (12 11)  (1102 315)  (1102 315)  routing T_21_19.sp4_v_b_5 <X> T_21_19.sp4_v_t_45
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23
 (9 14)  (1153 318)  (1153 318)  routing T_22_19.sp4_h_r_7 <X> T_22_19.sp4_h_l_47
 (10 14)  (1154 318)  (1154 318)  routing T_22_19.sp4_h_r_7 <X> T_22_19.sp4_h_l_47


LogicTile_24_19

 (13 4)  (1265 308)  (1265 308)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_b_5
 (26 4)  (1278 308)  (1278 308)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 308)  (1279 308)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 308)  (1286 308)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 308)  (1288 308)  LC_2 Logic Functioning bit
 (38 4)  (1290 308)  (1290 308)  LC_2 Logic Functioning bit
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (43 4)  (1295 308)  (1295 308)  LC_2 Logic Functioning bit
 (47 4)  (1299 308)  (1299 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (1263 309)  (1263 309)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_h_r_5
 (12 5)  (1264 309)  (1264 309)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_b_5
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1278 309)  (1278 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 309)  (1279 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 309)  (1280 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 309)  (1282 309)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 309)  (1283 309)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 309)  (1289 309)  LC_2 Logic Functioning bit
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (41 5)  (1293 309)  (1293 309)  LC_2 Logic Functioning bit
 (43 5)  (1295 309)  (1295 309)  LC_2 Logic Functioning bit
 (25 12)  (1277 316)  (1277 316)  routing T_24_19.sp4_v_b_26 <X> T_24_19.lc_trk_g3_2
 (22 13)  (1274 317)  (1274 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1275 317)  (1275 317)  routing T_24_19.sp4_v_b_26 <X> T_24_19.lc_trk_g3_2
 (21 14)  (1273 318)  (1273 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7
 (22 14)  (1274 318)  (1274 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 318)  (1275 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7
 (24 14)  (1276 318)  (1276 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7


RAM_Tile_25_19

 (14 0)  (1320 304)  (1320 304)  routing T_25_19.sp4_h_r_16 <X> T_25_19.lc_trk_g0_0
 (19 0)  (1325 304)  (1325 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 305)  (1320 305)  routing T_25_19.sp4_h_r_16 <X> T_25_19.lc_trk_g0_0
 (15 1)  (1321 305)  (1321 305)  routing T_25_19.sp4_h_r_16 <X> T_25_19.lc_trk_g0_0
 (16 1)  (1322 305)  (1322 305)  routing T_25_19.sp4_h_r_16 <X> T_25_19.lc_trk_g0_0
 (17 1)  (1323 305)  (1323 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (19 1)  (1325 305)  (1325 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (3 2)  (1309 306)  (1309 306)  routing T_25_19.sp12_v_t_23 <X> T_25_19.sp12_h_l_23
 (12 2)  (1318 306)  (1318 306)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g0_0 <X> T_25_19.wire_bram/ram/RCLK
 (8 3)  (1314 307)  (1314 307)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_t_36
 (11 3)  (1317 307)  (1317 307)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (13 3)  (1319 307)  (1319 307)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (11 6)  (1317 310)  (1317 310)  routing T_25_19.sp4_h_r_11 <X> T_25_19.sp4_v_t_40
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_h_r_11 <X> T_25_19.sp4_v_t_40
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_h_r_11 <X> T_25_19.sp4_v_t_40
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g2_5 <X> T_25_19.wire_bram/ram/WDATA_11
 (38 8)  (1344 312)  (1344 312)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (17 10)  (1323 314)  (1323 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (8 11)  (1314 315)  (1314 315)  routing T_25_19.sp4_h_l_42 <X> T_25_19.sp4_v_t_42
 (14 11)  (1320 315)  (1320 315)  routing T_25_19.sp4_r_v_b_36 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (13 14)  (1319 318)  (1319 318)  routing T_25_19.sp4_v_b_11 <X> T_25_19.sp4_v_t_46
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22


LogicTile_26_19

 (19 0)  (1367 304)  (1367 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 10)  (1356 314)  (1356 314)  routing T_26_19.sp4_v_t_36 <X> T_26_19.sp4_h_l_42
 (9 10)  (1357 314)  (1357 314)  routing T_26_19.sp4_v_t_36 <X> T_26_19.sp4_h_l_42
 (10 10)  (1358 314)  (1358 314)  routing T_26_19.sp4_v_t_36 <X> T_26_19.sp4_h_l_42
 (2 12)  (1350 316)  (1350 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit
 (4 15)  (13 303)  (13 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (5 15)  (12 303)  (12 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (7 15)  (10 303)  (10 303)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_6_18

 (8 1)  (296 289)  (296 289)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_b_1
 (8 3)  (296 291)  (296 291)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_36
 (9 3)  (297 291)  (297 291)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_36
 (5 9)  (293 297)  (293 297)  routing T_6_18.sp4_h_r_6 <X> T_6_18.sp4_v_b_6


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (16 0)  (358 288)  (358 288)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (360 289)  (360 289)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g0_1
 (0 2)  (342 290)  (342 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (356 290)  (356 290)  routing T_7_18.sp4_h_l_1 <X> T_7_18.lc_trk_g0_4
 (0 3)  (342 291)  (342 291)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 3)  (344 291)  (344 291)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (15 3)  (357 291)  (357 291)  routing T_7_18.sp4_h_l_1 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_h_l_1 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (0 5)  (342 293)  (342 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (343 293)  (343 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (5 5)  (347 293)  (347 293)  routing T_7_18.sp4_h_r_3 <X> T_7_18.sp4_v_b_3
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_h_r_3 <X> T_7_18.lc_trk_g1_3
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (45 8)  (387 296)  (387 296)  LC_4 Logic Functioning bit
 (8 9)  (350 297)  (350 297)  routing T_7_18.sp4_h_r_7 <X> T_7_18.sp4_v_b_7
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (41 9)  (383 297)  (383 297)  LC_4 Logic Functioning bit
 (43 9)  (385 297)  (385 297)  LC_4 Logic Functioning bit
 (48 9)  (390 297)  (390 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 290)  (418 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (419 290)  (419 290)  routing T_8_18.sp4_v_t_10 <X> T_8_18.lc_trk_g0_7
 (24 2)  (420 290)  (420 290)  routing T_8_18.sp4_v_t_10 <X> T_8_18.lc_trk_g0_7
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (8 5)  (404 293)  (404 293)  routing T_8_18.sp4_h_r_4 <X> T_8_18.sp4_v_b_4
 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_3
 (37 8)  (433 296)  (433 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_3
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 302)  (411 302)  routing T_8_18.sp4_h_r_37 <X> T_8_18.lc_trk_g3_5
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_h_r_37 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 302)  (414 302)  routing T_8_18.sp4_h_r_37 <X> T_8_18.lc_trk_g3_5
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (44 1)  (482 289)  (482 289)  LC_0 Logic Functioning bit
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (37 2)  (475 290)  (475 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (39 2)  (477 290)  (477 290)  LC_1 Logic Functioning bit
 (45 2)  (483 290)  (483 290)  LC_1 Logic Functioning bit
 (0 3)  (438 291)  (438 291)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 3)  (440 291)  (440 291)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (4 3)  (442 291)  (442 291)  routing T_9_18.sp4_h_r_4 <X> T_9_18.sp4_h_l_37
 (6 3)  (444 291)  (444 291)  routing T_9_18.sp4_h_r_4 <X> T_9_18.sp4_h_l_37
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (37 3)  (475 291)  (475 291)  LC_1 Logic Functioning bit
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (0 4)  (438 292)  (438 292)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (1 4)  (439 292)  (439 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 292)  (453 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (16 4)  (454 292)  (454 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 292)  (456 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (0 5)  (438 293)  (438 293)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (1 5)  (439 293)  (439 293)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (18 5)  (456 293)  (456 293)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (13 6)  (451 294)  (451 294)  routing T_9_18.sp4_v_b_5 <X> T_9_18.sp4_v_t_40
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (8 7)  (446 295)  (446 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.sp4_v_t_41
 (9 7)  (447 295)  (447 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.sp4_v_t_41
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (44 7)  (482 295)  (482 295)  LC_3 Logic Functioning bit
 (13 8)  (451 296)  (451 296)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_v_b_8
 (14 8)  (452 296)  (452 296)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g2_0
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (44 9)  (482 297)  (482 297)  LC_4 Logic Functioning bit
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g2_5
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.wire_logic_cluster/lc_1/out <X> T_9_18.lc_trk_g3_1
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (21 13)  (459 301)  (459 301)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (0 14)  (438 302)  (438 302)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 302)  (452 302)  routing T_9_18.sp4_v_t_17 <X> T_9_18.lc_trk_g3_4
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (1 15)  (439 303)  (439 303)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp4_v_t_17 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (38 15)  (476 303)  (476 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (44 15)  (482 303)  (482 303)  LC_7 Logic Functioning bit
 (46 15)  (484 303)  (484 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_18

 (5 0)  (497 288)  (497 288)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_r_0
 (11 0)  (503 288)  (503 288)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_v_b_2
 (13 0)  (505 288)  (505 288)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_v_b_2
 (6 1)  (498 289)  (498 289)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_r_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp12_h_r_10 <X> T_10_18.lc_trk_g0_2
 (0 2)  (492 290)  (492 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (500 290)  (500 290)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_h_l_36
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (15 3)  (507 291)  (507 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (44 3)  (536 291)  (536 291)  LC_1 Logic Functioning bit
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 292)  (513 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (8 5)  (500 293)  (500 293)  routing T_10_18.sp4_h_r_4 <X> T_10_18.sp4_v_b_4
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (44 5)  (536 293)  (536 293)  LC_2 Logic Functioning bit
 (47 5)  (539 293)  (539 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g2_1
 (5 9)  (497 297)  (497 297)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_b_6
 (15 9)  (507 297)  (507 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (4 10)  (496 298)  (496 298)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_t_43
 (5 11)  (497 299)  (497 299)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_t_43
 (6 11)  (498 299)  (498 299)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_h_l_43
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (1 15)  (493 303)  (493 303)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (14 1)  (560 289)  (560 289)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g0_0
 (15 1)  (561 289)  (561 289)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (0 3)  (546 291)  (546 291)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 3)  (548 291)  (548 291)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (15 3)  (561 291)  (561 291)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (16 3)  (562 291)  (562 291)  routing T_11_18.sp4_h_l_1 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 292)  (567 292)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 292)  (569 292)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g1_3
 (24 4)  (570 292)  (570 292)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g1_3
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (0 5)  (546 293)  (546 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (21 5)  (567 293)  (567 293)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g1_3
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (44 5)  (590 293)  (590 293)  LC_2 Logic Functioning bit
 (21 6)  (567 294)  (567 294)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (550 295)  (550 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_h_l_38
 (6 7)  (552 295)  (552 295)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_h_l_38
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g2_1
 (8 9)  (554 297)  (554 297)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_b_7
 (8 10)  (554 298)  (554 298)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_h_l_42
 (25 10)  (571 298)  (571 298)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (52 10)  (598 298)  (598 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (554 299)  (554 299)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_42
 (9 11)  (555 299)  (555 299)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_42
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (15 12)  (561 300)  (561 300)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g3_1
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g3_1
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g3_1
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (44 13)  (590 301)  (590 301)  LC_6 Logic Functioning bit
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (1 15)  (547 303)  (547 303)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (44 15)  (590 303)  (590 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (21 0)  (621 288)  (621 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g0_2
 (10 1)  (610 289)  (610 289)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_v_b_1
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (19 1)  (619 289)  (619 289)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g0_4
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (47 2)  (647 290)  (647 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g0_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (44 3)  (644 291)  (644 291)  LC_1 Logic Functioning bit
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (8 6)  (608 294)  (608 294)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_h_l_41
 (10 6)  (610 294)  (610 294)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_h_l_41
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (9 7)  (609 295)  (609 295)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_v_t_41
 (10 7)  (610 295)  (610 295)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_v_t_41
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (44 7)  (644 295)  (644 295)  LC_3 Logic Functioning bit
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (11 11)  (611 299)  (611 299)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_h_l_45
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (44 11)  (644 299)  (644 299)  LC_5 Logic Functioning bit
 (4 12)  (604 300)  (604 300)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_v_b_9
 (21 12)  (621 300)  (621 300)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g3_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g3_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (44 13)  (644 301)  (644 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 302)  (625 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_18

 (12 4)  (666 292)  (666 292)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_5
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (11 5)  (665 293)  (665 293)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_5
 (18 5)  (672 293)  (672 293)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g1_1
 (10 6)  (664 294)  (664 294)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_l_41
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g1_6
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (53 13)  (707 301)  (707 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_14_18

 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g0_2
 (8 2)  (716 290)  (716 290)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_h_l_36
 (10 2)  (718 290)  (718 290)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_h_l_36
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (15 2)  (723 290)  (723 290)  routing T_14_18.bot_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.bot_op_6 <X> T_14_18.lc_trk_g0_6
 (12 4)  (720 292)  (720 292)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (48 4)  (756 292)  (756 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (719 293)  (719 293)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (10 6)  (718 294)  (718 294)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_l_41
 (11 6)  (719 294)  (719 294)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_v_t_40
 (13 6)  (721 294)  (721 294)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_v_t_40
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.sp4_r_v_b_30 <X> T_14_18.lc_trk_g1_6
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_r_v_b_33 <X> T_14_18.lc_trk_g2_1
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp12_v_t_10 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (48 10)  (756 298)  (756 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (712 299)  (712 299)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_h_l_43
 (6 11)  (714 299)  (714 299)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_h_l_43
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 299)  (755 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (52 12)  (760 300)  (760 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (48 14)  (756 302)  (756 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp12_v_b_14 <X> T_14_18.lc_trk_g3_6
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (46 15)  (754 303)  (754 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (25 2)  (787 290)  (787 290)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g0_6
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (48 2)  (810 290)  (810 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_36
 (10 3)  (772 291)  (772 291)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_36
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (21 4)  (783 292)  (783 292)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 292)  (785 292)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g1_3
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g1_3
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp4_v_b_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.sp4_v_b_5 <X> T_15_18.lc_trk_g1_5
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g1_6
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_v_t_3 <X> T_15_18.lc_trk_g1_6
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp12_v_b_8 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp12_v_t_10 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (52 11)  (814 299)  (814 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (767 300)  (767 300)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_r_9
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (52 12)  (814 300)  (814 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (768 301)  (768 301)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_r_9
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp12_v_t_9 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp12_v_t_2 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp12_v_t_2 <X> T_15_18.lc_trk_g3_5
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_l_22 <X> T_15_18.sp12_v_t_22
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp12_v_t_2 <X> T_15_18.lc_trk_g3_5
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit
 (53 15)  (815 303)  (815 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_18

 (4 0)  (820 288)  (820 288)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 291)  (816 291)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g1_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (51 4)  (867 292)  (867 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (868 292)  (868 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (869 292)  (869 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp12_h_l_17 <X> T_16_18.lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.sp12_h_l_17 <X> T_16_18.lc_trk_g1_2
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (44 5)  (860 293)  (860 293)  LC_2 Logic Functioning bit
 (46 5)  (862 293)  (862 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (863 293)  (863 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 10)  (828 298)  (828 298)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_l_45
 (11 11)  (827 299)  (827 299)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_l_45
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_b_9
 (8 12)  (824 300)  (824 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (9 12)  (825 300)  (825 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (10 12)  (826 300)  (826 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (15 12)  (831 300)  (831 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 302)  (831 302)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g3_5
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 303)  (816 303)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g3_5


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (25 2)  (899 290)  (899 290)  routing T_17_18.sp4_v_b_6 <X> T_17_18.lc_trk_g0_6
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_v_b_6 <X> T_17_18.lc_trk_g0_6
 (11 5)  (885 293)  (885 293)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_h_r_5
 (5 7)  (879 295)  (879 295)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_t_38
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 298)  (897 298)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g2_7
 (21 11)  (895 299)  (895 299)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g2_7
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9
 (6 12)  (880 300)  (880 300)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_v_b_9
 (3 14)  (877 302)  (877 302)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_v_t_22


LogicTile_18_18

 (2 12)  (930 300)  (930 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_18

 (4 4)  (986 292)  (986 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (6 4)  (988 292)  (988 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (6 13)  (988 301)  (988 301)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_h_r_9
 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (10 15)  (992 303)  (992 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47


LogicTile_20_18

 (9 0)  (1045 288)  (1045 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (10 0)  (1046 288)  (1046 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (15 0)  (1051 288)  (1051 288)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 288)  (1060 288)  routing T_20_18.bot_op_3 <X> T_20_18.lc_trk_g0_3
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 291)  (1038 291)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.bnr_op_1 <X> T_20_18.lc_trk_g1_1
 (14 5)  (1050 293)  (1050 293)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g1_0
 (16 5)  (1052 293)  (1052 293)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1054 293)  (1054 293)  routing T_20_18.bnr_op_1 <X> T_20_18.lc_trk_g1_1
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.sp4_h_l_9 <X> T_20_18.lc_trk_g1_4
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 294)  (1060 294)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g1_7
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (42 6)  (1078 294)  (1078 294)  LC_3 Logic Functioning bit
 (14 7)  (1050 295)  (1050 295)  routing T_20_18.sp4_h_l_9 <X> T_20_18.lc_trk_g1_4
 (15 7)  (1051 295)  (1051 295)  routing T_20_18.sp4_h_l_9 <X> T_20_18.lc_trk_g1_4
 (16 7)  (1052 295)  (1052 295)  routing T_20_18.sp4_h_l_9 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (1057 295)  (1057 295)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g1_7
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 295)  (1068 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 295)  (1070 295)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.input_2_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 296)  (1066 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (50 8)  (1086 296)  (1086 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 296)  (1087 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (1067 297)  (1067 297)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp12_v_b_12 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp4_r_v_b_37 <X> T_20_18.lc_trk_g2_5
 (15 12)  (1051 300)  (1051 300)  routing T_20_18.sp4_v_t_28 <X> T_20_18.lc_trk_g3_1
 (16 12)  (1052 300)  (1052 300)  routing T_20_18.sp4_v_t_28 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 302)  (1064 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 302)  (1067 302)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (37 14)  (1073 302)  (1073 302)  LC_7 Logic Functioning bit
 (38 14)  (1074 302)  (1074 302)  LC_7 Logic Functioning bit
 (41 14)  (1077 302)  (1077 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (51 14)  (1087 302)  (1087 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (1044 303)  (1044 303)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_v_t_47
 (27 15)  (1063 303)  (1063 303)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 303)  (1068 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (39 15)  (1075 303)  (1075 303)  LC_7 Logic Functioning bit
 (40 15)  (1076 303)  (1076 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (11 3)  (1101 291)  (1101 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_39
 (13 3)  (1103 291)  (1103 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_39
 (11 5)  (1101 293)  (1101 293)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_h_r_5
 (10 9)  (1100 297)  (1100 297)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_b_7
 (13 12)  (1103 300)  (1103 300)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_b_11
 (12 13)  (1102 301)  (1102 301)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_b_11


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 290)  (1318 290)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (19 2)  (1325 290)  (1325 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 291)  (1317 291)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (13 3)  (1319 291)  (1319 291)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (12 7)  (1318 295)  (1318 295)  routing T_25_18.sp4_h_l_40 <X> T_25_18.sp4_v_t_40
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (38 9)  (1344 297)  (1344 297)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (5 10)  (1311 298)  (1311 298)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (14 10)  (1320 298)  (1320 298)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g2_4
 (4 11)  (1310 299)  (1310 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (6 11)  (1312 299)  (1312 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (14 11)  (1320 299)  (1320 299)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g2_4
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (14 15)  (1320 303)  (1320 303)  routing T_25_18.sp12_v_t_19 <X> T_25_18.lc_trk_g3_4
 (16 15)  (1322 303)  (1322 303)  routing T_25_18.sp12_v_t_19 <X> T_25_18.lc_trk_g3_4
 (17 15)  (1323 303)  (1323 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4


LogicTile_26_18

 (4 0)  (1352 288)  (1352 288)  routing T_26_18.sp4_v_t_41 <X> T_26_18.sp4_v_b_0
 (6 0)  (1354 288)  (1354 288)  routing T_26_18.sp4_v_t_41 <X> T_26_18.sp4_v_b_0
 (9 1)  (1357 289)  (1357 289)  routing T_26_18.sp4_v_t_36 <X> T_26_18.sp4_v_b_1
 (6 14)  (1354 302)  (1354 302)  routing T_26_18.sp4_v_b_6 <X> T_26_18.sp4_v_t_44
 (4 15)  (1352 303)  (1352 303)  routing T_26_18.sp4_v_b_4 <X> T_26_18.sp4_h_l_44
 (5 15)  (1353 303)  (1353 303)  routing T_26_18.sp4_v_b_6 <X> T_26_18.sp4_v_t_44


IO_Tile_0_17

 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 12)  (5 284)  (5 284)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_t_15


LogicTile_1_17

 (5 10)  (23 282)  (23 282)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43
 (4 11)  (22 283)  (22 283)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43


LogicTile_2_17

 (19 15)  (91 287)  (91 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_17

 (3 6)  (183 278)  (183 278)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23
 (3 7)  (183 279)  (183 279)  routing T_4_17.sp12_h_r_0 <X> T_4_17.sp12_v_t_23
 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_l_42


LogicTile_7_17

 (25 0)  (367 272)  (367 272)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 273)  (365 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g0_2
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (357 274)  (357 274)  routing T_7_17.bot_op_5 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (2 3)  (344 275)  (344 275)  routing T_7_17.lc_trk_g0_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 4)  (343 276)  (343 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (1 5)  (343 277)  (343 277)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (44 5)  (386 277)  (386 277)  LC_2 Logic Functioning bit
 (46 5)  (388 277)  (388 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 11)  (356 283)  (356 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (15 11)  (357 283)  (357 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (16 11)  (358 283)  (358 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (17 11)  (359 283)  (359 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (342 286)  (342 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 287)  (343 287)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (22 5)  (418 277)  (418 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 277)  (419 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (25 5)  (421 277)  (421 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (8 7)  (404 279)  (404 279)  routing T_8_17.sp4_v_b_1 <X> T_8_17.sp4_v_t_41
 (10 7)  (406 279)  (406 279)  routing T_8_17.sp4_v_b_1 <X> T_8_17.sp4_v_t_41
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 286)  (413 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (6 0)  (444 272)  (444 272)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_b_0
 (14 0)  (452 272)  (452 272)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (14 1)  (452 273)  (452 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g0_2
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g0_0 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (0 4)  (438 276)  (438 276)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 276)  (453 276)  routing T_9_17.bot_op_1 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 5)  (438 277)  (438 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (12 5)  (450 277)  (450 277)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_b_5
 (8 6)  (446 278)  (446 278)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_41
 (10 6)  (448 278)  (448 278)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_41
 (15 6)  (453 278)  (453 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (16 6)  (454 278)  (454 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (456 279)  (456 279)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (5 12)  (443 284)  (443 284)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_9
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (0 15)  (438 287)  (438 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 287)  (439 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (53 15)  (491 287)  (491 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_17

 (25 0)  (517 272)  (517 272)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (25 1)  (517 273)  (517 273)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g0_2
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (2 3)  (494 275)  (494 275)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (44 5)  (536 277)  (536 277)  LC_2 Logic Functioning bit
 (15 6)  (507 278)  (507 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (16 6)  (508 278)  (508 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (18 7)  (510 279)  (510 279)  routing T_10_17.sp4_h_r_21 <X> T_10_17.lc_trk_g1_5
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (44 7)  (536 279)  (536 279)  LC_3 Logic Functioning bit
 (15 8)  (507 280)  (507 280)  routing T_10_17.sp4_h_r_41 <X> T_10_17.lc_trk_g2_1
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_h_r_41 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.sp4_h_r_41 <X> T_10_17.lc_trk_g2_1
 (25 8)  (517 280)  (517 280)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g2_2
 (14 9)  (506 281)  (506 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (15 9)  (507 281)  (507 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (510 281)  (510 281)  routing T_10_17.sp4_h_r_41 <X> T_10_17.lc_trk_g2_1
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 10)  (500 282)  (500 282)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_h_l_42
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 287)  (492 287)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/s_r


LogicTile_11_17

 (25 0)  (571 272)  (571 272)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (14 1)  (560 273)  (560 273)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g0_0
 (15 1)  (561 273)  (561 273)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 273)  (569 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (0 2)  (546 274)  (546 274)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 275)  (548 275)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (14 6)  (560 278)  (560 278)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (560 280)  (560 280)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (46 10)  (592 282)  (592 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (549 283)  (549 283)  routing T_11_17.sp12_v_b_1 <X> T_11_17.sp12_h_l_22
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (44 11)  (590 283)  (590 283)  LC_5 Logic Functioning bit
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (44 13)  (590 285)  (590 285)  LC_6 Logic Functioning bit
 (0 14)  (546 286)  (546 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 286)  (549 286)  routing T_11_17.sp12_v_b_1 <X> T_11_17.sp12_v_t_22
 (15 14)  (561 286)  (561 286)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (0 15)  (546 287)  (546 287)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 287)  (547 287)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g3_5
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit
 (44 15)  (590 287)  (590 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (4 0)  (604 272)  (604 272)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_0
 (5 1)  (605 273)  (605 273)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_37
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (3 3)  (603 275)  (603 275)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_l_23
 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_37
 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (9 3)  (609 275)  (609 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_t_23 <X> T_12_17.sp12_h_r_0
 (8 4)  (608 276)  (608 276)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_r_4
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_r_4
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g1_4
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_40
 (13 7)  (613 279)  (613 279)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_40
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (25 12)  (625 284)  (625 284)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g3_2
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 285)  (623 285)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g3_2
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (47 14)  (647 286)  (647 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_7
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (48 15)  (648 287)  (648 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 287)  (651 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_17

 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (48 1)  (702 273)  (702 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (4 4)  (658 276)  (658 276)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (6 4)  (660 276)  (660 276)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (12 5)  (666 277)  (666 277)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_b_5
 (11 6)  (665 278)  (665 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_40
 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp12_v_b_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp12_v_b_1 <X> T_13_17.lc_trk_g2_1
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (18 9)  (672 281)  (672 281)  routing T_13_17.sp12_v_b_1 <X> T_13_17.lc_trk_g2_1
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g2_2
 (8 10)  (662 282)  (662 282)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_42
 (10 10)  (664 282)  (664 282)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_42
 (12 10)  (666 282)  (666 282)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_45
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_v_t_17 <X> T_13_17.lc_trk_g2_4
 (13 11)  (667 283)  (667 283)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_45
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_17 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (8 12)  (662 284)  (662 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (9 12)  (663 284)  (663 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g3_2
 (9 13)  (663 285)  (663 285)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_v_b_10
 (10 13)  (664 285)  (664 285)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_v_b_10
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g3_2
 (3 14)  (657 286)  (657 286)  routing T_13_17.sp12_v_b_1 <X> T_13_17.sp12_v_t_22


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_0
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (15 1)  (723 273)  (723 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (723 274)  (723 274)  routing T_14_17.sp4_v_b_21 <X> T_14_17.lc_trk_g0_5
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_v_b_21 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 275)  (708 275)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (4 4)  (712 276)  (712 276)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_v_b_3
 (6 4)  (714 276)  (714 276)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_v_b_3
 (14 4)  (722 276)  (722 276)  routing T_14_17.sp4_v_b_8 <X> T_14_17.lc_trk_g1_0
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_v_b_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_v_b_1 <X> T_14_17.lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 276)  (733 276)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (717 277)  (717 277)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_v_b_4
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_v_b_4
 (12 5)  (720 277)  (720 277)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_v_b_5
 (14 5)  (722 277)  (722 277)  routing T_14_17.sp4_v_b_8 <X> T_14_17.lc_trk_g1_0
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp4_v_b_8 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (47 5)  (755 277)  (755 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (46 6)  (754 278)  (754 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 278)  (756 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (760 278)  (760 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (761 278)  (761 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (21 7)  (729 279)  (729 279)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.input_2_3
 (48 7)  (756 279)  (756 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (761 279)  (761 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.sp4_v_b_26 <X> T_14_17.lc_trk_g2_2
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (19 9)  (727 281)  (727 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_26 <X> T_14_17.lc_trk_g2_2
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.input_2_4
 (35 9)  (743 281)  (743 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (52 9)  (760 281)  (760 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (716 282)  (716 282)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_h_l_42
 (9 10)  (717 282)  (717 282)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_h_l_42
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.bnl_op_7 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (46 10)  (754 282)  (754 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (21 11)  (729 283)  (729 283)  routing T_14_17.bnl_op_7 <X> T_14_17.lc_trk_g2_7
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (21 12)  (729 284)  (729 284)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g3_3
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_6
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (48 12)  (756 284)  (756 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 285)  (742 285)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (47 13)  (755 285)  (755 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g3_5
 (25 14)  (733 286)  (733 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_17

 (21 0)  (783 272)  (783 272)  routing T_15_17.sp4_v_b_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_3 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (46 0)  (808 272)  (808 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (810 272)  (810 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (815 272)  (815 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_1
 (10 1)  (772 273)  (772 273)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_1
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp4_v_b_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.sp4_v_b_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp4_v_b_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_v_b_7 <X> T_15_17.lc_trk_g0_7
 (2 3)  (764 275)  (764 275)  routing T_15_17.lc_trk_g0_0 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 276)  (783 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (810 276)  (810 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (762 277)  (762 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (47 5)  (809 277)  (809 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 277)  (810 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 277)  (813 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (814 277)  (814 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_v_b_0 <X> T_15_17.sp12_v_t_23
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (4 8)  (766 280)  (766 280)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_6
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_6
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (46 8)  (808 280)  (808 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (46 9)  (808 281)  (808 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (810 281)  (810 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (776 282)  (776 282)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g2_4
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g2_7
 (15 11)  (777 283)  (777 283)  routing T_15_17.rgt_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (783 283)  (783 283)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g2_7
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5


LogicTile_16_17

 (4 0)  (820 272)  (820 272)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_v_b_0
 (5 0)  (821 272)  (821 272)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_h_r_0
 (6 0)  (822 272)  (822 272)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_v_b_0
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (841 272)  (841 272)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g0_2
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (4 1)  (820 273)  (820 273)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_h_r_0
 (8 1)  (824 273)  (824 273)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_v_b_1
 (10 1)  (826 273)  (826 273)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_v_b_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g0_2
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (51 1)  (867 273)  (867 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 274)  (816 274)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (2 3)  (818 275)  (818 275)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (15 3)  (831 275)  (831 275)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 276)  (820 276)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (6 4)  (822 276)  (822 276)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (8 4)  (824 276)  (824 276)  routing T_16_17.sp4_v_b_10 <X> T_16_17.sp4_h_r_4
 (9 4)  (825 276)  (825 276)  routing T_16_17.sp4_v_b_10 <X> T_16_17.sp4_h_r_4
 (10 4)  (826 276)  (826 276)  routing T_16_17.sp4_v_b_10 <X> T_16_17.sp4_h_r_4
 (14 4)  (830 276)  (830 276)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (5 5)  (821 277)  (821 277)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_3
 (9 5)  (825 277)  (825 277)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_v_b_4
 (15 5)  (831 277)  (831 277)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (51 5)  (867 277)  (867 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (46 6)  (862 278)  (862 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp12_v_t_2 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.sp12_v_t_2 <X> T_16_17.lc_trk_g2_5
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (46 10)  (862 282)  (862 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (834 283)  (834 283)  routing T_16_17.sp12_v_t_2 <X> T_16_17.lc_trk_g2_5
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp12_v_b_11 <X> T_16_17.lc_trk_g3_3
 (4 13)  (820 285)  (820 285)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_h_r_9
 (6 13)  (822 285)  (822 285)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_h_r_9
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (51 14)  (867 286)  (867 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (816 287)  (816 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_l_44
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (21 0)  (895 272)  (895 272)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 272)  (897 272)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g0_3
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_0
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (53 2)  (927 274)  (927 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (889 275)  (889 275)  routing T_17_17.sp4_v_t_9 <X> T_17_17.lc_trk_g0_4
 (16 3)  (890 275)  (890 275)  routing T_17_17.sp4_v_t_9 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (46 3)  (920 275)  (920 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (921 275)  (921 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 275)  (922 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (885 276)  (885 276)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (13 4)  (887 276)  (887 276)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (18 5)  (892 277)  (892 277)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (11 6)  (885 278)  (885 278)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_v_t_40
 (12 6)  (886 278)  (886 278)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_40
 (13 6)  (887 278)  (887 278)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_v_t_40
 (3 7)  (877 279)  (877 279)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (11 7)  (885 279)  (885 279)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_40
 (12 7)  (886 279)  (886 279)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_v_t_40
 (10 9)  (884 281)  (884 281)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_b_7
 (11 13)  (885 285)  (885 285)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_11


LogicTile_18_17

 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (942 274)  (942 274)  routing T_18_17.sp4_h_l_9 <X> T_18_17.lc_trk_g0_4
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (42 2)  (970 274)  (970 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (50 2)  (978 274)  (978 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 274)  (980 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (930 275)  (930 275)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (14 3)  (942 275)  (942 275)  routing T_18_17.sp4_h_l_9 <X> T_18_17.lc_trk_g0_4
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp4_h_l_9 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_h_l_9 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (11 5)  (939 277)  (939 277)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_h_r_5
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp12_h_r_12 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (15 8)  (943 280)  (943 280)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g2_1
 (16 8)  (944 280)  (944 280)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g2_1
 (14 9)  (942 281)  (942 281)  routing T_18_17.sp4_h_r_24 <X> T_18_17.lc_trk_g2_0
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_h_r_24 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_h_r_24 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (15 10)  (943 282)  (943 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp12_v_b_12 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (21 12)  (949 284)  (949 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (13 14)  (941 286)  (941 286)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_v_t_46
 (10 15)  (938 287)  (938 287)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_t_47
 (12 15)  (940 287)  (940 287)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_v_t_46


LogicTile_19_17

 (14 0)  (996 272)  (996 272)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g0_0
 (21 0)  (1003 272)  (1003 272)  routing T_19_17.sp4_h_r_11 <X> T_19_17.lc_trk_g0_3
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_h_r_11 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_h_r_11 <X> T_19_17.lc_trk_g0_3
 (14 1)  (996 273)  (996 273)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g0_0
 (15 1)  (997 273)  (997 273)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g0_0
 (16 1)  (998 273)  (998 273)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (10 3)  (992 275)  (992 275)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_t_36
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp12_h_r_20 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp12_h_r_20 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (14 4)  (996 276)  (996 276)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (15 4)  (997 276)  (997 276)  routing T_19_17.bot_op_1 <X> T_19_17.lc_trk_g1_1
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (996 277)  (996 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (15 7)  (997 279)  (997 279)  routing T_19_17.sp4_v_t_9 <X> T_19_17.lc_trk_g1_4
 (16 7)  (998 279)  (998 279)  routing T_19_17.sp4_v_t_9 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (13 8)  (995 280)  (995 280)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_b_8
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (4 9)  (986 281)  (986 281)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_6
 (5 9)  (987 281)  (987 281)  routing T_19_17.sp4_h_r_6 <X> T_19_17.sp4_v_b_6
 (6 9)  (988 281)  (988 281)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_6
 (12 9)  (994 281)  (994 281)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_b_8
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp12_v_b_6 <X> T_19_17.lc_trk_g2_6
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp12_v_b_6 <X> T_19_17.lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp12_v_b_6 <X> T_19_17.lc_trk_g2_6
 (2 12)  (984 284)  (984 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (994 284)  (994 284)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_h_r_11
 (13 13)  (995 285)  (995 285)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_h_r_11
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2


LogicTile_20_17

 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp4_r_v_b_34 <X> T_20_17.lc_trk_g0_1
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (11 2)  (1047 274)  (1047 274)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_t_39
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.lft_op_4 <X> T_20_17.lc_trk_g0_4
 (25 2)  (1061 274)  (1061 274)  routing T_20_17.sp4_v_t_3 <X> T_20_17.lc_trk_g0_6
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (2 3)  (1038 275)  (1038 275)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.lft_op_4 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_v_t_3 <X> T_20_17.lc_trk_g0_6
 (25 3)  (1061 275)  (1061 275)  routing T_20_17.sp4_v_t_3 <X> T_20_17.lc_trk_g0_6
 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1069 275)  (1069 275)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.input_2_1
 (34 3)  (1070 275)  (1070 275)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.input_2_1
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (42 4)  (1078 276)  (1078 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (1039 277)  (1039 277)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_h_r_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (46 5)  (1082 277)  (1082 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 6)  (1061 278)  (1061 278)  routing T_20_17.sp4_h_l_11 <X> T_20_17.lc_trk_g1_6
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (42 6)  (1078 278)  (1078 278)  LC_3 Logic Functioning bit
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_h_l_11 <X> T_20_17.lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.sp4_h_l_11 <X> T_20_17.lc_trk_g1_6
 (25 7)  (1061 279)  (1061 279)  routing T_20_17.sp4_h_l_11 <X> T_20_17.lc_trk_g1_6
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (21 8)  (1057 280)  (1057 280)  routing T_20_17.sp12_v_t_0 <X> T_20_17.lc_trk_g2_3
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.sp12_v_t_0 <X> T_20_17.lc_trk_g2_3
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1057 281)  (1057 281)  routing T_20_17.sp12_v_t_0 <X> T_20_17.lc_trk_g2_3
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.wire_logic_cluster/lc_7/out <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.sp4_h_r_35 <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp4_h_r_35 <X> T_20_17.lc_trk_g3_3
 (24 12)  (1060 284)  (1060 284)  routing T_20_17.sp4_h_r_35 <X> T_20_17.lc_trk_g3_3
 (27 12)  (1063 284)  (1063 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 284)  (1066 284)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 284)  (1071 284)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_6
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (6 13)  (1042 285)  (1042 285)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_9
 (14 13)  (1050 285)  (1050 285)  routing T_20_17.sp4_r_v_b_40 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 285)  (1066 285)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 285)  (1068 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 285)  (1069 285)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_6
 (34 13)  (1070 285)  (1070 285)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.input_2_6
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (40 13)  (1076 285)  (1076 285)  LC_6 Logic Functioning bit
 (15 14)  (1051 286)  (1051 286)  routing T_20_17.sp4_h_l_16 <X> T_20_17.lc_trk_g3_5
 (16 14)  (1052 286)  (1052 286)  routing T_20_17.sp4_h_l_16 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp12_v_b_23 <X> T_20_17.lc_trk_g3_7
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (50 14)  (1086 286)  (1086 286)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (1044 287)  (1044 287)  routing T_20_17.sp4_h_r_4 <X> T_20_17.sp4_v_t_47
 (9 15)  (1045 287)  (1045 287)  routing T_20_17.sp4_h_r_4 <X> T_20_17.sp4_v_t_47
 (10 15)  (1046 287)  (1046 287)  routing T_20_17.sp4_h_r_4 <X> T_20_17.sp4_v_t_47
 (14 15)  (1050 287)  (1050 287)  routing T_20_17.sp4_r_v_b_44 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1054 287)  (1054 287)  routing T_20_17.sp4_h_l_16 <X> T_20_17.lc_trk_g3_5
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp12_v_b_23 <X> T_20_17.lc_trk_g3_7
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (40 15)  (1076 287)  (1076 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (14 1)  (1104 273)  (1104 273)  routing T_21_17.sp12_h_r_16 <X> T_21_17.lc_trk_g0_0
 (16 1)  (1106 273)  (1106 273)  routing T_21_17.sp12_h_r_16 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (5 3)  (1095 275)  (1095 275)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_t_37
 (26 3)  (1116 275)  (1116 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 275)  (1118 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 275)  (1122 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1123 275)  (1123 275)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.input_2_1
 (34 3)  (1124 275)  (1124 275)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.input_2_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.sp12_h_r_3 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 276)  (1114 276)  routing T_21_17.sp12_h_r_3 <X> T_21_17.lc_trk_g1_3
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.sp12_h_r_3 <X> T_21_17.lc_trk_g1_3
 (15 6)  (1105 278)  (1105 278)  routing T_21_17.sp4_h_r_5 <X> T_21_17.lc_trk_g1_5
 (16 6)  (1106 278)  (1106 278)  routing T_21_17.sp4_h_r_5 <X> T_21_17.lc_trk_g1_5
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1108 279)  (1108 279)  routing T_21_17.sp4_h_r_5 <X> T_21_17.lc_trk_g1_5
 (11 12)  (1101 284)  (1101 284)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_11
 (14 12)  (1104 284)  (1104 284)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g3_0
 (12 13)  (1102 285)  (1102 285)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_11
 (14 13)  (1104 285)  (1104 285)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g3_0
 (15 13)  (1105 285)  (1105 285)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g3_0
 (16 13)  (1106 285)  (1106 285)  routing T_21_17.sp4_h_r_40 <X> T_21_17.lc_trk_g3_0
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (5 14)  (1095 286)  (1095 286)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_h_l_44
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_t_46
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (26 14)  (1116 286)  (1116 286)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 286)  (1124 286)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (38 14)  (1128 286)  (1128 286)  LC_7 Logic Functioning bit
 (4 15)  (1094 287)  (1094 287)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_h_l_44
 (12 15)  (1102 287)  (1102 287)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_t_46
 (18 15)  (1108 287)  (1108 287)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (24 15)  (1114 287)  (1114 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (25 15)  (1115 287)  (1115 287)  routing T_21_17.sp4_h_r_46 <X> T_21_17.lc_trk_g3_6
 (26 15)  (1116 287)  (1116 287)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 287)  (1117 287)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 287)  (1118 287)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (37 15)  (1127 287)  (1127 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit
 (39 15)  (1129 287)  (1129 287)  LC_7 Logic Functioning bit
 (41 15)  (1131 287)  (1131 287)  LC_7 Logic Functioning bit
 (43 15)  (1133 287)  (1133 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (13 4)  (1157 276)  (1157 276)  routing T_22_17.sp4_h_l_40 <X> T_22_17.sp4_v_b_5
 (12 5)  (1156 277)  (1156 277)  routing T_22_17.sp4_h_l_40 <X> T_22_17.sp4_v_b_5
 (13 12)  (1157 284)  (1157 284)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_v_b_11
 (12 13)  (1156 285)  (1156 285)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_v_b_11


LogicTile_23_17

 (3 14)  (1201 286)  (1201 286)  routing T_23_17.sp12_v_b_1 <X> T_23_17.sp12_v_t_22


LogicTile_24_17

 (11 2)  (1263 274)  (1263 274)  routing T_24_17.sp4_h_l_44 <X> T_24_17.sp4_v_t_39
 (10 4)  (1262 276)  (1262 276)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_h_r_4
 (13 12)  (1265 284)  (1265 284)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_v_b_11


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23
 (13 2)  (1319 274)  (1319 274)  routing T_25_17.sp4_v_b_2 <X> T_25_17.sp4_v_t_39
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.lc_trk_g1_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g1_1 <X> T_25_17.wire_bram/ram/RCLK
 (15 4)  (1321 276)  (1321 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (16 4)  (1322 276)  (1322 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (17 4)  (1323 276)  (1323 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 276)  (1324 276)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (18 5)  (1324 277)  (1324 277)  routing T_25_17.sp4_h_r_17 <X> T_25_17.lc_trk_g1_1
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_h_l_40
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (38 9)  (1344 281)  (1344 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (5 10)  (1311 282)  (1311 282)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp12_v_b_13 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (6 11)  (1312 283)  (1312 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (12 14)  (1318 286)  (1318 286)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_h_l_46
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (5 14)  (12 270)  (12 270)  routing T_0_16.span4_vert_b_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (9 271)  (9 271)  routing T_0_16.span4_vert_b_7 <X> T_0_16.lc_trk_g1_7


LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_16

 (0 2)  (288 258)  (288 258)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (290 259)  (290 259)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (15 3)  (303 259)  (303 259)  routing T_6_16.bot_op_4 <X> T_6_16.lc_trk_g0_4
 (17 3)  (305 259)  (305 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (1 4)  (289 260)  (289 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (310 260)  (310 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (288 261)  (288 261)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (1 5)  (289 261)  (289 261)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (21 5)  (309 261)  (309 261)  routing T_6_16.sp4_r_v_b_27 <X> T_6_16.lc_trk_g1_3
 (15 6)  (303 262)  (303 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (319 262)  (319 262)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (37 6)  (325 262)  (325 262)  LC_3 Logic Functioning bit
 (38 6)  (326 262)  (326 262)  LC_3 Logic Functioning bit
 (39 6)  (327 262)  (327 262)  LC_3 Logic Functioning bit
 (45 6)  (333 262)  (333 262)  LC_3 Logic Functioning bit
 (46 6)  (334 262)  (334 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (306 263)  (306 263)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (36 7)  (324 263)  (324 263)  LC_3 Logic Functioning bit
 (37 7)  (325 263)  (325 263)  LC_3 Logic Functioning bit
 (38 7)  (326 263)  (326 263)  LC_3 Logic Functioning bit
 (39 7)  (327 263)  (327 263)  LC_3 Logic Functioning bit
 (14 9)  (302 265)  (302 265)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g2_0
 (15 9)  (303 265)  (303 265)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g2_0
 (16 9)  (304 265)  (304 265)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g2_0
 (17 9)  (305 265)  (305 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (1 14)  (289 270)  (289 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 271)  (288 271)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 271)  (289 271)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_7/s_r


LogicTile_7_16

 (25 0)  (367 256)  (367 256)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g0_2
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (342 258)  (342 258)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 259)  (342 259)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 3)  (344 259)  (344 259)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (14 3)  (356 259)  (356 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (15 3)  (357 259)  (357 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (342 260)  (342 260)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 4)  (343 260)  (343 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 260)  (356 260)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (39 4)  (381 260)  (381 260)  LC_2 Logic Functioning bit
 (45 4)  (387 260)  (387 260)  LC_2 Logic Functioning bit
 (0 5)  (342 261)  (342 261)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 5)  (343 261)  (343 261)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (15 5)  (357 261)  (357 261)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (16 5)  (358 261)  (358 261)  routing T_7_16.sp4_h_r_8 <X> T_7_16.lc_trk_g1_0
 (17 5)  (359 261)  (359 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (44 5)  (386 261)  (386 261)  LC_2 Logic Functioning bit
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (45 10)  (387 266)  (387 266)  LC_5 Logic Functioning bit
 (31 11)  (373 267)  (373 267)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 267)  (378 267)  LC_5 Logic Functioning bit
 (37 11)  (379 267)  (379 267)  LC_5 Logic Functioning bit
 (38 11)  (380 267)  (380 267)  LC_5 Logic Functioning bit
 (39 11)  (381 267)  (381 267)  LC_5 Logic Functioning bit
 (6 12)  (348 268)  (348 268)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_v_b_9
 (17 12)  (359 268)  (359 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 268)  (363 268)  routing T_7_16.sp4_v_t_14 <X> T_7_16.lc_trk_g3_3
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 268)  (365 268)  routing T_7_16.sp4_v_t_14 <X> T_7_16.lc_trk_g3_3
 (18 13)  (360 269)  (360 269)  routing T_7_16.sp4_r_v_b_41 <X> T_7_16.lc_trk_g3_1
 (1 14)  (343 270)  (343 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 271)  (343 271)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (6 3)  (402 259)  (402 259)  routing T_8_16.sp4_h_r_0 <X> T_8_16.sp4_h_l_37
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (14 6)  (410 262)  (410 262)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (14 7)  (410 263)  (410 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (16 7)  (412 263)  (412 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (17 7)  (413 263)  (413 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 264)  (426 264)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (38 9)  (434 265)  (434 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 11)  (410 267)  (410 267)  routing T_8_16.sp4_r_v_b_36 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (14 0)  (452 256)  (452 256)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 0)  (453 256)  (453 256)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (456 257)  (456 257)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (41 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (44 1)  (482 257)  (482 257)  LC_0 Logic Functioning bit
 (47 1)  (485 257)  (485 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (16 2)  (454 258)  (454 258)  routing T_9_16.sp4_v_b_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (456 258)  (456 258)  routing T_9_16.sp4_v_b_5 <X> T_9_16.lc_trk_g0_5
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g0_0 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (14 3)  (452 259)  (452 259)  routing T_9_16.sp4_r_v_b_28 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (37 3)  (475 259)  (475 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (39 3)  (477 259)  (477 259)  LC_1 Logic Functioning bit
 (44 3)  (482 259)  (482 259)  LC_1 Logic Functioning bit
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (14 6)  (452 262)  (452 262)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g1_4
 (10 7)  (448 263)  (448 263)  routing T_9_16.sp4_h_l_46 <X> T_9_16.sp4_v_t_41
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (44 9)  (482 265)  (482 265)  LC_4 Logic Functioning bit
 (25 10)  (463 266)  (463 266)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g2_6
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (439 271)  (439 271)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_7/s_r


LogicTile_10_16

 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (0 4)  (492 260)  (492 260)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (11 7)  (503 263)  (503 263)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_h_l_40
 (13 7)  (505 263)  (505 263)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_h_l_40
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (44 7)  (536 263)  (536 263)  LC_3 Logic Functioning bit
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (51 9)  (543 265)  (543 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (506 266)  (506 266)  routing T_10_16.sp4_v_t_17 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_v_t_17 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (25 12)  (517 268)  (517 268)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g3_2
 (10 13)  (502 269)  (502 269)  routing T_10_16.sp4_h_r_5 <X> T_10_16.sp4_v_b_10
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g3_2
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (546 260)  (546 260)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.bot_op_3 <X> T_11_16.lc_trk_g1_3
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (18 5)  (564 261)  (564 261)  routing T_11_16.sp4_r_v_b_25 <X> T_11_16.lc_trk_g1_1
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (44 5)  (590 261)  (590 261)  LC_2 Logic Functioning bit
 (8 6)  (554 262)  (554 262)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_41
 (10 6)  (556 262)  (556 262)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_41
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp12_h_l_12 <X> T_11_16.lc_trk_g1_7
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (4 9)  (550 265)  (550 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (6 9)  (552 265)  (552 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (12 9)  (558 265)  (558 265)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_v_b_8
 (13 10)  (559 266)  (559 266)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_v_t_45
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g2_5
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (12 11)  (558 267)  (558 267)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_v_t_45
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_r_v_b_43 <X> T_11_16.lc_trk_g3_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (44 13)  (590 269)  (590 269)  LC_6 Logic Functioning bit
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 270)  (567 270)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 270)  (571 270)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g3_6
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (44 15)  (590 271)  (590 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (11 0)  (611 256)  (611 256)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_v_b_2
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (53 0)  (653 256)  (653 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (605 257)  (605 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_b_0
 (12 1)  (612 257)  (612 257)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_v_b_2
 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (16 1)  (616 257)  (616 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (49 1)  (649 257)  (649 257)  Carry_In_Mux bit 

 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (611 258)  (611 258)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_v_t_39
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (53 2)  (653 258)  (653 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g0_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_h_l_37
 (12 3)  (612 259)  (612 259)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_v_t_39
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (10 4)  (610 260)  (610 260)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_r_4
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g1_2
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (44 4)  (644 260)  (644 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (53 5)  (653 261)  (653 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (604 262)  (604 262)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_38
 (6 6)  (606 262)  (606 262)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_38
 (11 6)  (611 262)  (611 262)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_v_t_40
 (13 6)  (613 262)  (613 262)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_v_t_40
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (3 7)  (603 263)  (603 263)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_t_23
 (13 7)  (613 263)  (613 263)  routing T_12_16.sp4_v_b_0 <X> T_12_16.sp4_h_l_40
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (46 7)  (646 263)  (646 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (652 263)  (652 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 270)  (603 270)  routing T_12_16.sp12_v_b_1 <X> T_12_16.sp12_v_t_22
 (12 14)  (612 270)  (612 270)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_l_46
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_l_46


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (3 6)  (657 262)  (657 262)  routing T_13_16.sp12_h_r_0 <X> T_13_16.sp12_v_t_23
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g1_7
 (3 7)  (657 263)  (657 263)  routing T_13_16.sp12_h_r_0 <X> T_13_16.sp12_v_t_23
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (672 265)  (672 265)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp12_v_b_12 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (12 12)  (666 268)  (666 268)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_r_11
 (11 13)  (665 269)  (665 269)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_r_11
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_r_v_b_45 <X> T_13_16.lc_trk_g3_5
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (52 1)  (760 257)  (760 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (712 258)  (712 258)  routing T_14_16.sp4_v_b_0 <X> T_14_16.sp4_v_t_37
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (12 6)  (720 262)  (720 262)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_40
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (11 7)  (719 263)  (719 263)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_40
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g1_6
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp12_v_t_14 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp12_v_t_14 <X> T_14_16.lc_trk_g2_1
 (3 12)  (711 268)  (711 268)  routing T_14_16.sp12_v_t_22 <X> T_14_16.sp12_h_r_1
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 270)  (713 270)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (13 14)  (721 270)  (721 270)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_v_t_46
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 271)  (712 271)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (6 15)  (714 271)  (714 271)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (13 0)  (775 256)  (775 256)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_v_b_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_r_v_b_33 <X> T_15_16.lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (770 258)  (770 258)  routing T_15_16.sp4_v_t_36 <X> T_15_16.sp4_h_l_36
 (9 2)  (771 258)  (771 258)  routing T_15_16.sp4_v_t_36 <X> T_15_16.sp4_h_l_36
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp4_v_b_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.sp4_v_b_5 <X> T_15_16.lc_trk_g0_5
 (0 3)  (762 259)  (762 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (11 4)  (773 260)  (773 260)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_v_b_5
 (12 4)  (774 260)  (774 260)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_h_r_5
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g1_2
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_v_b_5
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g1_2
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (48 6)  (810 262)  (810 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (814 262)  (814 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (815 262)  (815 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (51 7)  (813 263)  (813 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (776 264)  (776 264)  routing T_15_16.bnl_op_0 <X> T_15_16.lc_trk_g2_0
 (15 8)  (777 264)  (777 264)  routing T_15_16.tnl_op_1 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (51 8)  (813 264)  (813 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (776 265)  (776 265)  routing T_15_16.bnl_op_0 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (780 265)  (780 265)  routing T_15_16.tnl_op_1 <X> T_15_16.lc_trk_g2_1
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (6 10)  (768 266)  (768 266)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_v_t_43
 (12 10)  (774 266)  (774 266)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_h_l_45
 (5 11)  (767 267)  (767 267)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_v_t_43
 (11 11)  (773 267)  (773 267)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_h_l_45
 (13 11)  (775 267)  (775 267)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_h_l_45
 (5 12)  (767 268)  (767 268)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 268)  (783 268)  routing T_15_16.sp4_h_r_35 <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_h_r_35 <X> T_15_16.lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp4_h_r_35 <X> T_15_16.lc_trk_g3_3
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (47 12)  (809 268)  (809 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (766 269)  (766 269)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (47 13)  (809 269)  (809 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_v_t_44
 (6 14)  (768 270)  (768 270)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_v_t_44
 (25 14)  (787 270)  (787 270)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_7
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (51 14)  (813 270)  (813 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (4 0)  (820 256)  (820 256)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_v_b_0
 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (4 1)  (820 257)  (820 257)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_0
 (6 1)  (822 257)  (822 257)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_0
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_v_t_23 <X> T_16_16.sp12_h_l_23
 (5 2)  (821 258)  (821 258)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (14 2)  (830 258)  (830 258)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (0 3)  (816 259)  (816 259)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (13 3)  (829 259)  (829 259)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_l_39
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 260)  (824 260)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_4
 (15 4)  (831 260)  (831 260)  routing T_16_16.sp4_v_b_17 <X> T_16_16.lc_trk_g1_1
 (16 4)  (832 260)  (832 260)  routing T_16_16.sp4_v_b_17 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (13 5)  (829 261)  (829 261)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_r_5
 (15 6)  (831 262)  (831 262)  routing T_16_16.sp12_h_r_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.sp12_h_r_5 <X> T_16_16.lc_trk_g1_5
 (18 7)  (834 263)  (834 263)  routing T_16_16.sp12_h_r_5 <X> T_16_16.lc_trk_g1_5
 (11 9)  (827 265)  (827 265)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_h_r_8
 (13 9)  (829 265)  (829 265)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_h_r_8
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g2_5
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (10 11)  (826 267)  (826 267)  routing T_16_16.sp4_h_l_39 <X> T_16_16.sp4_v_t_42
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (44 11)  (860 267)  (860 267)  LC_5 Logic Functioning bit
 (4 12)  (820 268)  (820 268)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_9
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (5 13)  (821 269)  (821 269)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_9
 (8 13)  (824 269)  (824 269)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_v_b_10
 (9 13)  (825 269)  (825 269)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_v_b_10
 (10 13)  (826 269)  (826 269)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_v_b_10
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (14 0)  (888 256)  (888 256)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (14 1)  (888 257)  (888 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (16 1)  (890 257)  (890 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp4_v_b_18 <X> T_17_16.lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.sp4_v_b_18 <X> T_17_16.lc_trk_g0_2
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g0_4
 (2 3)  (876 259)  (876 259)  routing T_17_16.lc_trk_g0_0 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (15 5)  (889 261)  (889 261)  routing T_17_16.bot_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (889 262)  (889 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (44 7)  (918 263)  (918 263)  LC_3 Logic Functioning bit
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (25 10)  (899 266)  (899 266)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (0 15)  (874 271)  (874 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 271)  (875 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (21 0)  (949 256)  (949 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 256)  (952 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (0 2)  (928 258)  (928 258)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 259)  (930 259)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (14 8)  (942 264)  (942 264)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (44 13)  (972 269)  (972 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 258)  (1012 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 259)  (1012 259)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (11 5)  (993 261)  (993 261)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_h_r_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.sp4_v_t_14 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 264)  (1005 264)  routing T_19_16.sp4_v_t_14 <X> T_19_16.lc_trk_g2_3
 (15 11)  (997 267)  (997 267)  routing T_19_16.sp4_v_t_33 <X> T_19_16.lc_trk_g2_4
 (16 11)  (998 267)  (998 267)  routing T_19_16.sp4_v_t_33 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4


LogicTile_20_16

 (8 4)  (1044 260)  (1044 260)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_h_r_4
 (10 4)  (1046 260)  (1046 260)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_h_r_4
 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23
 (19 10)  (1055 266)  (1055 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_16

 (14 0)  (1104 256)  (1104 256)  routing T_21_16.bnr_op_0 <X> T_21_16.lc_trk_g0_0
 (14 1)  (1104 257)  (1104 257)  routing T_21_16.bnr_op_0 <X> T_21_16.lc_trk_g0_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 258)  (1094 258)  routing T_21_16.sp4_v_b_0 <X> T_21_16.sp4_v_t_37
 (26 2)  (1116 258)  (1116 258)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 258)  (1121 258)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 259)  (1092 259)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (26 3)  (1116 259)  (1116 259)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 259)  (1117 259)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 259)  (1121 259)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.sp4_h_l_4 <X> T_21_16.lc_trk_g1_1
 (16 4)  (1106 260)  (1106 260)  routing T_21_16.sp4_h_l_4 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1108 260)  (1108 260)  routing T_21_16.sp4_h_l_4 <X> T_21_16.lc_trk_g1_1
 (18 5)  (1108 261)  (1108 261)  routing T_21_16.sp4_h_l_4 <X> T_21_16.lc_trk_g1_1
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_v_b_13 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1108 262)  (1108 262)  routing T_21_16.sp4_v_b_13 <X> T_21_16.lc_trk_g1_5
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g1_7
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 262)  (1125 262)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (18 7)  (1108 263)  (1108 263)  routing T_21_16.sp4_v_b_13 <X> T_21_16.lc_trk_g1_5
 (21 7)  (1111 263)  (1111 263)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g1_7
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 263)  (1123 263)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (39 7)  (1129 263)  (1129 263)  LC_3 Logic Functioning bit
 (40 7)  (1130 263)  (1130 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 264)  (1108 264)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g2_1
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (50 8)  (1140 264)  (1140 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1141 264)  (1141 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (15 10)  (1105 266)  (1105 266)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g2_5
 (16 10)  (1106 266)  (1106 266)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g2_5
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1108 267)  (1108 267)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g2_5
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g3_5
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.sp4_v_t_26 <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 270)  (1113 270)  routing T_21_16.sp4_v_t_26 <X> T_21_16.lc_trk_g3_7
 (14 15)  (1104 271)  (1104 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_h_l_16 <X> T_21_16.lc_trk_g3_5
 (21 15)  (1111 271)  (1111 271)  routing T_21_16.sp4_v_t_26 <X> T_21_16.lc_trk_g3_7
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_23_16

 (4 10)  (1202 266)  (1202 266)  routing T_23_16.sp4_v_b_6 <X> T_23_16.sp4_v_t_43


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 259)  (1320 259)  routing T_25_16.sp4_r_v_b_28 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (3 6)  (1309 262)  (1309 262)  routing T_25_16.sp12_v_b_0 <X> T_25_16.sp12_v_t_23
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (22 7)  (1328 263)  (1328 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 263)  (1331 263)  routing T_25_16.sp4_r_v_b_30 <X> T_25_16.lc_trk_g1_6
 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.wire_bram/ram/WDATA_3
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.wire_bram/ram/WE


IO_Tile_0_15

 (11 6)  (6 246)  (6 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (12 6)  (5 246)  (5 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14


LogicTile_3_15

 (5 2)  (131 242)  (131 242)  routing T_3_15.sp4_v_b_0 <X> T_3_15.sp4_h_l_37


LogicTile_6_15

 (0 2)  (288 242)  (288 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 243)  (288 243)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 3)  (290 243)  (290 243)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (0 4)  (288 244)  (288 244)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (1 4)  (289 244)  (289 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 245)  (288 245)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (1 5)  (289 245)  (289 245)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (31 8)  (319 248)  (319 248)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 248)  (320 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 248)  (321 248)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 248)  (324 248)  LC_4 Logic Functioning bit
 (37 8)  (325 248)  (325 248)  LC_4 Logic Functioning bit
 (38 8)  (326 248)  (326 248)  LC_4 Logic Functioning bit
 (39 8)  (327 248)  (327 248)  LC_4 Logic Functioning bit
 (45 8)  (333 248)  (333 248)  LC_4 Logic Functioning bit
 (36 9)  (324 249)  (324 249)  LC_4 Logic Functioning bit
 (37 9)  (325 249)  (325 249)  LC_4 Logic Functioning bit
 (38 9)  (326 249)  (326 249)  LC_4 Logic Functioning bit
 (39 9)  (327 249)  (327 249)  LC_4 Logic Functioning bit
 (44 9)  (332 249)  (332 249)  LC_4 Logic Functioning bit
 (14 10)  (302 250)  (302 250)  routing T_6_15.sp4_v_b_36 <X> T_6_15.lc_trk_g2_4
 (15 10)  (303 250)  (303 250)  routing T_6_15.rgt_op_5 <X> T_6_15.lc_trk_g2_5
 (17 10)  (305 250)  (305 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (306 250)  (306 250)  routing T_6_15.rgt_op_5 <X> T_6_15.lc_trk_g2_5
 (14 11)  (302 251)  (302 251)  routing T_6_15.sp4_v_b_36 <X> T_6_15.lc_trk_g2_4
 (16 11)  (304 251)  (304 251)  routing T_6_15.sp4_v_b_36 <X> T_6_15.lc_trk_g2_4
 (17 11)  (305 251)  (305 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 12)  (303 252)  (303 252)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g3_1
 (16 12)  (304 252)  (304 252)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g3_1
 (17 12)  (305 252)  (305 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (310 252)  (310 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 252)  (311 252)  routing T_6_15.sp4_v_t_30 <X> T_6_15.lc_trk_g3_3
 (24 12)  (312 252)  (312 252)  routing T_6_15.sp4_v_t_30 <X> T_6_15.lc_trk_g3_3
 (18 13)  (306 253)  (306 253)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g3_1
 (0 14)  (288 254)  (288 254)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 254)  (289 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 255)  (289 255)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.wire_logic_cluster/lc_7/s_r


LogicTile_7_15

 (0 2)  (342 242)  (342 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 243)  (342 243)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 3)  (344 243)  (344 243)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (15 3)  (357 243)  (357 243)  routing T_7_15.sp4_v_t_9 <X> T_7_15.lc_trk_g0_4
 (16 3)  (358 243)  (358 243)  routing T_7_15.sp4_v_t_9 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (0 4)  (342 244)  (342 244)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (22 9)  (364 249)  (364 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 249)  (365 249)  routing T_7_15.sp4_v_b_42 <X> T_7_15.lc_trk_g2_2
 (24 9)  (366 249)  (366 249)  routing T_7_15.sp4_v_b_42 <X> T_7_15.lc_trk_g2_2
 (31 10)  (373 250)  (373 250)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 250)  (375 250)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 250)  (376 250)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (37 10)  (379 250)  (379 250)  LC_5 Logic Functioning bit
 (38 10)  (380 250)  (380 250)  LC_5 Logic Functioning bit
 (39 10)  (381 250)  (381 250)  LC_5 Logic Functioning bit
 (45 10)  (387 250)  (387 250)  LC_5 Logic Functioning bit
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (37 11)  (379 251)  (379 251)  LC_5 Logic Functioning bit
 (38 11)  (380 251)  (380 251)  LC_5 Logic Functioning bit
 (39 11)  (381 251)  (381 251)  LC_5 Logic Functioning bit
 (44 11)  (386 251)  (386 251)  LC_5 Logic Functioning bit
 (17 12)  (359 252)  (359 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (360 253)  (360 253)  routing T_7_15.sp4_r_v_b_41 <X> T_7_15.lc_trk_g3_1
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 254)  (357 254)  routing T_7_15.sp4_v_t_32 <X> T_7_15.lc_trk_g3_5
 (16 14)  (358 254)  (358 254)  routing T_7_15.sp4_v_t_32 <X> T_7_15.lc_trk_g3_5
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 241)  (410 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (15 1)  (411 241)  (411 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (16 1)  (412 241)  (412 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (8 2)  (404 242)  (404 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_h_l_36
 (10 2)  (406 242)  (406 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_h_l_36
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g0_0 <X> T_8_15.wire_bram/ram/RCLK
 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0
 (4 6)  (400 246)  (400 246)  routing T_8_15.sp4_v_b_3 <X> T_8_15.sp4_v_t_38
 (28 8)  (424 248)  (424 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_bram/ram/WDATA_11
 (37 9)  (433 249)  (433 249)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (16 10)  (412 250)  (412 250)  routing T_8_15.sp12_v_b_13 <X> T_8_15.lc_trk_g2_5
 (17 10)  (413 250)  (413 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (9 15)  (405 255)  (405 255)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_v_t_47
 (10 15)  (406 255)  (406 255)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_v_t_47
 (18 15)  (414 255)  (414 255)  routing T_8_15.sp4_r_v_b_45 <X> T_8_15.lc_trk_g3_5


LogicTile_9_15

 (14 0)  (452 240)  (452 240)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (14 1)  (452 241)  (452 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g0_0 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (9 3)  (447 243)  (447 243)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_36
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (459 244)  (459 244)  routing T_9_15.sp4_h_r_19 <X> T_9_15.lc_trk_g1_3
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp4_h_r_19 <X> T_9_15.lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.sp4_h_r_19 <X> T_9_15.lc_trk_g1_3
 (0 5)  (438 245)  (438 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (21 5)  (459 245)  (459 245)  routing T_9_15.sp4_h_r_19 <X> T_9_15.lc_trk_g1_3
 (9 7)  (447 247)  (447 247)  routing T_9_15.sp4_v_b_4 <X> T_9_15.sp4_v_t_41
 (4 10)  (442 250)  (442 250)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_v_t_43
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (45 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (5 11)  (443 251)  (443 251)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_v_t_43
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (15 12)  (453 252)  (453 252)  routing T_9_15.rgt_op_1 <X> T_9_15.lc_trk_g3_1
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.rgt_op_1 <X> T_9_15.lc_trk_g3_1
 (0 14)  (438 254)  (438 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 254)  (454 254)  routing T_9_15.sp4_v_t_16 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp4_v_t_16 <X> T_9_15.lc_trk_g3_5
 (0 15)  (438 255)  (438 255)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r


LogicTile_10_15

 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 241)  (517 241)  routing T_10_15.sp4_r_v_b_33 <X> T_10_15.lc_trk_g0_2
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (44 3)  (536 243)  (536 243)  LC_1 Logic Functioning bit
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (15 6)  (507 246)  (507 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 248)  (516 248)  routing T_10_15.tnr_op_3 <X> T_10_15.lc_trk_g2_3
 (11 9)  (503 249)  (503 249)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_h_r_8
 (13 9)  (505 249)  (505 249)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_h_r_8
 (14 9)  (506 249)  (506 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (15 9)  (507 249)  (507 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (11 10)  (503 250)  (503 250)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_45
 (21 10)  (513 250)  (513 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 250)  (517 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (12 11)  (504 251)  (504 251)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_45
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (44 13)  (536 253)  (536 253)  LC_6 Logic Functioning bit
 (0 14)  (492 254)  (492 254)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (31 14)  (523 254)  (523 254)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (0 15)  (492 255)  (492 255)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (37 15)  (529 255)  (529 255)  LC_7 Logic Functioning bit
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (44 15)  (536 255)  (536 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (25 0)  (571 240)  (571 240)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g0_2
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (44 1)  (590 241)  (590 241)  LC_0 Logic Functioning bit
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g0_0 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 244)  (560 244)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (0 5)  (546 245)  (546 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (15 5)  (561 245)  (561 245)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (15 6)  (561 246)  (561 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (44 7)  (590 247)  (590 247)  LC_3 Logic Functioning bit
 (14 8)  (560 248)  (560 248)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g2_0
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g2_3
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (567 249)  (567 249)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g2_3
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 250)  (564 250)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g2_5
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (44 11)  (590 251)  (590 251)  LC_5 Logic Functioning bit
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (21 13)  (567 253)  (567 253)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (0 15)  (546 255)  (546 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 255)  (547 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (44 15)  (590 255)  (590 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (5 1)  (605 241)  (605 241)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_b_0
 (14 1)  (614 241)  (614 241)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (50 1)  (650 241)  (650 241)  Carry_In_Mux bit 

 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g0_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (6 3)  (606 243)  (606 243)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_h_l_37
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (3 4)  (603 244)  (603 244)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_h_r_0
 (11 4)  (611 244)  (611 244)  routing T_12_15.sp4_v_t_39 <X> T_12_15.sp4_v_b_5
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (3 5)  (603 245)  (603 245)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_h_r_0
 (9 5)  (609 245)  (609 245)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_v_b_4
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_v_b_4
 (12 5)  (612 245)  (612 245)  routing T_12_15.sp4_v_t_39 <X> T_12_15.sp4_v_b_5
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (52 5)  (652 245)  (652 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (8 7)  (608 247)  (608 247)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_41
 (10 7)  (610 247)  (610 247)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_41
 (13 7)  (613 247)  (613 247)  routing T_12_15.sp4_v_b_0 <X> T_12_15.sp4_h_l_40
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (5 8)  (605 248)  (605 248)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_h_r_6
 (6 8)  (606 248)  (606 248)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_v_b_6
 (11 8)  (611 248)  (611 248)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_v_b_8
 (13 8)  (613 248)  (613 248)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_v_b_8
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (5 9)  (605 249)  (605 249)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_v_b_6
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (5 10)  (605 250)  (605 250)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_h_l_43
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_h_l_43
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (51 13)  (651 253)  (651 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (652 253)  (652 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (15 14)  (615 254)  (615 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (44 14)  (644 254)  (644 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (0 15)  (600 255)  (600 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_h_r_45 <X> T_12_15.lc_trk_g3_5
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (4 0)  (658 240)  (658 240)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (47 0)  (701 240)  (701 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (669 241)  (669 241)  routing T_13_15.bot_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_v_t_39
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_v_t_39
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp4_v_b_4 <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (10 3)  (664 243)  (664 243)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_v_t_36
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp4_v_b_4 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (12 4)  (666 244)  (666 244)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (21 4)  (675 244)  (675 244)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (11 5)  (665 245)  (665 245)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (13 5)  (667 245)  (667 245)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_h_r_5
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (53 5)  (707 245)  (707 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (665 246)  (665 246)  routing T_13_15.sp4_v_b_9 <X> T_13_15.sp4_v_t_40
 (13 6)  (667 246)  (667 246)  routing T_13_15.sp4_v_b_9 <X> T_13_15.sp4_v_t_40
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (25 6)  (679 246)  (679 246)  routing T_13_15.sp4_v_b_6 <X> T_13_15.lc_trk_g1_6
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (9 7)  (663 247)  (663 247)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_41
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (672 247)  (672 247)  routing T_13_15.sp4_r_v_b_29 <X> T_13_15.lc_trk_g1_5
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_b_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (48 7)  (702 247)  (702 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (669 248)  (669 248)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_7
 (18 9)  (672 249)  (672 249)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g2_1
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g2_2
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g2_4
 (15 10)  (669 250)  (669 250)  routing T_13_15.sp12_v_t_2 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp12_v_t_2 <X> T_13_15.lc_trk_g2_5
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (6 11)  (660 251)  (660 251)  routing T_13_15.sp4_h_r_6 <X> T_13_15.sp4_h_l_43
 (13 11)  (667 251)  (667 251)  routing T_13_15.sp4_v_b_3 <X> T_13_15.sp4_h_l_45
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp12_v_t_3 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp12_v_t_2 <X> T_13_15.lc_trk_g2_5
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 253)  (675 253)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g3_2
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (53 13)  (707 253)  (707 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.bnl_op_5 <X> T_13_15.lc_trk_g3_5
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 254)  (689 254)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (51 14)  (705 254)  (705 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (663 255)  (663 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (10 15)  (664 255)  (664 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (18 15)  (672 255)  (672 255)  routing T_13_15.bnl_op_5 <X> T_13_15.lc_trk_g3_5
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 255)  (688 255)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7
 (35 15)  (689 255)  (689 255)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (21 0)  (729 240)  (729 240)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 240)  (731 240)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (25 0)  (733 240)  (733 240)  routing T_14_15.bnr_op_2 <X> T_14_15.lc_trk_g0_2
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (726 241)  (726 241)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (21 1)  (729 241)  (729 241)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g0_3
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.bnr_op_2 <X> T_14_15.lc_trk_g0_2
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (51 1)  (759 241)  (759 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 242)  (708 242)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (11 2)  (719 242)  (719 242)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_v_t_39
 (13 2)  (721 242)  (721 242)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_v_t_39
 (14 2)  (722 242)  (722 242)  routing T_14_15.sp4_h_l_9 <X> T_14_15.lc_trk_g0_4
 (16 2)  (724 242)  (724 242)  routing T_14_15.sp4_v_b_13 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.sp4_v_b_13 <X> T_14_15.lc_trk_g0_5
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (2 3)  (710 243)  (710 243)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (14 3)  (722 243)  (722 243)  routing T_14_15.sp4_h_l_9 <X> T_14_15.lc_trk_g0_4
 (15 3)  (723 243)  (723 243)  routing T_14_15.sp4_h_l_9 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp4_h_l_9 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_v_b_13 <X> T_14_15.lc_trk_g0_5
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (14 4)  (722 244)  (722 244)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (21 4)  (729 244)  (729 244)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g1_2
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (46 4)  (754 244)  (754 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.sp4_v_b_11 <X> T_14_15.lc_trk_g1_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 245)  (731 245)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.sp4_v_b_10 <X> T_14_15.lc_trk_g1_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (6 6)  (714 246)  (714 246)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_v_t_38
 (14 6)  (722 246)  (722 246)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g1_4
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (713 247)  (713 247)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_v_t_38
 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_v_t_41
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_v_b_1
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.tnr_op_3 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (51 8)  (759 248)  (759 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (25 10)  (733 250)  (733 250)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g2_6
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (52 10)  (760 250)  (760 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (720 251)  (720 251)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_v_t_45
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_v_t_46
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (723 255)  (723 255)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (729 255)  (729 255)  routing T_14_15.sp4_r_v_b_47 <X> T_14_15.lc_trk_g3_7


LogicTile_15_15

 (10 0)  (772 240)  (772 240)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_r_1
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (25 2)  (787 242)  (787 242)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (52 2)  (814 242)  (814 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g0_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 243)  (785 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.input_2_1
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (47 3)  (809 243)  (809 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_t_23 <X> T_15_15.sp12_h_r_0
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_2
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (46 4)  (808 244)  (808 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (814 244)  (814 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_2
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (10 8)  (772 248)  (772 248)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_r_7
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (51 8)  (813 248)  (813 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (780 249)  (780 249)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 249)  (796 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (35 9)  (797 249)  (797 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45
 (14 10)  (776 250)  (776 250)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g2_4
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.bnl_op_5 <X> T_15_15.lc_trk_g2_5
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45
 (14 11)  (776 251)  (776 251)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (780 251)  (780 251)  routing T_15_15.bnl_op_5 <X> T_15_15.lc_trk_g2_5
 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp12_v_b_19 <X> T_15_15.lc_trk_g3_3
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (21 13)  (783 253)  (783 253)  routing T_15_15.sp12_v_b_19 <X> T_15_15.lc_trk_g3_3
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 253)  (785 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (46 14)  (808 254)  (808 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (812 254)  (812 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (783 255)  (783 255)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp12_v_t_21 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp12_v_t_21 <X> T_15_15.lc_trk_g3_6
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_v_b_0
 (5 0)  (821 240)  (821 240)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_h_r_0
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (46 0)  (862 240)  (862 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (827 241)  (827 241)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_2
 (13 1)  (829 241)  (829 241)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_2
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (44 1)  (860 241)  (860 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 242)  (821 242)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_h_l_37
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (6 3)  (822 243)  (822 243)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_h_l_37
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_r_4
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (12 5)  (828 245)  (828 245)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_b_5
 (13 5)  (829 245)  (829 245)  routing T_16_15.sp4_v_t_37 <X> T_16_15.sp4_h_r_5
 (8 6)  (824 246)  (824 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (10 6)  (826 246)  (826 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (14 6)  (830 246)  (830 246)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g1_4
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (8 7)  (824 247)  (824 247)  routing T_16_15.sp4_v_b_1 <X> T_16_15.sp4_v_t_41
 (10 7)  (826 247)  (826 247)  routing T_16_15.sp4_v_b_1 <X> T_16_15.sp4_v_t_41
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 247)  (834 247)  routing T_16_15.sp4_r_v_b_29 <X> T_16_15.lc_trk_g1_5
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (44 9)  (860 249)  (860 249)  LC_4 Logic Functioning bit
 (5 11)  (821 251)  (821 251)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_v_t_43
 (5 12)  (821 252)  (821 252)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_9
 (4 13)  (820 253)  (820 253)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_9
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 254)  (827 254)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_v_t_46
 (0 15)  (816 255)  (816 255)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g0_0
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (14 1)  (888 241)  (888 241)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g0_0
 (15 1)  (889 241)  (889 241)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g0_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (44 1)  (918 241)  (918 241)  LC_0 Logic Functioning bit
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (2 3)  (876 243)  (876 243)  routing T_17_15.lc_trk_g0_0 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (11 3)  (885 243)  (885 243)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (13 3)  (887 243)  (887 243)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_t_38
 (14 6)  (888 246)  (888 246)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g1_4
 (15 6)  (889 246)  (889 246)  routing T_17_15.bot_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (6 9)  (880 249)  (880 249)  routing T_17_15.sp4_h_l_43 <X> T_17_15.sp4_h_r_6
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (44 9)  (918 249)  (918 249)  LC_4 Logic Functioning bit
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (21 10)  (895 250)  (895 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (25 12)  (899 252)  (899 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (44 15)  (918 255)  (918 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (0 2)  (928 242)  (928 242)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 243)  (930 243)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (14 9)  (942 249)  (942 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (15 9)  (943 249)  (943 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 250)  (952 250)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_v_t_30 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_v_t_30 <X> T_18_15.lc_trk_g3_3
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (44 13)  (972 253)  (972 253)  LC_6 Logic Functioning bit
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 254)  (940 254)  routing T_18_15.sp4_v_t_46 <X> T_18_15.sp4_h_l_46
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 255)  (933 255)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_t_44
 (11 15)  (939 255)  (939 255)  routing T_18_15.sp4_v_t_46 <X> T_18_15.sp4_h_l_46


LogicTile_19_15

 (0 2)  (982 242)  (982 242)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (984 243)  (984 243)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp12_h_r_20 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp12_h_r_20 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (14 8)  (996 248)  (996 248)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g2_2
 (14 9)  (996 249)  (996 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_r_40 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 249)  (1006 249)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g2_2
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (51 10)  (1033 250)  (1033 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (4 13)  (986 253)  (986 253)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_h_r_9
 (6 13)  (988 253)  (988 253)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_h_r_9
 (14 13)  (996 253)  (996 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_20_15

 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1059 240)  (1059 240)  routing T_20_15.sp12_h_r_11 <X> T_20_15.lc_trk_g0_3
 (14 1)  (1050 241)  (1050 241)  routing T_20_15.sp4_r_v_b_35 <X> T_20_15.lc_trk_g0_0
 (17 1)  (1053 241)  (1053 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 244)  (1066 244)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (38 4)  (1074 244)  (1074 244)  LC_2 Logic Functioning bit
 (42 4)  (1078 244)  (1078 244)  LC_2 Logic Functioning bit
 (3 5)  (1039 245)  (1039 245)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_h_r_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 245)  (1068 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1069 245)  (1069 245)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_2
 (35 5)  (1071 245)  (1071 245)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_2
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (38 5)  (1074 245)  (1074 245)  LC_2 Logic Functioning bit
 (39 5)  (1075 245)  (1075 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (14 6)  (1050 246)  (1050 246)  routing T_20_15.sp4_h_l_9 <X> T_20_15.lc_trk_g1_4
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 246)  (1071 246)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.input_2_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (14 7)  (1050 247)  (1050 247)  routing T_20_15.sp4_h_l_9 <X> T_20_15.lc_trk_g1_4
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.sp4_h_l_9 <X> T_20_15.lc_trk_g1_4
 (16 7)  (1052 247)  (1052 247)  routing T_20_15.sp4_h_l_9 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 247)  (1066 247)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1070 247)  (1070 247)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.input_2_3
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (40 7)  (1076 247)  (1076 247)  LC_3 Logic Functioning bit
 (51 7)  (1087 247)  (1087 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.rgt_op_7 <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.rgt_op_7 <X> T_20_15.lc_trk_g2_7
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_r_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp12_v_t_12 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (16 1)  (1106 241)  (1106 241)  routing T_21_15.sp12_h_r_8 <X> T_21_15.lc_trk_g0_0
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_36
 (10 2)  (1100 242)  (1100 242)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_36
 (11 2)  (1101 242)  (1101 242)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_t_39
 (13 2)  (1103 242)  (1103 242)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_t_39
 (12 3)  (1102 243)  (1102 243)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_t_39
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (16 7)  (1106 247)  (1106 247)  routing T_21_15.sp12_h_r_12 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (15 8)  (1105 248)  (1105 248)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g2_1
 (16 8)  (1106 248)  (1106 248)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g2_1
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 248)  (1108 248)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g2_1
 (6 9)  (1096 249)  (1096 249)  routing T_21_15.sp4_h_l_43 <X> T_21_15.sp4_h_r_6
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (38 14)  (1128 254)  (1128 254)  LC_7 Logic Functioning bit
 (41 14)  (1131 254)  (1131 254)  LC_7 Logic Functioning bit
 (8 15)  (1098 255)  (1098 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (9 15)  (1099 255)  (1099 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (27 15)  (1117 255)  (1117 255)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 255)  (1122 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1123 255)  (1123 255)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.input_2_7
 (36 15)  (1126 255)  (1126 255)  LC_7 Logic Functioning bit
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit
 (40 15)  (1130 255)  (1130 255)  LC_7 Logic Functioning bit
 (43 15)  (1133 255)  (1133 255)  LC_7 Logic Functioning bit


LogicTile_22_15

 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1167 242)  (1167 242)  routing T_22_15.sp12_h_l_12 <X> T_22_15.lc_trk_g0_7
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.sp12_h_r_20 <X> T_22_15.lc_trk_g0_4
 (16 3)  (1160 243)  (1160 243)  routing T_22_15.sp12_h_r_20 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (14 6)  (1158 246)  (1158 246)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g1_4
 (16 7)  (1160 247)  (1160 247)  routing T_22_15.sp4_h_l_1 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4


LogicTile_24_15

 (12 4)  (1264 244)  (1264 244)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_r_5


RAM_Tile_25_15

 (14 0)  (1320 240)  (1320 240)  routing T_25_15.sp4_h_r_16 <X> T_25_15.lc_trk_g0_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 241)  (1320 241)  routing T_25_15.sp4_h_r_16 <X> T_25_15.lc_trk_g0_0
 (15 1)  (1321 241)  (1321 241)  routing T_25_15.sp4_h_r_16 <X> T_25_15.lc_trk_g0_0
 (16 1)  (1322 241)  (1322 241)  routing T_25_15.sp4_h_r_16 <X> T_25_15.lc_trk_g0_0
 (17 1)  (1323 241)  (1323 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (10 2)  (1316 242)  (1316 242)  routing T_25_15.sp4_v_b_8 <X> T_25_15.sp4_h_l_36
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g0_0 <X> T_25_15.wire_bram/ram/RCLK
 (12 6)  (1318 246)  (1318 246)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_40
 (11 7)  (1317 247)  (1317 247)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_40
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (36 9)  (1342 249)  (1342 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (11 11)  (1317 251)  (1317 251)  routing T_25_15.sp4_h_r_8 <X> T_25_15.sp4_h_l_45
 (14 11)  (1320 251)  (1320 251)  routing T_25_15.sp4_r_v_b_36 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (1331 252)  (1331 252)  routing T_25_15.sp4_v_t_15 <X> T_25_15.lc_trk_g3_2
 (22 13)  (1328 253)  (1328 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 253)  (1329 253)  routing T_25_15.sp4_v_t_15 <X> T_25_15.lc_trk_g3_2
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (10 14)  (1316 254)  (1316 254)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_h_l_47
 (11 14)  (1317 254)  (1317 254)  routing T_25_15.sp4_h_l_43 <X> T_25_15.sp4_v_t_46
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_29_15

 (3 3)  (1513 243)  (1513 243)  routing T_29_15.sp12_v_b_0 <X> T_29_15.sp12_h_l_23


LogicTile_3_14

 (19 0)  (145 224)  (145 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 10)  (145 234)  (145 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 224)  (412 224)  routing T_8_14.sp12_h_l_6 <X> T_8_14.lc_trk_g0_1
 (17 0)  (413 224)  (413 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 10)  (410 234)  (410 234)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (15 11)  (411 235)  (411 235)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (16 11)  (412 235)  (412 235)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (14 0)  (452 224)  (452 224)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (14 1)  (452 225)  (452 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (15 1)  (453 225)  (453 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (8 2)  (446 226)  (446 226)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_h_l_36
 (10 2)  (448 226)  (448 226)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_h_l_36
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g0_0 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (44 5)  (482 229)  (482 229)  LC_2 Logic Functioning bit
 (13 6)  (451 230)  (451 230)  routing T_9_14.sp4_v_b_5 <X> T_9_14.sp4_v_t_40
 (14 6)  (452 230)  (452 230)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g1_4
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (13 8)  (451 232)  (451 232)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_v_b_8
 (21 8)  (459 232)  (459 232)  routing T_9_14.rgt_op_3 <X> T_9_14.lc_trk_g2_3
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 232)  (462 232)  routing T_9_14.rgt_op_3 <X> T_9_14.lc_trk_g2_3
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 232)  (471 232)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (37 8)  (475 232)  (475 232)  LC_4 Logic Functioning bit
 (38 8)  (476 232)  (476 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (45 8)  (483 232)  (483 232)  LC_4 Logic Functioning bit
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 233)  (463 233)  routing T_9_14.sp4_r_v_b_34 <X> T_9_14.lc_trk_g2_2
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (38 9)  (476 233)  (476 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (44 9)  (482 233)  (482 233)  LC_4 Logic Functioning bit
 (8 12)  (446 236)  (446 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10
 (9 12)  (447 236)  (447 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10
 (10 12)  (448 236)  (448 236)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_10
 (25 12)  (463 236)  (463 236)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g3_2
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 236)  (471 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 236)  (472 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (38 12)  (476 236)  (476 236)  LC_6 Logic Functioning bit
 (39 12)  (477 236)  (477 236)  LC_6 Logic Functioning bit
 (45 12)  (483 236)  (483 236)  LC_6 Logic Functioning bit
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (469 237)  (469 237)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (38 13)  (476 237)  (476 237)  LC_6 Logic Functioning bit
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (0 14)  (438 238)  (438 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 238)  (454 238)  routing T_9_14.sp4_v_b_37 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.sp4_v_b_37 <X> T_9_14.lc_trk_g3_5
 (0 15)  (438 239)  (438 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 239)  (456 239)  routing T_9_14.sp4_v_b_37 <X> T_9_14.lc_trk_g3_5


LogicTile_10_14

 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (44 1)  (536 225)  (536 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (0 4)  (492 228)  (492 228)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (14 5)  (506 229)  (506 229)  routing T_10_14.top_op_0 <X> T_10_14.lc_trk_g1_0
 (15 5)  (507 229)  (507 229)  routing T_10_14.top_op_0 <X> T_10_14.lc_trk_g1_0
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (507 230)  (507 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (16 6)  (508 230)  (508 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (18 7)  (510 231)  (510 231)  routing T_10_14.sp4_h_r_5 <X> T_10_14.lc_trk_g1_5
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (14 8)  (506 232)  (506 232)  routing T_10_14.sp4_h_l_21 <X> T_10_14.lc_trk_g2_0
 (15 9)  (507 233)  (507 233)  routing T_10_14.sp4_h_l_21 <X> T_10_14.lc_trk_g2_0
 (16 9)  (508 233)  (508 233)  routing T_10_14.sp4_h_l_21 <X> T_10_14.lc_trk_g2_0
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 10)  (517 234)  (517 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (506 236)  (506 236)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g3_0
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 236)  (525 236)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 237)  (513 237)  routing T_10_14.sp4_r_v_b_43 <X> T_10_14.lc_trk_g3_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (44 13)  (536 237)  (536 237)  LC_6 Logic Functioning bit
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 239)  (492 239)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r


LogicTile_11_14

 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g0_0 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (14 3)  (560 227)  (560 227)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g0_4
 (15 3)  (561 227)  (561 227)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g0_4
 (16 3)  (562 227)  (562 227)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (567 227)  (567 227)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (44 3)  (590 227)  (590 227)  LC_1 Logic Functioning bit
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (550 228)  (550 228)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_3
 (6 4)  (552 228)  (552 228)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (8 5)  (554 229)  (554 229)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_4
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g2_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (9 9)  (555 233)  (555 233)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_7
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (44 9)  (590 233)  (590 233)  LC_4 Logic Functioning bit
 (51 9)  (597 233)  (597 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (571 234)  (571 234)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g2_6
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (571 236)  (571 236)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g3_2
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (44 13)  (590 237)  (590 237)  LC_6 Logic Functioning bit
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (5 1)  (605 225)  (605 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_v_b_0
 (14 1)  (614 225)  (614 225)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g0_0
 (15 1)  (615 225)  (615 225)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.top_op_2 <X> T_12_14.lc_trk_g0_2
 (15 2)  (615 226)  (615 226)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (618 227)  (618 227)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (15 4)  (615 228)  (615 228)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g1_3
 (18 5)  (618 229)  (618 229)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (21 5)  (621 229)  (621 229)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g1_3
 (13 7)  (613 231)  (613 231)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_h_l_40
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (3 8)  (603 232)  (603 232)  routing T_12_14.sp12_v_t_22 <X> T_12_14.sp12_v_b_1
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (13 9)  (613 233)  (613 233)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_h_r_8
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (38 9)  (638 233)  (638 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (11 10)  (611 234)  (611 234)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_v_t_45
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (611 235)  (611 235)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_h_l_45
 (12 11)  (612 235)  (612 235)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_v_t_45
 (13 11)  (613 235)  (613 235)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_h_l_45
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (4 12)  (604 236)  (604 236)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_v_b_9
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (9 0)  (663 224)  (663 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_v_b_19 <X> T_13_14.lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.sp4_v_b_19 <X> T_13_14.lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_0
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_h_l_11 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (47 2)  (701 226)  (701 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_h_l_11 <X> T_13_14.lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.sp4_h_l_11 <X> T_13_14.lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.sp4_h_l_11 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.input_2_1
 (15 4)  (669 228)  (669 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (15 5)  (669 229)  (669 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (12 6)  (666 230)  (666 230)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_v_b_13 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.sp4_v_b_13 <X> T_13_14.lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.sp4_v_b_15 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_v_b_15 <X> T_13_14.lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (46 6)  (700 230)  (700 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (665 231)  (665 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (13 7)  (667 231)  (667 231)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_40
 (18 7)  (672 231)  (672 231)  routing T_13_14.sp4_v_b_13 <X> T_13_14.lc_trk_g1_5
 (21 7)  (675 231)  (675 231)  routing T_13_14.sp4_v_b_15 <X> T_13_14.lc_trk_g1_7
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g2_1
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (14 9)  (668 233)  (668 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (675 233)  (675 233)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 233)  (687 233)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_4
 (35 9)  (689 233)  (689 233)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (21 10)  (675 234)  (675 234)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g2_7
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (15 12)  (669 236)  (669 236)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_b_24 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (672 237)  (672 237)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g3_1
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (15 14)  (669 238)  (669 238)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp12_v_b_6 <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 238)  (706 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (668 239)  (668 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 239)  (672 239)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g3_5
 (21 15)  (675 239)  (675 239)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp12_v_b_6 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp12_v_b_6 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit
 (48 15)  (702 239)  (702 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (706 239)  (706 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_14

 (15 0)  (723 224)  (723 224)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g0_1
 (16 0)  (724 224)  (724 224)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (52 0)  (760 224)  (760 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.bnr_op_5 <X> T_14_14.lc_trk_g0_5
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g0_7
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (16 3)  (724 227)  (724 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (726 227)  (726 227)  routing T_14_14.bnr_op_5 <X> T_14_14.lc_trk_g0_5
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_r_v_b_30 <X> T_14_14.lc_trk_g0_6
 (9 4)  (717 228)  (717 228)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_h_r_4
 (14 4)  (722 228)  (722 228)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g1_1
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 228)  (743 228)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_2
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (14 5)  (722 229)  (722 229)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (726 229)  (726 229)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g1_1
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 229)  (742 229)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_2
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (51 5)  (759 229)  (759 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (720 230)  (720 230)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp4_v_b_21 <X> T_14_14.lc_trk_g1_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_v_b_21 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp4_v_b_7 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_v_b_7 <X> T_14_14.lc_trk_g1_7
 (25 6)  (733 230)  (733 230)  routing T_14_14.sp4_h_r_14 <X> T_14_14.lc_trk_g1_6
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (52 6)  (760 230)  (760 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (719 231)  (719 231)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (13 7)  (721 231)  (721 231)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 231)  (731 231)  routing T_14_14.sp4_h_r_14 <X> T_14_14.lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.sp4_h_r_14 <X> T_14_14.lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_3
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (12 8)  (720 232)  (720 232)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_h_r_8
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 232)  (731 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (13 9)  (721 233)  (721 233)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_h_r_8
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_v_t_18 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_v_t_18 <X> T_14_14.lc_trk_g2_7
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.tnr_op_6 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_v_t_28 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_v_t_28 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 236)  (729 236)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (52 12)  (760 236)  (760 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (722 237)  (722 237)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g3_3
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (51 14)  (759 238)  (759 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (35 15)  (743 239)  (743 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (44 0)  (806 224)  (806 224)  LC_0 Logic Functioning bit
 (52 0)  (814 224)  (814 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (780 225)  (780 225)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp4_r_v_b_33 <X> T_15_14.lc_trk_g0_2
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (49 1)  (811 225)  (811 225)  Carry_In_Mux bit 

 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (44 2)  (806 226)  (806 226)  LC_1 Logic Functioning bit
 (52 2)  (814 226)  (814 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g0_0 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (44 4)  (806 228)  (806 228)  LC_2 Logic Functioning bit
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (8 6)  (770 230)  (770 230)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_h_l_41
 (9 6)  (771 230)  (771 230)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_h_l_41
 (10 6)  (772 230)  (772 230)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_h_l_41
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (44 6)  (806 230)  (806 230)  LC_3 Logic Functioning bit
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (44 8)  (806 232)  (806 232)  LC_4 Logic Functioning bit
 (51 8)  (813 232)  (813 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (16 10)  (778 234)  (778 234)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g2_5
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (51 10)  (813 234)  (813 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (780 235)  (780 235)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 238)  (773 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (13 14)  (775 238)  (775 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (15 14)  (777 238)  (777 238)  routing T_15_14.sp4_v_t_32 <X> T_15_14.lc_trk_g3_5
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_t_32 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (52 14)  (814 238)  (814 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 239)  (774 239)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (5 0)  (821 224)  (821 224)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_r_0
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 224)  (851 224)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (46 0)  (862 224)  (862 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (868 224)  (868 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (35 1)  (851 225)  (851 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_0
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 226)  (821 226)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_l_37
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (6 3)  (822 227)  (822 227)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_l_37
 (8 4)  (824 228)  (824 228)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_h_r_4
 (10 4)  (826 228)  (826 228)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_h_r_4
 (13 5)  (829 229)  (829 229)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_r_5
 (3 6)  (819 230)  (819 230)  routing T_16_14.sp12_h_r_0 <X> T_16_14.sp12_v_t_23
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g1_5
 (3 7)  (819 231)  (819 231)  routing T_16_14.sp12_h_r_0 <X> T_16_14.sp12_v_t_23
 (2 8)  (818 232)  (818 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp4_v_b_24 <X> T_16_14.lc_trk_g2_0
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (47 8)  (863 232)  (863 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (825 233)  (825 233)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_v_b_7
 (10 9)  (826 233)  (826 233)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_v_b_7
 (11 9)  (827 233)  (827 233)  routing T_16_14.sp4_h_l_45 <X> T_16_14.sp4_h_r_8
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_v_b_24 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 234)  (839 234)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g2_7
 (25 10)  (841 234)  (841 234)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (42 10)  (858 234)  (858 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (50 10)  (866 234)  (866 234)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 234)  (868 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (819 235)  (819 235)  routing T_16_14.sp12_v_b_1 <X> T_16_14.sp12_h_l_22
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (841 236)  (841 236)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g3_2
 (14 13)  (830 237)  (830 237)  routing T_16_14.sp4_r_v_b_40 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 237)  (834 237)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g3_1
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g3_2
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp12_v_t_10 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_17_14

 (14 0)  (888 224)  (888 224)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (14 1)  (888 225)  (888 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (15 1)  (889 225)  (889 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (16 1)  (890 225)  (890 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g0_0 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (12 5)  (886 229)  (886 229)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_b_5
 (3 6)  (877 230)  (877 230)  routing T_17_14.sp12_v_b_0 <X> T_17_14.sp12_v_t_23
 (5 6)  (879 230)  (879 230)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (15 6)  (889 230)  (889 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (4 7)  (878 231)  (878 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (6 7)  (880 231)  (880 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (14 8)  (888 232)  (888 232)  routing T_17_14.bnl_op_0 <X> T_17_14.lc_trk_g2_0
 (14 9)  (888 233)  (888 233)  routing T_17_14.bnl_op_0 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g2_2
 (6 10)  (880 234)  (880 234)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_t_43
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (44 11)  (918 235)  (918 235)  LC_5 Logic Functioning bit
 (4 12)  (878 236)  (878 236)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_v_b_9
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (46 0)  (974 224)  (974 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (44 3)  (972 227)  (972 227)  LC_1 Logic Functioning bit
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g2_1
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_h_l_17 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_r_v_b_43 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_3
 (2 14)  (984 238)  (984 238)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 15)  (987 239)  (987 239)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_t_44


LogicTile_22_14

 (9 0)  (1153 224)  (1153 224)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_h_r_1
 (10 0)  (1154 224)  (1154 224)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_h_r_1


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (15 11)  (1321 235)  (1321 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp12_v_t_9 <X> T_25_14.lc_trk_g3_2
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (8 1)  (1356 225)  (1356 225)  routing T_26_14.sp4_h_l_36 <X> T_26_14.sp4_v_b_1
 (9 1)  (1357 225)  (1357 225)  routing T_26_14.sp4_h_l_36 <X> T_26_14.sp4_v_b_1
 (9 4)  (1357 228)  (1357 228)  routing T_26_14.sp4_h_l_36 <X> T_26_14.sp4_h_r_4
 (10 4)  (1358 228)  (1358 228)  routing T_26_14.sp4_h_l_36 <X> T_26_14.sp4_h_r_4
 (8 7)  (1356 231)  (1356 231)  routing T_26_14.sp4_h_r_4 <X> T_26_14.sp4_v_t_41
 (9 7)  (1357 231)  (1357 231)  routing T_26_14.sp4_h_r_4 <X> T_26_14.sp4_v_t_41
 (11 8)  (1359 232)  (1359 232)  routing T_26_14.sp4_v_t_37 <X> T_26_14.sp4_v_b_8
 (13 8)  (1361 232)  (1361 232)  routing T_26_14.sp4_v_t_37 <X> T_26_14.sp4_v_b_8
 (4 10)  (1352 234)  (1352 234)  routing T_26_14.sp4_v_b_6 <X> T_26_14.sp4_v_t_43


IO_Tile_0_13

 (12 12)  (5 220)  (5 220)  routing T_0_13.span4_horz_43 <X> T_0_13.span4_vert_t_15


LogicTile_1_13

 (5 10)  (23 218)  (23 218)  routing T_1_13.sp4_h_r_3 <X> T_1_13.sp4_h_l_43
 (4 11)  (22 219)  (22 219)  routing T_1_13.sp4_h_r_3 <X> T_1_13.sp4_h_l_43


LogicTile_2_13

 (19 15)  (91 223)  (91 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 209)  (410 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (15 1)  (411 209)  (411 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g0_0 <X> T_8_13.wire_bram/ram/RCLK
 (8 3)  (404 211)  (404 211)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_36
 (9 3)  (405 211)  (405 211)  routing T_8_13.sp4_h_r_1 <X> T_8_13.sp4_v_t_36
 (21 8)  (417 216)  (417 216)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g2_3
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 216)  (419 216)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g2_3
 (28 8)  (424 216)  (424 216)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_11
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (14 0)  (452 208)  (452 208)  routing T_9_13.sp4_h_l_5 <X> T_9_13.lc_trk_g0_0
 (14 1)  (452 209)  (452 209)  routing T_9_13.sp4_h_l_5 <X> T_9_13.lc_trk_g0_0
 (15 1)  (453 209)  (453 209)  routing T_9_13.sp4_h_l_5 <X> T_9_13.lc_trk_g0_0
 (16 1)  (454 209)  (454 209)  routing T_9_13.sp4_h_l_5 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (31 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g0_0 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 211)  (462 211)  routing T_9_13.top_op_6 <X> T_9_13.lc_trk_g0_6
 (25 3)  (463 211)  (463 211)  routing T_9_13.top_op_6 <X> T_9_13.lc_trk_g0_6
 (31 3)  (469 211)  (469 211)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (44 3)  (482 211)  (482 211)  LC_1 Logic Functioning bit
 (0 4)  (438 212)  (438 212)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 213)  (438 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (15 6)  (453 214)  (453 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (16 6)  (454 214)  (454 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (455 214)  (455 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (456 215)  (456 215)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (21 13)  (459 221)  (459 221)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 223)  (438 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r


LogicTile_10_13

 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (44 3)  (536 211)  (536 211)  LC_1 Logic Functioning bit
 (0 4)  (492 212)  (492 212)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 212)  (507 212)  routing T_10_13.lft_op_1 <X> T_10_13.lc_trk_g1_1
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 212)  (510 212)  routing T_10_13.lft_op_1 <X> T_10_13.lc_trk_g1_1
 (21 4)  (513 212)  (513 212)  routing T_10_13.wire_logic_cluster/lc_3/out <X> T_10_13.lc_trk_g1_3
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (0 5)  (492 213)  (492 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (21 6)  (513 214)  (513 214)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (44 7)  (536 215)  (536 215)  LC_3 Logic Functioning bit
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (14 9)  (506 217)  (506 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (15 9)  (507 217)  (507 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 12)  (513 220)  (513 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (21 13)  (513 221)  (513 221)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (0 14)  (492 222)  (492 222)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 222)  (509 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (0 15)  (492 223)  (492 223)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 223)  (510 223)  routing T_10_13.sp4_r_v_b_45 <X> T_10_13.lc_trk_g3_5
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 209)  (569 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g0_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 212)  (561 212)  routing T_11_13.bot_op_1 <X> T_11_13.lc_trk_g1_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (5 6)  (551 214)  (551 214)  routing T_11_13.sp4_h_r_0 <X> T_11_13.sp4_h_l_38
 (4 7)  (550 215)  (550 215)  routing T_11_13.sp4_h_r_0 <X> T_11_13.sp4_h_l_38
 (4 10)  (550 218)  (550 218)  routing T_11_13.sp4_h_r_0 <X> T_11_13.sp4_v_t_43
 (5 10)  (551 218)  (551 218)  routing T_11_13.sp4_v_t_43 <X> T_11_13.sp4_h_l_43
 (6 10)  (552 218)  (552 218)  routing T_11_13.sp4_h_r_0 <X> T_11_13.sp4_v_t_43
 (5 11)  (551 219)  (551 219)  routing T_11_13.sp4_h_r_0 <X> T_11_13.sp4_v_t_43
 (6 11)  (552 219)  (552 219)  routing T_11_13.sp4_v_t_43 <X> T_11_13.sp4_h_l_43
 (0 14)  (546 222)  (546 222)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 222)  (550 222)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_t_44
 (15 14)  (561 222)  (561 222)  routing T_11_13.sp4_v_t_32 <X> T_11_13.lc_trk_g3_5
 (16 14)  (562 222)  (562 222)  routing T_11_13.sp4_v_t_32 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (0 15)  (546 223)  (546 223)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (551 223)  (551 223)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_t_44
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (608 210)  (608 210)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_h_l_36
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (0 3)  (600 211)  (600 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (3 3)  (603 211)  (603 211)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_l_23
 (4 3)  (604 211)  (604 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_37
 (6 3)  (606 211)  (606 211)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_37
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (44 3)  (644 211)  (644 211)  LC_1 Logic Functioning bit
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (621 214)  (621 214)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g1_7
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 214)  (624 214)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g1_7
 (11 7)  (611 215)  (611 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (13 7)  (613 215)  (613 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (14 8)  (614 216)  (614 216)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g2_5
 (19 10)  (619 218)  (619 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (44 11)  (644 219)  (644 219)  LC_5 Logic Functioning bit
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (21 13)  (621 221)  (621 221)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g3_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (44 13)  (644 221)  (644 221)  LC_6 Logic Functioning bit
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 222)  (625 222)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g3_6
 (0 15)  (600 223)  (600 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_13

 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (49 1)  (703 209)  (703 209)  Carry_In_Mux bit 

 (53 1)  (707 209)  (707 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (44 2)  (698 210)  (698 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (53 3)  (707 211)  (707 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (667 212)  (667 212)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_v_b_5
 (15 4)  (669 212)  (669 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (16 4)  (670 212)  (670 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g1_2
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (44 4)  (698 212)  (698 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (18 5)  (672 213)  (672 213)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g1_1
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (53 5)  (707 213)  (707 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (666 214)  (666 214)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_40
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (11 7)  (665 215)  (665 215)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_40
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (53 7)  (707 215)  (707 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 12)  (657 220)  (657 220)  routing T_13_13.sp12_v_b_1 <X> T_13_13.sp12_h_r_1
 (14 12)  (668 220)  (668 220)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g3_0
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (3 13)  (657 221)  (657 221)  routing T_13_13.sp12_v_b_1 <X> T_13_13.sp12_h_r_1
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (654 222)  (654 222)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (0 15)  (654 223)  (654 223)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 223)  (655 223)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5


LogicTile_14_13

 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (14 1)  (722 209)  (722 209)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g0_0
 (15 1)  (723 209)  (723 209)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 211)  (708 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (51 3)  (759 211)  (759 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (729 212)  (729 212)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.sp4_h_r_11 <X> T_14_13.lc_trk_g1_3
 (5 6)  (713 214)  (713 214)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_l_38
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (52 6)  (760 214)  (760 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (714 215)  (714 215)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_l_38
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_3
 (34 7)  (742 215)  (742 215)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_3
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (14 8)  (722 216)  (722 216)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (14 9)  (722 217)  (722 217)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (15 10)  (723 218)  (723 218)  routing T_14_13.sp12_v_t_2 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp12_v_t_2 <X> T_14_13.lc_trk_g2_5
 (25 10)  (733 218)  (733 218)  routing T_14_13.bnl_op_6 <X> T_14_13.lc_trk_g2_6
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (51 10)  (759 218)  (759 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (721 219)  (721 219)  routing T_14_13.sp4_v_b_3 <X> T_14_13.sp4_h_l_45
 (18 11)  (726 219)  (726 219)  routing T_14_13.sp12_v_t_2 <X> T_14_13.lc_trk_g2_5
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.bnl_op_6 <X> T_14_13.lc_trk_g2_6
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (21 12)  (729 220)  (729 220)  routing T_14_13.bnl_op_3 <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (733 220)  (733 220)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g3_2
 (13 13)  (721 221)  (721 221)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_r_11
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_r_v_b_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 221)  (729 221)  routing T_14_13.bnl_op_3 <X> T_14_13.lc_trk_g3_3
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g3_2
 (14 14)  (722 222)  (722 222)  routing T_14_13.bnl_op_4 <X> T_14_13.lc_trk_g3_4
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.bnl_op_5 <X> T_14_13.lc_trk_g3_5
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (717 223)  (717 223)  routing T_14_13.sp4_v_b_10 <X> T_14_13.sp4_v_t_47
 (14 15)  (722 223)  (722 223)  routing T_14_13.bnl_op_4 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (726 223)  (726 223)  routing T_14_13.bnl_op_5 <X> T_14_13.lc_trk_g3_5
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 223)  (741 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_7
 (35 15)  (743 223)  (743 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_7
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (5 0)  (767 208)  (767 208)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_h_r_0
 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (25 0)  (787 208)  (787 208)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g0_2
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (4 1)  (766 209)  (766 209)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_h_r_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g0_2
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (21 2)  (783 210)  (783 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_1
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (6 3)  (768 211)  (768 211)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_37
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (9 4)  (771 212)  (771 212)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_r_4
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_2
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 215)  (795 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_3
 (35 7)  (797 215)  (797 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (51 7)  (813 215)  (813 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (776 216)  (776 216)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g2_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_4
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (52 8)  (814 216)  (814 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (777 217)  (777 217)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (783 217)  (783 217)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g2_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_4
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (5 10)  (767 218)  (767 218)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_43
 (15 10)  (777 218)  (777 218)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.input_2_5
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_43
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (780 219)  (780 219)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 219)  (795 219)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.input_2_5
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (52 12)  (814 220)  (814 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (777 221)  (777 221)  routing T_15_13.tnr_op_0 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.input_2_6
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (5 14)  (767 222)  (767 222)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_l_44
 (15 14)  (777 222)  (777 222)  routing T_15_13.tnr_op_5 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (44 14)  (806 222)  (806 222)  LC_7 Logic Functioning bit
 (52 14)  (814 222)  (814 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (768 223)  (768 223)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_l_44
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_7
 (34 15)  (796 223)  (796 223)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (44 1)  (860 209)  (860 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (10 2)  (826 210)  (826 210)  routing T_16_13.sp4_v_b_8 <X> T_16_13.sp4_h_l_36
 (2 3)  (818 211)  (818 211)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (829 212)  (829 212)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_v_b_5
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (8 6)  (824 214)  (824 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g1_5
 (2 8)  (818 216)  (818 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (822 216)  (822 216)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_v_b_6
 (14 8)  (830 216)  (830 216)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (25 8)  (841 216)  (841 216)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (5 9)  (821 217)  (821 217)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_v_b_6
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 222)  (821 222)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (0 15)  (816 223)  (816 223)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 223)  (820 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (6 15)  (822 223)  (822 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44


LogicTile_17_13

 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_42
 (9 10)  (883 218)  (883 218)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_42


LogicTile_18_13

 (21 0)  (949 208)  (949 208)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 208)  (952 208)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (21 1)  (949 209)  (949 209)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_r_v_b_33 <X> T_18_13.lc_trk_g0_2
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (52 4)  (980 212)  (980 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1
 (18 9)  (946 217)  (946 217)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g2_1


LogicTile_19_13

 (11 2)  (993 210)  (993 210)  routing T_19_13.sp4_h_l_44 <X> T_19_13.sp4_v_t_39


LogicTile_21_13

 (4 2)  (1094 210)  (1094 210)  routing T_21_13.sp4_v_b_4 <X> T_21_13.sp4_v_t_37
 (6 2)  (1096 210)  (1096 210)  routing T_21_13.sp4_v_b_4 <X> T_21_13.sp4_v_t_37
 (8 7)  (1098 215)  (1098 215)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_v_t_41
 (9 7)  (1099 215)  (1099 215)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_v_t_41
 (10 7)  (1100 215)  (1100 215)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_v_t_41


LogicTile_24_13

 (10 4)  (1262 212)  (1262 212)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_r_4


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (11 2)  (1317 210)  (1317 210)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_39
 (0 3)  (1306 211)  (1306 211)  routing T_25_13.lc_trk_g1_1 <X> T_25_13.wire_bram/ram/RCLK
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g1_1 <X> T_25_13.wire_bram/ram/RCLK
 (12 3)  (1318 211)  (1318 211)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_39
 (15 4)  (1321 212)  (1321 212)  routing T_25_13.sp4_h_r_17 <X> T_25_13.lc_trk_g1_1
 (16 4)  (1322 212)  (1322 212)  routing T_25_13.sp4_h_r_17 <X> T_25_13.lc_trk_g1_1
 (17 4)  (1323 212)  (1323 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 212)  (1324 212)  routing T_25_13.sp4_h_r_17 <X> T_25_13.lc_trk_g1_1
 (18 5)  (1324 213)  (1324 213)  routing T_25_13.sp4_h_r_17 <X> T_25_13.lc_trk_g1_1
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_v_t_34 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_v_t_34 <X> T_25_13.lc_trk_g2_7
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (10 14)  (1316 222)  (1316 222)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_h_l_47
 (11 14)  (1317 222)  (1317 222)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_46
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (3 15)  (1309 223)  (1309 223)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_v_t_22
 (12 15)  (1318 223)  (1318 223)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_46


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (414 199)  (414 199)  routing T_8_12.sp4_r_v_b_29 <X> T_8_12.lc_trk_g1_5
 (22 8)  (418 200)  (418 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (417 201)  (417 201)  routing T_8_12.sp4_r_v_b_35 <X> T_8_12.lc_trk_g2_3
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (13 6)  (451 198)  (451 198)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_40
 (12 7)  (450 199)  (450 199)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_40


LogicTile_10_12

 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (46 0)  (538 192)  (538 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (497 193)  (497 193)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_b_0
 (12 1)  (504 193)  (504 193)  routing T_10_12.sp4_h_r_2 <X> T_10_12.sp4_v_b_2
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (44 1)  (536 193)  (536 193)  LC_0 Logic Functioning bit
 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 195)  (492 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (14 3)  (506 195)  (506 195)  routing T_10_12.sp4_r_v_b_28 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (21 5)  (513 197)  (513 197)  routing T_10_12.sp4_r_v_b_27 <X> T_10_12.lc_trk_g1_3
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 197)  (516 197)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g1_2
 (25 5)  (517 197)  (517 197)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g1_2
 (21 8)  (513 200)  (513 200)  routing T_10_12.rgt_op_3 <X> T_10_12.lc_trk_g2_3
 (22 8)  (514 200)  (514 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 200)  (516 200)  routing T_10_12.rgt_op_3 <X> T_10_12.lc_trk_g2_3
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (45 8)  (537 200)  (537 200)  LC_4 Logic Functioning bit
 (51 8)  (543 200)  (543 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (523 201)  (523 201)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 201)  (528 201)  LC_4 Logic Functioning bit
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (38 9)  (530 201)  (530 201)  LC_4 Logic Functioning bit
 (39 9)  (531 201)  (531 201)  LC_4 Logic Functioning bit
 (44 9)  (536 201)  (536 201)  LC_4 Logic Functioning bit
 (15 12)  (507 204)  (507 204)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (16 12)  (508 204)  (508 204)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (510 205)  (510 205)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g3_1
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r


LogicTile_11_12

 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g0_0 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (44 3)  (590 195)  (590 195)  LC_1 Logic Functioning bit
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g1_5
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (14 10)  (560 202)  (560 202)  routing T_11_12.sp4_v_t_17 <X> T_11_12.lc_trk_g2_4
 (25 10)  (571 202)  (571 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_v_t_17 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (44 11)  (590 203)  (590 203)  LC_5 Logic Functioning bit
 (15 12)  (561 204)  (561 204)  routing T_11_12.tnr_op_1 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g3_3
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (44 13)  (590 205)  (590 205)  LC_6 Logic Functioning bit
 (0 14)  (546 206)  (546 206)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 207)  (569 207)  routing T_11_12.sp12_v_t_21 <X> T_11_12.lc_trk_g3_6
 (25 15)  (571 207)  (571 207)  routing T_11_12.sp12_v_t_21 <X> T_11_12.lc_trk_g3_6


LogicTile_12_12

 (25 0)  (625 192)  (625 192)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (52 0)  (652 192)  (652 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (19 1)  (619 193)  (619 193)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (49 1)  (649 193)  (649 193)  Carry_In_Mux bit 

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 194)  (608 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_36
 (10 2)  (610 194)  (610 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_36
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (52 2)  (652 194)  (652 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (600 195)  (600 195)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (52 4)  (652 196)  (652 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (13 5)  (613 197)  (613 197)  routing T_12_12.sp4_v_t_37 <X> T_12_12.sp4_h_r_5
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g1_5
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (48 6)  (648 198)  (648 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (48 7)  (648 199)  (648 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (653 199)  (653 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 200)  (623 200)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g2_3
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (46 8)  (646 200)  (646 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (48 9)  (648 201)  (648 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (19 10)  (619 202)  (619 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (46 10)  (646 202)  (646 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (609 203)  (609 203)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_v_t_42
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (48 11)  (648 203)  (648 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (652 203)  (652 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (653 203)  (653 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (15 12)  (615 204)  (615 204)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g3_1
 (16 12)  (616 204)  (616 204)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 205)  (625 205)  routing T_12_12.sp4_r_v_b_42 <X> T_12_12.lc_trk_g3_2
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 206)  (604 206)  routing T_12_12.sp4_v_b_9 <X> T_12_12.sp4_v_t_44
 (13 14)  (613 206)  (613 206)  routing T_12_12.sp4_v_b_11 <X> T_12_12.sp4_v_t_46
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_13_12

 (14 0)  (668 192)  (668 192)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (14 1)  (668 193)  (668 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (15 1)  (669 193)  (669 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (16 1)  (670 193)  (670 193)  routing T_13_12.sp4_h_l_5 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (50 1)  (704 193)  (704 193)  Carry_In_Mux bit 

 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (44 2)  (698 194)  (698 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g0_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (46 3)  (700 195)  (700 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 196)  (679 196)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g1_2
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (44 4)  (698 196)  (698 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (52 4)  (706 196)  (706 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (53 5)  (707 197)  (707 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (669 198)  (669 198)  routing T_13_12.sp12_h_r_5 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.sp12_h_r_5 <X> T_13_12.lc_trk_g1_5
 (25 6)  (679 198)  (679 198)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g1_6
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (44 6)  (698 198)  (698 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (53 6)  (707 198)  (707 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (672 199)  (672 199)  routing T_13_12.sp12_h_r_5 <X> T_13_12.lc_trk_g1_5
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (44 8)  (698 200)  (698 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g2_2
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (53 9)  (707 201)  (707 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (665 202)  (665 202)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_v_t_45
 (13 10)  (667 202)  (667 202)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_v_t_45
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (42 10)  (696 202)  (696 202)  LC_5 Logic Functioning bit
 (44 10)  (698 202)  (698 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (12 11)  (666 203)  (666 203)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_v_t_45
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (53 11)  (707 203)  (707 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 204)  (668 204)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (44 12)  (698 204)  (698 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (53 13)  (707 205)  (707 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 206)  (668 206)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g3_5
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (42 14)  (696 206)  (696 206)  LC_7 Logic Functioning bit
 (44 14)  (698 206)  (698 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (51 14)  (705 206)  (705 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (707 206)  (707 206)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (654 207)  (654 207)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (13 0)  (721 192)  (721 192)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_b_2
 (12 1)  (720 193)  (720 193)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_b_2
 (0 2)  (708 194)  (708 194)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (16 4)  (724 196)  (724 196)  routing T_14_12.sp4_v_b_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 196)  (726 196)  routing T_14_12.sp4_v_b_1 <X> T_14_12.lc_trk_g1_1
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (4 8)  (712 200)  (712 200)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_b_6
 (6 8)  (714 200)  (714 200)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_b_6
 (5 9)  (713 201)  (713 201)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_b_6
 (14 9)  (722 201)  (722 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 14)  (729 206)  (729 206)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g3_7
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (47 14)  (755 206)  (755 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g3_7
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (48 15)  (756 207)  (756 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_12

 (12 4)  (774 196)  (774 196)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_r_5


LogicTile_16_12

 (14 0)  (830 192)  (830 192)  routing T_16_12.sp4_h_l_5 <X> T_16_12.lc_trk_g0_0
 (14 1)  (830 193)  (830 193)  routing T_16_12.sp4_h_l_5 <X> T_16_12.lc_trk_g0_0
 (15 1)  (831 193)  (831 193)  routing T_16_12.sp4_h_l_5 <X> T_16_12.lc_trk_g0_0
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp4_h_l_5 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_r_v_b_33 <X> T_16_12.lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 194)  (821 194)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_37
 (2 3)  (818 195)  (818 195)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (6 3)  (822 195)  (822 195)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_37
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 197)  (848 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (51 5)  (867 197)  (867 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (21 10)  (837 202)  (837 202)  routing T_16_12.sp4_v_t_18 <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp4_v_t_18 <X> T_16_12.lc_trk_g2_7


LogicTile_20_12

 (3 7)  (1039 199)  (1039 199)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_v_t_23


LogicTile_21_12

 (4 2)  (1094 194)  (1094 194)  routing T_21_12.sp4_v_b_4 <X> T_21_12.sp4_v_t_37
 (6 2)  (1096 194)  (1096 194)  routing T_21_12.sp4_v_b_4 <X> T_21_12.sp4_v_t_37


LogicTile_23_12

 (4 10)  (1202 202)  (1202 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (6 10)  (1204 202)  (1204 202)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43
 (5 11)  (1203 203)  (1203 203)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_43


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 195)  (1321 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.wire_bram/ram/WDATA_3
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 9)  (1343 201)  (1343 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (16 13)  (1322 205)  (1322 205)  routing T_25_12.sp12_v_t_7 <X> T_25_12.lc_trk_g3_0
 (17 13)  (1323 205)  (1323 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE
 (9 15)  (1315 207)  (1315 207)  routing T_25_12.sp4_v_b_2 <X> T_25_12.sp4_v_t_47
 (10 15)  (1316 207)  (1316 207)  routing T_25_12.sp4_v_b_2 <X> T_25_12.sp4_v_t_47


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (13 184)  (13 184)  routing T_0_11.span12_horz_0 <X> T_0_11.lc_trk_g1_0
 (4 9)  (13 185)  (13 185)  routing T_0_11.span12_horz_0 <X> T_0_11.lc_trk_g1_0
 (5 9)  (12 185)  (12 185)  routing T_0_11.span12_horz_0 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_horz_23 <X> T_0_11.lc_trk_g1_7
 (6 14)  (11 190)  (11 190)  routing T_0_11.span4_horz_23 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (8 14)  (134 190)  (134 190)  routing T_3_11.sp4_v_t_47 <X> T_3_11.sp4_h_l_47
 (9 14)  (135 190)  (135 190)  routing T_3_11.sp4_v_t_47 <X> T_3_11.sp4_h_l_47


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 177)  (408 177)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_b_2
 (16 1)  (412 177)  (412 177)  routing T_8_11.sp12_h_r_8 <X> T_8_11.lc_trk_g0_0
 (17 1)  (413 177)  (413 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (13 2)  (409 178)  (409 178)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_t_39
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g0_0 <X> T_8_11.wire_bram/ram/RCLK
 (12 3)  (408 179)  (408 179)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_t_39
 (6 6)  (402 182)  (402 182)  routing T_8_11.sp4_v_b_0 <X> T_8_11.sp4_v_t_38
 (25 6)  (421 182)  (421 182)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (5 7)  (401 183)  (401 183)  routing T_8_11.sp4_v_b_0 <X> T_8_11.sp4_v_t_38
 (22 7)  (418 183)  (418 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 183)  (420 183)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (25 7)  (421 183)  (421 183)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (27 8)  (423 184)  (423 184)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 184)  (426 184)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_bram/ram/WDATA_11
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (18 15)  (414 191)  (414 191)  routing T_8_11.sp4_r_v_b_45 <X> T_8_11.lc_trk_g3_5


LogicTile_9_11

 (8 3)  (446 179)  (446 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (9 3)  (447 179)  (447 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (10 3)  (448 179)  (448 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (8 7)  (446 183)  (446 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (9 7)  (447 183)  (447 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (6 12)  (444 188)  (444 188)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_b_9
 (19 14)  (457 190)  (457 190)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_11

 (1 3)  (493 179)  (493 179)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_11_11

 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 176)  (582 176)  LC_0 Logic Functioning bit
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (40 0)  (586 176)  (586 176)  LC_0 Logic Functioning bit
 (41 0)  (587 176)  (587 176)  LC_0 Logic Functioning bit
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (53 0)  (599 176)  (599 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (41 1)  (587 177)  (587 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_11

 (8 0)  (608 176)  (608 176)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_r_1
 (9 0)  (609 176)  (609 176)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_r_1
 (14 0)  (614 176)  (614 176)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (44 0)  (644 176)  (644 176)  LC_0 Logic Functioning bit
 (52 0)  (652 176)  (652 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (615 177)  (615 177)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_h_r_8 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (50 1)  (650 177)  (650 177)  Carry_In_Mux bit 

 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (44 2)  (644 178)  (644 178)  LC_1 Logic Functioning bit
 (52 2)  (652 178)  (652 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (603 179)  (603 179)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_h_l_23
 (8 3)  (608 179)  (608 179)  routing T_12_11.sp4_h_r_1 <X> T_12_11.sp4_v_t_36
 (9 3)  (609 179)  (609 179)  routing T_12_11.sp4_h_r_1 <X> T_12_11.sp4_v_t_36
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (25 4)  (625 180)  (625 180)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (42 4)  (642 180)  (642 180)  LC_2 Logic Functioning bit
 (44 4)  (644 180)  (644 180)  LC_2 Logic Functioning bit
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 181)  (623 181)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g1_2
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (39 6)  (639 182)  (639 182)  LC_3 Logic Functioning bit
 (41 6)  (641 182)  (641 182)  LC_3 Logic Functioning bit
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (44 6)  (644 182)  (644 182)  LC_3 Logic Functioning bit
 (52 6)  (652 182)  (652 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (39 7)  (639 183)  (639 183)  LC_3 Logic Functioning bit
 (41 7)  (641 183)  (641 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (12 8)  (612 184)  (612 184)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_r_8
 (25 8)  (625 184)  (625 184)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (44 8)  (644 184)  (644 184)  LC_4 Logic Functioning bit
 (51 8)  (651 184)  (651 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (25 9)  (625 185)  (625 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (24 10)  (624 186)  (624 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (25 10)  (625 186)  (625 186)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (42 10)  (642 186)  (642 186)  LC_5 Logic Functioning bit
 (44 10)  (644 186)  (644 186)  LC_5 Logic Functioning bit
 (52 10)  (652 186)  (652 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp12_v_b_20 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp12_v_b_20 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (25 11)  (625 187)  (625 187)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (10 12)  (610 188)  (610 188)  routing T_12_11.sp4_v_t_40 <X> T_12_11.sp4_h_r_10
 (14 12)  (614 188)  (614 188)  routing T_12_11.rgt_op_0 <X> T_12_11.lc_trk_g3_0
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (44 12)  (644 188)  (644 188)  LC_6 Logic Functioning bit
 (15 13)  (615 189)  (615 189)  routing T_12_11.rgt_op_0 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (47 13)  (647 189)  (647 189)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (44 14)  (644 190)  (644 190)  LC_7 Logic Functioning bit
 (52 14)  (652 190)  (652 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (615 191)  (615 191)  routing T_12_11.sp4_v_t_33 <X> T_12_11.lc_trk_g3_4
 (16 15)  (616 191)  (616 191)  routing T_12_11.sp4_v_t_33 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (25 0)  (679 176)  (679 176)  routing T_13_11.lft_op_2 <X> T_13_11.lc_trk_g0_2
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_0
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (43 0)  (697 176)  (697 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (52 0)  (706 176)  (706 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.lft_op_2 <X> T_13_11.lc_trk_g0_2
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_0
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 178)  (668 178)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (15 2)  (669 178)  (669 178)  routing T_13_11.sp4_v_b_21 <X> T_13_11.lc_trk_g0_5
 (16 2)  (670 178)  (670 178)  routing T_13_11.sp4_v_b_21 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (11 4)  (665 180)  (665 180)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_v_b_5
 (14 4)  (668 180)  (668 180)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g1_0
 (12 5)  (666 181)  (666 181)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_v_b_5
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (9 10)  (663 186)  (663 186)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_h_l_42
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 190)  (670 190)  routing T_13_11.sp12_v_t_10 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 191)  (659 191)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_44


LogicTile_14_11

 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (14 10)  (722 186)  (722 186)  routing T_14_11.sp4_v_b_36 <X> T_14_11.lc_trk_g2_4
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (47 10)  (755 186)  (755 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (756 186)  (756 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (722 187)  (722 187)  routing T_14_11.sp4_v_b_36 <X> T_14_11.lc_trk_g2_4
 (16 11)  (724 187)  (724 187)  routing T_14_11.sp4_v_b_36 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit


LogicTile_16_11

 (25 0)  (841 176)  (841 176)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g0_2
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (52 0)  (868 176)  (868 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (51 1)  (867 177)  (867 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (868 177)  (868 177)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 178)  (819 178)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_l_23
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (3 4)  (819 180)  (819 180)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_r_0
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g2_5
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp12_v_b_0 <X> T_16_11.lc_trk_g3_0
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp12_v_b_0 <X> T_16_11.lc_trk_g3_0
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp12_v_b_0 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (14 3)  (888 179)  (888 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 13)  (877 189)  (877 189)  routing T_17_11.sp12_h_l_22 <X> T_17_11.sp12_h_r_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (48 14)  (922 190)  (922 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (926 190)  (926 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit
 (53 15)  (927 191)  (927 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_11

 (17 0)  (945 176)  (945 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (949 176)  (949 176)  routing T_18_11.sp12_h_r_3 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.sp12_h_r_3 <X> T_18_11.lc_trk_g0_3
 (18 1)  (946 177)  (946 177)  routing T_18_11.sp4_r_v_b_34 <X> T_18_11.lc_trk_g0_1
 (21 1)  (949 177)  (949 177)  routing T_18_11.sp12_h_r_3 <X> T_18_11.lc_trk_g0_3
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (52 4)  (980 180)  (980 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 187)  (953 187)  routing T_18_11.sp4_r_v_b_38 <X> T_18_11.lc_trk_g2_6


LogicTile_19_11

 (4 14)  (986 190)  (986 190)  routing T_19_11.sp4_v_b_9 <X> T_19_11.sp4_v_t_44


LogicTile_22_11

 (2 4)  (1146 180)  (1146 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_11

 (2 8)  (1254 184)  (1254 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_11

 (16 0)  (1322 176)  (1322 176)  routing T_25_11.sp12_h_l_14 <X> T_25_11.lc_trk_g0_1
 (17 0)  (1323 176)  (1323 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 177)  (1314 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (9 1)  (1315 177)  (1315 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (10 1)  (1316 177)  (1316 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (18 1)  (1324 177)  (1324 177)  routing T_25_11.sp12_h_l_14 <X> T_25_11.lc_trk_g0_1
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (13 6)  (1319 182)  (1319 182)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_40
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (3 9)  (1309 185)  (1309 185)  routing T_25_11.sp12_h_l_22 <X> T_25_11.sp12_v_b_1
 (38 9)  (1344 185)  (1344 185)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (1317 186)  (1317 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (13 10)  (1319 186)  (1319 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (15 12)  (1321 188)  (1321 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (16 12)  (1322 188)  (1322 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 188)  (1324 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (3 15)  (1309 191)  (1309 191)  routing T_25_11.sp12_h_l_22 <X> T_25_11.sp12_v_t_22
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_r_v_b_45 <X> T_25_11.lc_trk_g3_5


LogicTile_7_10

 (12 12)  (354 172)  (354 172)  routing T_7_10.sp4_v_b_5 <X> T_7_10.sp4_h_r_11
 (11 13)  (353 173)  (353 173)  routing T_7_10.sp4_v_b_5 <X> T_7_10.sp4_h_r_11
 (13 13)  (355 173)  (355 173)  routing T_7_10.sp4_v_b_5 <X> T_7_10.sp4_h_r_11


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 162)  (410 162)  routing T_8_10.sp12_h_l_3 <X> T_8_10.lc_trk_g0_4
 (21 2)  (417 162)  (417 162)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 163)  (410 163)  routing T_8_10.sp12_h_l_3 <X> T_8_10.lc_trk_g0_4
 (15 3)  (411 163)  (411 163)  routing T_8_10.sp12_h_l_3 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (417 163)  (417 163)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (3 6)  (399 166)  (399 166)  routing T_8_10.sp12_v_b_0 <X> T_8_10.sp12_v_t_23
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_3
 (37 8)  (433 168)  (433 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 169)  (426 169)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_3
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (12 5)  (450 165)  (450 165)  routing T_9_10.sp4_h_r_5 <X> T_9_10.sp4_v_b_5
 (13 6)  (451 166)  (451 166)  routing T_9_10.sp4_h_r_5 <X> T_9_10.sp4_v_t_40
 (12 7)  (450 167)  (450 167)  routing T_9_10.sp4_h_r_5 <X> T_9_10.sp4_v_t_40
 (13 8)  (451 168)  (451 168)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_v_b_8
 (13 14)  (451 174)  (451 174)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_46


LogicTile_10_10

 (2 0)  (494 160)  (494 160)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (492 162)  (492 162)  routing T_10_10.glb_netwk_3 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 163)  (492 163)  routing T_10_10.glb_netwk_3 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (31 8)  (523 168)  (523 168)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 168)  (525 168)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 168)  (526 168)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 168)  (528 168)  LC_4 Logic Functioning bit
 (37 8)  (529 168)  (529 168)  LC_4 Logic Functioning bit
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (39 8)  (531 168)  (531 168)  LC_4 Logic Functioning bit
 (45 8)  (537 168)  (537 168)  LC_4 Logic Functioning bit
 (31 9)  (523 169)  (523 169)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (38 9)  (530 169)  (530 169)  LC_4 Logic Functioning bit
 (39 9)  (531 169)  (531 169)  LC_4 Logic Functioning bit
 (46 9)  (538 169)  (538 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 14)  (517 174)  (517 174)  routing T_10_10.sp4_h_r_46 <X> T_10_10.lc_trk_g3_6
 (22 15)  (514 175)  (514 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 175)  (515 175)  routing T_10_10.sp4_h_r_46 <X> T_10_10.lc_trk_g3_6
 (24 15)  (516 175)  (516 175)  routing T_10_10.sp4_h_r_46 <X> T_10_10.lc_trk_g3_6
 (25 15)  (517 175)  (517 175)  routing T_10_10.sp4_h_r_46 <X> T_10_10.lc_trk_g3_6


LogicTile_11_10

 (27 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 160)  (574 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 160)  (582 160)  LC_0 Logic Functioning bit
 (39 0)  (585 160)  (585 160)  LC_0 Logic Functioning bit
 (41 0)  (587 160)  (587 160)  LC_0 Logic Functioning bit
 (42 0)  (588 160)  (588 160)  LC_0 Logic Functioning bit
 (44 0)  (590 160)  (590 160)  LC_0 Logic Functioning bit
 (45 0)  (591 160)  (591 160)  LC_0 Logic Functioning bit
 (36 1)  (582 161)  (582 161)  LC_0 Logic Functioning bit
 (39 1)  (585 161)  (585 161)  LC_0 Logic Functioning bit
 (41 1)  (587 161)  (587 161)  LC_0 Logic Functioning bit
 (42 1)  (588 161)  (588 161)  LC_0 Logic Functioning bit
 (49 1)  (595 161)  (595 161)  Carry_In_Mux bit 

 (0 2)  (546 162)  (546 162)  routing T_11_10.glb_netwk_3 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 162)  (573 162)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 162)  (574 162)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 162)  (582 162)  LC_1 Logic Functioning bit
 (39 2)  (585 162)  (585 162)  LC_1 Logic Functioning bit
 (41 2)  (587 162)  (587 162)  LC_1 Logic Functioning bit
 (42 2)  (588 162)  (588 162)  LC_1 Logic Functioning bit
 (45 2)  (591 162)  (591 162)  LC_1 Logic Functioning bit
 (0 3)  (546 163)  (546 163)  routing T_11_10.glb_netwk_3 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (36 3)  (582 163)  (582 163)  LC_1 Logic Functioning bit
 (39 3)  (585 163)  (585 163)  LC_1 Logic Functioning bit
 (41 3)  (587 163)  (587 163)  LC_1 Logic Functioning bit
 (42 3)  (588 163)  (588 163)  LC_1 Logic Functioning bit
 (14 11)  (560 171)  (560 171)  routing T_11_10.sp4_r_v_b_36 <X> T_11_10.lc_trk_g2_4
 (17 11)  (563 171)  (563 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (560 172)  (560 172)  routing T_11_10.wire_logic_cluster/lc_0/out <X> T_11_10.lc_trk_g3_0
 (17 12)  (563 172)  (563 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 172)  (564 172)  routing T_11_10.wire_logic_cluster/lc_1/out <X> T_11_10.lc_trk_g3_1
 (17 13)  (563 173)  (563 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (546 174)  (546 174)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 174)  (547 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 175)  (547 175)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_7/s_r


LogicTile_12_10

 (25 0)  (625 160)  (625 160)  routing T_12_10.sp4_v_b_10 <X> T_12_10.lc_trk_g0_2
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (43 0)  (643 160)  (643 160)  LC_0 Logic Functioning bit
 (14 1)  (614 161)  (614 161)  routing T_12_10.sp4_r_v_b_35 <X> T_12_10.lc_trk_g0_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 161)  (623 161)  routing T_12_10.sp4_v_b_10 <X> T_12_10.lc_trk_g0_2
 (25 1)  (625 161)  (625 161)  routing T_12_10.sp4_v_b_10 <X> T_12_10.lc_trk_g0_2
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (37 1)  (637 161)  (637 161)  LC_0 Logic Functioning bit
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (26 2)  (626 162)  (626 162)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 162)  (630 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 162)  (631 162)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 162)  (634 162)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (50 2)  (650 162)  (650 162)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (628 163)  (628 163)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 163)  (630 163)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 164)  (631 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 164)  (638 164)  LC_2 Logic Functioning bit
 (47 4)  (647 164)  (647 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (626 165)  (626 165)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 165)  (628 165)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 165)  (632 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (21 6)  (621 166)  (621 166)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (22 6)  (622 166)  (622 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 166)  (623 166)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (21 7)  (621 167)  (621 167)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (22 7)  (622 167)  (622 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 167)  (624 167)  routing T_12_10.bot_op_6 <X> T_12_10.lc_trk_g1_6
 (21 8)  (621 168)  (621 168)  routing T_12_10.bnl_op_3 <X> T_12_10.lc_trk_g2_3
 (22 8)  (622 168)  (622 168)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 168)  (630 168)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 168)  (636 168)  LC_4 Logic Functioning bit
 (37 8)  (637 168)  (637 168)  LC_4 Logic Functioning bit
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (39 8)  (639 168)  (639 168)  LC_4 Logic Functioning bit
 (41 8)  (641 168)  (641 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (21 9)  (621 169)  (621 169)  routing T_12_10.bnl_op_3 <X> T_12_10.lc_trk_g2_3
 (22 9)  (622 169)  (622 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (636 169)  (636 169)  LC_4 Logic Functioning bit
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (38 9)  (638 169)  (638 169)  LC_4 Logic Functioning bit
 (39 9)  (639 169)  (639 169)  LC_4 Logic Functioning bit
 (41 9)  (641 169)  (641 169)  LC_4 Logic Functioning bit
 (43 9)  (643 169)  (643 169)  LC_4 Logic Functioning bit
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 170)  (618 170)  routing T_12_10.bnl_op_5 <X> T_12_10.lc_trk_g2_5
 (25 10)  (625 170)  (625 170)  routing T_12_10.bnl_op_6 <X> T_12_10.lc_trk_g2_6
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 170)  (630 170)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 170)  (631 170)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (50 10)  (650 170)  (650 170)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 171)  (618 171)  routing T_12_10.bnl_op_5 <X> T_12_10.lc_trk_g2_5
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 171)  (625 171)  routing T_12_10.bnl_op_6 <X> T_12_10.lc_trk_g2_6
 (26 11)  (626 171)  (626 171)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 171)  (630 171)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 171)  (631 171)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (38 11)  (638 171)  (638 171)  LC_5 Logic Functioning bit
 (39 11)  (639 171)  (639 171)  LC_5 Logic Functioning bit
 (14 12)  (614 172)  (614 172)  routing T_12_10.sp4_v_t_21 <X> T_12_10.lc_trk_g3_0
 (31 12)  (631 172)  (631 172)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 172)  (640 172)  LC_6 Logic Functioning bit
 (41 12)  (641 172)  (641 172)  LC_6 Logic Functioning bit
 (42 12)  (642 172)  (642 172)  LC_6 Logic Functioning bit
 (43 12)  (643 172)  (643 172)  LC_6 Logic Functioning bit
 (14 13)  (614 173)  (614 173)  routing T_12_10.sp4_v_t_21 <X> T_12_10.lc_trk_g3_0
 (16 13)  (616 173)  (616 173)  routing T_12_10.sp4_v_t_21 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (31 13)  (631 173)  (631 173)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 173)  (640 173)  LC_6 Logic Functioning bit
 (41 13)  (641 173)  (641 173)  LC_6 Logic Functioning bit
 (42 13)  (642 173)  (642 173)  LC_6 Logic Functioning bit
 (43 13)  (643 173)  (643 173)  LC_6 Logic Functioning bit
 (48 13)  (648 173)  (648 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (653 173)  (653 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (614 174)  (614 174)  routing T_12_10.bnl_op_4 <X> T_12_10.lc_trk_g3_4
 (21 14)  (621 174)  (621 174)  routing T_12_10.bnl_op_7 <X> T_12_10.lc_trk_g3_7
 (22 14)  (622 174)  (622 174)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (626 174)  (626 174)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 174)  (629 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 174)  (631 174)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 174)  (634 174)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 174)  (637 174)  LC_7 Logic Functioning bit
 (39 14)  (639 174)  (639 174)  LC_7 Logic Functioning bit
 (40 14)  (640 174)  (640 174)  LC_7 Logic Functioning bit
 (41 14)  (641 174)  (641 174)  LC_7 Logic Functioning bit
 (42 14)  (642 174)  (642 174)  LC_7 Logic Functioning bit
 (43 14)  (643 174)  (643 174)  LC_7 Logic Functioning bit
 (53 14)  (653 174)  (653 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (614 175)  (614 175)  routing T_12_10.bnl_op_4 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (621 175)  (621 175)  routing T_12_10.bnl_op_7 <X> T_12_10.lc_trk_g3_7
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 175)  (623 175)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g3_6
 (26 15)  (626 175)  (626 175)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 175)  (627 175)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 175)  (630 175)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 175)  (631 175)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 175)  (636 175)  LC_7 Logic Functioning bit
 (38 15)  (638 175)  (638 175)  LC_7 Logic Functioning bit
 (41 15)  (641 175)  (641 175)  LC_7 Logic Functioning bit
 (43 15)  (643 175)  (643 175)  LC_7 Logic Functioning bit
 (46 15)  (646 175)  (646 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_10

 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (53 0)  (707 160)  (707 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (49 1)  (703 161)  (703 161)  Carry_In_Mux bit 

 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 163)  (654 163)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (0 4)  (654 164)  (654 164)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 164)  (668 164)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g1_0
 (0 5)  (654 165)  (654 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_h_r_27 <X> T_13_10.lc_trk_g3_3
 (24 12)  (678 172)  (678 172)  routing T_13_10.sp4_h_r_27 <X> T_13_10.lc_trk_g3_3
 (21 13)  (675 173)  (675 173)  routing T_13_10.sp4_h_r_27 <X> T_13_10.lc_trk_g3_3
 (0 14)  (654 174)  (654 174)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 174)  (669 174)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g3_5
 (16 14)  (670 174)  (670 174)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g3_5
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r


LogicTile_14_10

 (10 3)  (718 163)  (718 163)  routing T_14_10.sp4_h_l_45 <X> T_14_10.sp4_v_t_36


LogicTile_18_10

 (4 5)  (932 165)  (932 165)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_r_3


LogicTile_20_10

 (19 2)  (1055 162)  (1055 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 7)  (1039 167)  (1039 167)  routing T_20_10.sp12_h_l_23 <X> T_20_10.sp12_v_t_23


LogicTile_22_10

 (5 8)  (1149 168)  (1149 168)  routing T_22_10.sp4_h_l_38 <X> T_22_10.sp4_h_r_6
 (4 9)  (1148 169)  (1148 169)  routing T_22_10.sp4_h_l_38 <X> T_22_10.sp4_h_r_6


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (9 1)  (1357 161)  (1357 161)  routing T_26_10.sp4_v_t_36 <X> T_26_10.sp4_v_b_1
 (13 8)  (1361 168)  (1361 168)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_v_b_8
 (5 11)  (1353 171)  (1353 171)  routing T_26_10.sp4_h_l_43 <X> T_26_10.sp4_v_t_43


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (31 0)  (373 144)  (373 144)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 144)  (374 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 144)  (375 144)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 144)  (376 144)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 144)  (378 144)  LC_0 Logic Functioning bit
 (37 0)  (379 144)  (379 144)  LC_0 Logic Functioning bit
 (38 0)  (380 144)  (380 144)  LC_0 Logic Functioning bit
 (39 0)  (381 144)  (381 144)  LC_0 Logic Functioning bit
 (45 0)  (387 144)  (387 144)  LC_0 Logic Functioning bit
 (36 1)  (378 145)  (378 145)  LC_0 Logic Functioning bit
 (37 1)  (379 145)  (379 145)  LC_0 Logic Functioning bit
 (38 1)  (380 145)  (380 145)  LC_0 Logic Functioning bit
 (39 1)  (381 145)  (381 145)  LC_0 Logic Functioning bit
 (48 1)  (390 145)  (390 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 146)  (342 146)  routing T_7_9.glb_netwk_3 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (344 146)  (344 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (342 147)  (342 147)  routing T_7_9.glb_netwk_3 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 14)  (356 158)  (356 158)  routing T_7_9.sp12_v_t_3 <X> T_7_9.lc_trk_g3_4
 (14 15)  (356 159)  (356 159)  routing T_7_9.sp12_v_t_3 <X> T_7_9.lc_trk_g3_4
 (15 15)  (357 159)  (357 159)  routing T_7_9.sp12_v_t_3 <X> T_7_9.lc_trk_g3_4
 (17 15)  (359 159)  (359 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


RAM_Tile_8_9

 (5 1)  (401 145)  (401 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.sp4_v_b_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 145)  (410 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.lc_trk_g0_0
 (15 1)  (411 145)  (411 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.lc_trk_g0_0
 (16 1)  (412 145)  (412 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.lc_trk_g0_0
 (17 1)  (413 145)  (413 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g0_0 <X> T_8_9.wire_bram/ram/RCLK
 (11 3)  (407 147)  (407 147)  routing T_8_9.sp4_h_r_2 <X> T_8_9.sp4_h_l_39
 (11 8)  (407 152)  (407 152)  routing T_8_9.sp4_h_l_39 <X> T_8_9.sp4_v_b_8
 (13 8)  (409 152)  (409 152)  routing T_8_9.sp4_h_l_39 <X> T_8_9.sp4_v_b_8
 (21 8)  (417 152)  (417 152)  routing T_8_9.sp4_v_b_27 <X> T_8_9.lc_trk_g2_3
 (22 8)  (418 152)  (418 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 152)  (419 152)  routing T_8_9.sp4_v_b_27 <X> T_8_9.lc_trk_g2_3
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (433 152)  (433 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (12 9)  (408 153)  (408 153)  routing T_8_9.sp4_h_l_39 <X> T_8_9.sp4_v_b_8
 (30 9)  (426 153)  (426 153)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_bram/ram/WDATA_11
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 158)  (399 158)  routing T_8_9.sp12_h_r_1 <X> T_8_9.sp12_v_t_22
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (3 15)  (399 159)  (399 159)  routing T_8_9.sp12_h_r_1 <X> T_8_9.sp12_v_t_22


LogicTile_9_9

 (3 14)  (441 158)  (441 158)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22
 (3 15)  (441 159)  (441 159)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22


LogicTile_10_9

 (25 0)  (517 144)  (517 144)  routing T_10_9.sp4_h_l_7 <X> T_10_9.lc_trk_g0_2
 (22 1)  (514 145)  (514 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 145)  (515 145)  routing T_10_9.sp4_h_l_7 <X> T_10_9.lc_trk_g0_2
 (24 1)  (516 145)  (516 145)  routing T_10_9.sp4_h_l_7 <X> T_10_9.lc_trk_g0_2
 (25 1)  (517 145)  (517 145)  routing T_10_9.sp4_h_l_7 <X> T_10_9.lc_trk_g0_2
 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (508 154)  (508 154)  routing T_10_9.sp4_v_b_37 <X> T_10_9.lc_trk_g2_5
 (17 10)  (509 154)  (509 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 154)  (510 154)  routing T_10_9.sp4_v_b_37 <X> T_10_9.lc_trk_g2_5
 (21 10)  (513 154)  (513 154)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g2_7
 (22 10)  (514 154)  (514 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 154)  (515 154)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g2_7
 (26 10)  (518 154)  (518 154)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 154)  (525 154)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 154)  (526 154)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 154)  (527 154)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (46 10)  (538 154)  (538 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (539 154)  (539 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (510 155)  (510 155)  routing T_10_9.sp4_v_b_37 <X> T_10_9.lc_trk_g2_5
 (21 11)  (513 155)  (513 155)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g2_7
 (28 11)  (520 155)  (520 155)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 155)  (521 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 155)  (522 155)  routing T_10_9.lc_trk_g0_2 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 155)  (523 155)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 155)  (524 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 155)  (525 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (35 11)  (527 155)  (527 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (36 11)  (528 155)  (528 155)  LC_5 Logic Functioning bit
 (21 12)  (513 156)  (513 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3
 (24 12)  (516 156)  (516 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3


LogicTile_11_9

 (27 0)  (573 144)  (573 144)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 144)  (574 144)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 144)  (575 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 144)  (582 144)  LC_0 Logic Functioning bit
 (39 0)  (585 144)  (585 144)  LC_0 Logic Functioning bit
 (41 0)  (587 144)  (587 144)  LC_0 Logic Functioning bit
 (42 0)  (588 144)  (588 144)  LC_0 Logic Functioning bit
 (44 0)  (590 144)  (590 144)  LC_0 Logic Functioning bit
 (45 0)  (591 144)  (591 144)  LC_0 Logic Functioning bit
 (36 1)  (582 145)  (582 145)  LC_0 Logic Functioning bit
 (39 1)  (585 145)  (585 145)  LC_0 Logic Functioning bit
 (41 1)  (587 145)  (587 145)  LC_0 Logic Functioning bit
 (42 1)  (588 145)  (588 145)  LC_0 Logic Functioning bit
 (50 1)  (596 145)  (596 145)  Carry_In_Mux bit 

 (0 2)  (546 146)  (546 146)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 146)  (573 146)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 146)  (574 146)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 146)  (575 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (39 2)  (585 146)  (585 146)  LC_1 Logic Functioning bit
 (41 2)  (587 146)  (587 146)  LC_1 Logic Functioning bit
 (42 2)  (588 146)  (588 146)  LC_1 Logic Functioning bit
 (44 2)  (590 146)  (590 146)  LC_1 Logic Functioning bit
 (45 2)  (591 146)  (591 146)  LC_1 Logic Functioning bit
 (0 3)  (546 147)  (546 147)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (39 3)  (585 147)  (585 147)  LC_1 Logic Functioning bit
 (41 3)  (587 147)  (587 147)  LC_1 Logic Functioning bit
 (42 3)  (588 147)  (588 147)  LC_1 Logic Functioning bit
 (21 4)  (567 148)  (567 148)  routing T_11_9.wire_logic_cluster/lc_3/out <X> T_11_9.lc_trk_g1_3
 (22 4)  (568 148)  (568 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 148)  (571 148)  routing T_11_9.wire_logic_cluster/lc_2/out <X> T_11_9.lc_trk_g1_2
 (27 4)  (573 148)  (573 148)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (41 4)  (587 148)  (587 148)  LC_2 Logic Functioning bit
 (42 4)  (588 148)  (588 148)  LC_2 Logic Functioning bit
 (44 4)  (590 148)  (590 148)  LC_2 Logic Functioning bit
 (45 4)  (591 148)  (591 148)  LC_2 Logic Functioning bit
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 149)  (576 149)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (41 5)  (587 149)  (587 149)  LC_2 Logic Functioning bit
 (42 5)  (588 149)  (588 149)  LC_2 Logic Functioning bit
 (17 6)  (563 150)  (563 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 150)  (564 150)  routing T_11_9.wire_logic_cluster/lc_5/out <X> T_11_9.lc_trk_g1_5
 (25 6)  (571 150)  (571 150)  routing T_11_9.wire_logic_cluster/lc_6/out <X> T_11_9.lc_trk_g1_6
 (27 6)  (573 150)  (573 150)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 150)  (582 150)  LC_3 Logic Functioning bit
 (39 6)  (585 150)  (585 150)  LC_3 Logic Functioning bit
 (41 6)  (587 150)  (587 150)  LC_3 Logic Functioning bit
 (42 6)  (588 150)  (588 150)  LC_3 Logic Functioning bit
 (44 6)  (590 150)  (590 150)  LC_3 Logic Functioning bit
 (45 6)  (591 150)  (591 150)  LC_3 Logic Functioning bit
 (22 7)  (568 151)  (568 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 151)  (576 151)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 151)  (582 151)  LC_3 Logic Functioning bit
 (39 7)  (585 151)  (585 151)  LC_3 Logic Functioning bit
 (41 7)  (587 151)  (587 151)  LC_3 Logic Functioning bit
 (42 7)  (588 151)  (588 151)  LC_3 Logic Functioning bit
 (27 8)  (573 152)  (573 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 152)  (574 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 152)  (576 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 152)  (582 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (42 8)  (588 152)  (588 152)  LC_4 Logic Functioning bit
 (44 8)  (590 152)  (590 152)  LC_4 Logic Functioning bit
 (45 8)  (591 152)  (591 152)  LC_4 Logic Functioning bit
 (36 9)  (582 153)  (582 153)  LC_4 Logic Functioning bit
 (39 9)  (585 153)  (585 153)  LC_4 Logic Functioning bit
 (41 9)  (587 153)  (587 153)  LC_4 Logic Functioning bit
 (42 9)  (588 153)  (588 153)  LC_4 Logic Functioning bit
 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 154)  (560 154)  routing T_11_9.sp4_h_r_44 <X> T_11_9.lc_trk_g2_4
 (27 10)  (573 154)  (573 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 154)  (575 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 154)  (576 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (41 10)  (587 154)  (587 154)  LC_5 Logic Functioning bit
 (42 10)  (588 154)  (588 154)  LC_5 Logic Functioning bit
 (44 10)  (590 154)  (590 154)  LC_5 Logic Functioning bit
 (45 10)  (591 154)  (591 154)  LC_5 Logic Functioning bit
 (14 11)  (560 155)  (560 155)  routing T_11_9.sp4_h_r_44 <X> T_11_9.lc_trk_g2_4
 (15 11)  (561 155)  (561 155)  routing T_11_9.sp4_h_r_44 <X> T_11_9.lc_trk_g2_4
 (16 11)  (562 155)  (562 155)  routing T_11_9.sp4_h_r_44 <X> T_11_9.lc_trk_g2_4
 (17 11)  (563 155)  (563 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (41 11)  (587 155)  (587 155)  LC_5 Logic Functioning bit
 (42 11)  (588 155)  (588 155)  LC_5 Logic Functioning bit
 (14 12)  (560 156)  (560 156)  routing T_11_9.wire_logic_cluster/lc_0/out <X> T_11_9.lc_trk_g3_0
 (17 12)  (563 156)  (563 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 156)  (564 156)  routing T_11_9.wire_logic_cluster/lc_1/out <X> T_11_9.lc_trk_g3_1
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 156)  (582 156)  LC_6 Logic Functioning bit
 (39 12)  (585 156)  (585 156)  LC_6 Logic Functioning bit
 (41 12)  (587 156)  (587 156)  LC_6 Logic Functioning bit
 (42 12)  (588 156)  (588 156)  LC_6 Logic Functioning bit
 (44 12)  (590 156)  (590 156)  LC_6 Logic Functioning bit
 (45 12)  (591 156)  (591 156)  LC_6 Logic Functioning bit
 (17 13)  (563 157)  (563 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 157)  (582 157)  LC_6 Logic Functioning bit
 (39 13)  (585 157)  (585 157)  LC_6 Logic Functioning bit
 (41 13)  (587 157)  (587 157)  LC_6 Logic Functioning bit
 (42 13)  (588 157)  (588 157)  LC_6 Logic Functioning bit
 (0 14)  (546 158)  (546 158)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 158)  (547 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 158)  (560 158)  routing T_11_9.wire_logic_cluster/lc_4/out <X> T_11_9.lc_trk_g3_4
 (21 14)  (567 158)  (567 158)  routing T_11_9.wire_logic_cluster/lc_7/out <X> T_11_9.lc_trk_g3_7
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 158)  (573 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 158)  (574 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 158)  (582 158)  LC_7 Logic Functioning bit
 (39 14)  (585 158)  (585 158)  LC_7 Logic Functioning bit
 (41 14)  (587 158)  (587 158)  LC_7 Logic Functioning bit
 (42 14)  (588 158)  (588 158)  LC_7 Logic Functioning bit
 (44 14)  (590 158)  (590 158)  LC_7 Logic Functioning bit
 (45 14)  (591 158)  (591 158)  LC_7 Logic Functioning bit
 (1 15)  (547 159)  (547 159)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 159)  (563 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 159)  (576 159)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 159)  (582 159)  LC_7 Logic Functioning bit
 (39 15)  (585 159)  (585 159)  LC_7 Logic Functioning bit
 (41 15)  (587 159)  (587 159)  LC_7 Logic Functioning bit
 (42 15)  (588 159)  (588 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (0 0)  (600 144)  (600 144)  Negative Clock bit

 (15 0)  (615 144)  (615 144)  routing T_12_9.top_op_1 <X> T_12_9.lc_trk_g0_1
 (17 0)  (617 144)  (617 144)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (618 145)  (618 145)  routing T_12_9.top_op_1 <X> T_12_9.lc_trk_g0_1
 (0 2)  (600 146)  (600 146)  routing T_12_9.glb_netwk_3 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 146)  (615 146)  routing T_12_9.top_op_5 <X> T_12_9.lc_trk_g0_5
 (17 2)  (617 146)  (617 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (600 147)  (600 147)  routing T_12_9.glb_netwk_3 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (6 3)  (606 147)  (606 147)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_37
 (18 3)  (618 147)  (618 147)  routing T_12_9.top_op_5 <X> T_12_9.lc_trk_g0_5
 (10 4)  (610 148)  (610 148)  routing T_12_9.sp4_v_t_46 <X> T_12_9.sp4_h_r_4
 (17 4)  (617 148)  (617 148)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 148)  (618 148)  routing T_12_9.bnr_op_1 <X> T_12_9.lc_trk_g1_1
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 148)  (631 148)  routing T_12_9.lc_trk_g0_5 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 148)  (636 148)  LC_2 Logic Functioning bit
 (40 4)  (640 148)  (640 148)  LC_2 Logic Functioning bit
 (43 4)  (643 148)  (643 148)  LC_2 Logic Functioning bit
 (15 5)  (615 149)  (615 149)  routing T_12_9.sp4_v_t_5 <X> T_12_9.lc_trk_g1_0
 (16 5)  (616 149)  (616 149)  routing T_12_9.sp4_v_t_5 <X> T_12_9.lc_trk_g1_0
 (17 5)  (617 149)  (617 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (618 149)  (618 149)  routing T_12_9.bnr_op_1 <X> T_12_9.lc_trk_g1_1
 (28 5)  (628 149)  (628 149)  routing T_12_9.lc_trk_g2_0 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 149)  (629 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 149)  (632 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 149)  (633 149)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.input_2_2
 (34 5)  (634 149)  (634 149)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.input_2_2
 (36 5)  (636 149)  (636 149)  LC_2 Logic Functioning bit
 (37 5)  (637 149)  (637 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (42 5)  (642 149)  (642 149)  LC_2 Logic Functioning bit
 (43 5)  (643 149)  (643 149)  LC_2 Logic Functioning bit
 (37 6)  (637 150)  (637 150)  LC_3 Logic Functioning bit
 (39 6)  (639 150)  (639 150)  LC_3 Logic Functioning bit
 (40 6)  (640 150)  (640 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (51 6)  (651 150)  (651 150)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (626 151)  (626 151)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 151)  (636 151)  LC_3 Logic Functioning bit
 (38 7)  (638 151)  (638 151)  LC_3 Logic Functioning bit
 (41 7)  (641 151)  (641 151)  LC_3 Logic Functioning bit
 (43 7)  (643 151)  (643 151)  LC_3 Logic Functioning bit
 (46 7)  (646 151)  (646 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (621 152)  (621 152)  routing T_12_9.bnl_op_3 <X> T_12_9.lc_trk_g2_3
 (22 8)  (622 152)  (622 152)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (614 153)  (614 153)  routing T_12_9.tnl_op_0 <X> T_12_9.lc_trk_g2_0
 (15 9)  (615 153)  (615 153)  routing T_12_9.tnl_op_0 <X> T_12_9.lc_trk_g2_0
 (17 9)  (617 153)  (617 153)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (621 153)  (621 153)  routing T_12_9.bnl_op_3 <X> T_12_9.lc_trk_g2_3
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (615 154)  (615 154)  routing T_12_9.sp4_v_t_32 <X> T_12_9.lc_trk_g2_5
 (16 10)  (616 154)  (616 154)  routing T_12_9.sp4_v_t_32 <X> T_12_9.lc_trk_g2_5
 (17 10)  (617 154)  (617 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (622 154)  (622 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 154)  (623 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (24 10)  (624 154)  (624 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (15 12)  (615 156)  (615 156)  routing T_12_9.tnl_op_1 <X> T_12_9.lc_trk_g3_1
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 156)  (623 156)  routing T_12_9.sp4_v_t_30 <X> T_12_9.lc_trk_g3_3
 (24 12)  (624 156)  (624 156)  routing T_12_9.sp4_v_t_30 <X> T_12_9.lc_trk_g3_3
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 156)  (634 156)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (37 12)  (637 156)  (637 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (39 12)  (639 156)  (639 156)  LC_6 Logic Functioning bit
 (45 12)  (645 156)  (645 156)  LC_6 Logic Functioning bit
 (51 12)  (651 156)  (651 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (618 157)  (618 157)  routing T_12_9.tnl_op_1 <X> T_12_9.lc_trk_g3_1
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (37 13)  (637 157)  (637 157)  LC_6 Logic Functioning bit
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (39 13)  (639 157)  (639 157)  LC_6 Logic Functioning bit
 (52 13)  (652 157)  (652 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (653 157)  (653 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (605 158)  (605 158)  routing T_12_9.sp4_h_r_6 <X> T_12_9.sp4_h_l_44
 (12 14)  (612 158)  (612 158)  routing T_12_9.sp4_v_t_46 <X> T_12_9.sp4_h_l_46
 (26 14)  (626 158)  (626 158)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 158)  (627 158)  routing T_12_9.lc_trk_g1_1 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 158)  (629 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 158)  (632 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 158)  (633 158)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 158)  (634 158)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 158)  (635 158)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.input_2_7
 (48 14)  (648 158)  (648 158)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (651 158)  (651 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (604 159)  (604 159)  routing T_12_9.sp4_h_r_6 <X> T_12_9.sp4_h_l_44
 (11 15)  (611 159)  (611 159)  routing T_12_9.sp4_v_t_46 <X> T_12_9.sp4_h_l_46
 (28 15)  (628 159)  (628 159)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 159)  (629 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 159)  (631 159)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 159)  (632 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 159)  (633 159)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.input_2_7
 (35 15)  (635 159)  (635 159)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.input_2_7
 (41 15)  (641 159)  (641 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (27 0)  (681 144)  (681 144)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (41 0)  (695 144)  (695 144)  LC_0 Logic Functioning bit
 (42 0)  (696 144)  (696 144)  LC_0 Logic Functioning bit
 (44 0)  (698 144)  (698 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (41 1)  (695 145)  (695 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (50 1)  (704 145)  (704 145)  Carry_In_Mux bit 

 (51 1)  (705 145)  (705 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 146)  (654 146)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 146)  (668 146)  routing T_13_9.sp4_v_b_4 <X> T_13_9.lc_trk_g0_4
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 146)  (682 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 146)  (690 146)  LC_1 Logic Functioning bit
 (39 2)  (693 146)  (693 146)  LC_1 Logic Functioning bit
 (41 2)  (695 146)  (695 146)  LC_1 Logic Functioning bit
 (42 2)  (696 146)  (696 146)  LC_1 Logic Functioning bit
 (44 2)  (698 146)  (698 146)  LC_1 Logic Functioning bit
 (45 2)  (699 146)  (699 146)  LC_1 Logic Functioning bit
 (0 3)  (654 147)  (654 147)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (16 3)  (670 147)  (670 147)  routing T_13_9.sp4_v_b_4 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (36 3)  (690 147)  (690 147)  LC_1 Logic Functioning bit
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (41 3)  (695 147)  (695 147)  LC_1 Logic Functioning bit
 (42 3)  (696 147)  (696 147)  LC_1 Logic Functioning bit
 (0 4)  (654 148)  (654 148)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_7/cen
 (1 4)  (655 148)  (655 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 148)  (675 148)  routing T_13_9.wire_logic_cluster/lc_3/out <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 148)  (679 148)  routing T_13_9.wire_logic_cluster/lc_2/out <X> T_13_9.lc_trk_g1_2
 (27 4)  (681 148)  (681 148)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (41 4)  (695 148)  (695 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (44 4)  (698 148)  (698 148)  LC_2 Logic Functioning bit
 (45 4)  (699 148)  (699 148)  LC_2 Logic Functioning bit
 (1 5)  (655 149)  (655 149)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_7/cen
 (9 5)  (663 149)  (663 149)  routing T_13_9.sp4_v_t_45 <X> T_13_9.sp4_v_b_4
 (10 5)  (664 149)  (664 149)  routing T_13_9.sp4_v_t_45 <X> T_13_9.sp4_v_b_4
 (22 5)  (676 149)  (676 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (39 5)  (693 149)  (693 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (42 5)  (696 149)  (696 149)  LC_2 Logic Functioning bit
 (17 6)  (671 150)  (671 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 150)  (672 150)  routing T_13_9.wire_logic_cluster/lc_5/out <X> T_13_9.lc_trk_g1_5
 (25 6)  (679 150)  (679 150)  routing T_13_9.wire_logic_cluster/lc_6/out <X> T_13_9.lc_trk_g1_6
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (42 6)  (696 150)  (696 150)  LC_3 Logic Functioning bit
 (44 6)  (698 150)  (698 150)  LC_3 Logic Functioning bit
 (45 6)  (699 150)  (699 150)  LC_3 Logic Functioning bit
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 151)  (684 151)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (39 7)  (693 151)  (693 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (42 7)  (696 151)  (696 151)  LC_3 Logic Functioning bit
 (27 8)  (681 152)  (681 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 152)  (682 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 152)  (684 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (39 8)  (693 152)  (693 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (44 8)  (698 152)  (698 152)  LC_4 Logic Functioning bit
 (45 8)  (699 152)  (699 152)  LC_4 Logic Functioning bit
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 153)  (677 153)  routing T_13_9.sp4_v_b_42 <X> T_13_9.lc_trk_g2_2
 (24 9)  (678 153)  (678 153)  routing T_13_9.sp4_v_b_42 <X> T_13_9.lc_trk_g2_2
 (36 9)  (690 153)  (690 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (42 9)  (696 153)  (696 153)  LC_4 Logic Functioning bit
 (48 9)  (702 153)  (702 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (663 154)  (663 154)  routing T_13_9.sp4_v_b_7 <X> T_13_9.sp4_h_l_42
 (27 10)  (681 154)  (681 154)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 154)  (690 154)  LC_5 Logic Functioning bit
 (39 10)  (693 154)  (693 154)  LC_5 Logic Functioning bit
 (41 10)  (695 154)  (695 154)  LC_5 Logic Functioning bit
 (42 10)  (696 154)  (696 154)  LC_5 Logic Functioning bit
 (44 10)  (698 154)  (698 154)  LC_5 Logic Functioning bit
 (45 10)  (699 154)  (699 154)  LC_5 Logic Functioning bit
 (36 11)  (690 155)  (690 155)  LC_5 Logic Functioning bit
 (39 11)  (693 155)  (693 155)  LC_5 Logic Functioning bit
 (41 11)  (695 155)  (695 155)  LC_5 Logic Functioning bit
 (42 11)  (696 155)  (696 155)  LC_5 Logic Functioning bit
 (14 12)  (668 156)  (668 156)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g3_0
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 156)  (672 156)  routing T_13_9.wire_logic_cluster/lc_1/out <X> T_13_9.lc_trk_g3_1
 (27 12)  (681 156)  (681 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 156)  (684 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 156)  (690 156)  LC_6 Logic Functioning bit
 (39 12)  (693 156)  (693 156)  LC_6 Logic Functioning bit
 (41 12)  (695 156)  (695 156)  LC_6 Logic Functioning bit
 (42 12)  (696 156)  (696 156)  LC_6 Logic Functioning bit
 (44 12)  (698 156)  (698 156)  LC_6 Logic Functioning bit
 (45 12)  (699 156)  (699 156)  LC_6 Logic Functioning bit
 (3 13)  (657 157)  (657 157)  routing T_13_9.sp12_h_l_22 <X> T_13_9.sp12_h_r_1
 (17 13)  (671 157)  (671 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 157)  (690 157)  LC_6 Logic Functioning bit
 (39 13)  (693 157)  (693 157)  LC_6 Logic Functioning bit
 (41 13)  (695 157)  (695 157)  LC_6 Logic Functioning bit
 (42 13)  (696 157)  (696 157)  LC_6 Logic Functioning bit
 (1 14)  (655 158)  (655 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 158)  (668 158)  routing T_13_9.wire_logic_cluster/lc_4/out <X> T_13_9.lc_trk_g3_4
 (21 14)  (675 158)  (675 158)  routing T_13_9.wire_logic_cluster/lc_7/out <X> T_13_9.lc_trk_g3_7
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 158)  (681 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 158)  (684 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 158)  (690 158)  LC_7 Logic Functioning bit
 (39 14)  (693 158)  (693 158)  LC_7 Logic Functioning bit
 (41 14)  (695 158)  (695 158)  LC_7 Logic Functioning bit
 (42 14)  (696 158)  (696 158)  LC_7 Logic Functioning bit
 (44 14)  (698 158)  (698 158)  LC_7 Logic Functioning bit
 (45 14)  (699 158)  (699 158)  LC_7 Logic Functioning bit
 (1 15)  (655 159)  (655 159)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 159)  (684 159)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 159)  (690 159)  LC_7 Logic Functioning bit
 (39 15)  (693 159)  (693 159)  LC_7 Logic Functioning bit
 (41 15)  (695 159)  (695 159)  LC_7 Logic Functioning bit
 (42 15)  (696 159)  (696 159)  LC_7 Logic Functioning bit
 (48 15)  (702 159)  (702 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_9

 (21 0)  (729 144)  (729 144)  routing T_14_9.wire_logic_cluster/lc_3/out <X> T_14_9.lc_trk_g0_3
 (22 0)  (730 144)  (730 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 146)  (708 146)  routing T_14_9.lc_trk_g2_0 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 147)  (710 147)  routing T_14_9.lc_trk_g2_0 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (22 3)  (730 147)  (730 147)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 147)  (732 147)  routing T_14_9.bot_op_6 <X> T_14_9.lc_trk_g0_6
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 148)  (744 148)  LC_2 Logic Functioning bit
 (37 4)  (745 148)  (745 148)  LC_2 Logic Functioning bit
 (38 4)  (746 148)  (746 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (45 4)  (753 148)  (753 148)  LC_2 Logic Functioning bit
 (31 5)  (739 149)  (739 149)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 149)  (744 149)  LC_2 Logic Functioning bit
 (37 5)  (745 149)  (745 149)  LC_2 Logic Functioning bit
 (38 5)  (746 149)  (746 149)  LC_2 Logic Functioning bit
 (39 5)  (747 149)  (747 149)  LC_2 Logic Functioning bit
 (51 5)  (759 149)  (759 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (739 150)  (739 150)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (37 6)  (745 150)  (745 150)  LC_3 Logic Functioning bit
 (38 6)  (746 150)  (746 150)  LC_3 Logic Functioning bit
 (39 6)  (747 150)  (747 150)  LC_3 Logic Functioning bit
 (45 6)  (753 150)  (753 150)  LC_3 Logic Functioning bit
 (31 7)  (739 151)  (739 151)  routing T_14_9.lc_trk_g0_6 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 151)  (744 151)  LC_3 Logic Functioning bit
 (37 7)  (745 151)  (745 151)  LC_3 Logic Functioning bit
 (38 7)  (746 151)  (746 151)  LC_3 Logic Functioning bit
 (39 7)  (747 151)  (747 151)  LC_3 Logic Functioning bit
 (17 8)  (725 152)  (725 152)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 152)  (726 152)  routing T_14_9.bnl_op_1 <X> T_14_9.lc_trk_g2_1
 (28 8)  (736 152)  (736 152)  routing T_14_9.lc_trk_g2_1 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 152)  (741 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 152)  (743 152)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_4
 (47 8)  (755 152)  (755 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (722 153)  (722 153)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g2_0
 (15 9)  (723 153)  (723 153)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g2_0
 (16 9)  (724 153)  (724 153)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g2_0
 (17 9)  (725 153)  (725 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 153)  (726 153)  routing T_14_9.bnl_op_1 <X> T_14_9.lc_trk_g2_1
 (26 9)  (734 153)  (734 153)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 153)  (735 153)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 153)  (736 153)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 153)  (740 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 153)  (741 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_4
 (34 9)  (742 153)  (742 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_4
 (35 9)  (743 153)  (743 153)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_4
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 12)  (730 156)  (730 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 156)  (731 156)  routing T_14_9.sp4_v_t_30 <X> T_14_9.lc_trk_g3_3
 (24 12)  (732 156)  (732 156)  routing T_14_9.sp4_v_t_30 <X> T_14_9.lc_trk_g3_3
 (21 14)  (729 158)  (729 158)  routing T_14_9.sp4_v_t_26 <X> T_14_9.lc_trk_g3_7
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 158)  (731 158)  routing T_14_9.sp4_v_t_26 <X> T_14_9.lc_trk_g3_7
 (14 15)  (722 159)  (722 159)  routing T_14_9.sp4_h_l_17 <X> T_14_9.lc_trk_g3_4
 (15 15)  (723 159)  (723 159)  routing T_14_9.sp4_h_l_17 <X> T_14_9.lc_trk_g3_4
 (16 15)  (724 159)  (724 159)  routing T_14_9.sp4_h_l_17 <X> T_14_9.lc_trk_g3_4
 (17 15)  (725 159)  (725 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (729 159)  (729 159)  routing T_14_9.sp4_v_t_26 <X> T_14_9.lc_trk_g3_7


LogicTile_15_9



LogicTile_16_9

 (5 2)  (821 146)  (821 146)  routing T_16_9.sp4_v_t_43 <X> T_16_9.sp4_h_l_37
 (4 3)  (820 147)  (820 147)  routing T_16_9.sp4_v_t_43 <X> T_16_9.sp4_h_l_37
 (6 3)  (822 147)  (822 147)  routing T_16_9.sp4_v_t_43 <X> T_16_9.sp4_h_l_37
 (12 4)  (828 148)  (828 148)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_r_5
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (2 12)  (930 156)  (930 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_9

 (22 1)  (1004 145)  (1004 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 6)  (1011 150)  (1011 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 150)  (1014 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 150)  (1015 150)  routing T_19_9.lc_trk_g2_0 <X> T_19_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 150)  (1018 150)  LC_3 Logic Functioning bit
 (37 6)  (1019 150)  (1019 150)  LC_3 Logic Functioning bit
 (38 6)  (1020 150)  (1020 150)  LC_3 Logic Functioning bit
 (39 6)  (1021 150)  (1021 150)  LC_3 Logic Functioning bit
 (41 6)  (1023 150)  (1023 150)  LC_3 Logic Functioning bit
 (43 6)  (1025 150)  (1025 150)  LC_3 Logic Functioning bit
 (52 6)  (1034 150)  (1034 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (1009 151)  (1009 151)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 151)  (1010 151)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 151)  (1011 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 151)  (1012 151)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 151)  (1018 151)  LC_3 Logic Functioning bit
 (38 7)  (1020 151)  (1020 151)  LC_3 Logic Functioning bit
 (14 9)  (996 153)  (996 153)  routing T_19_9.sp4_h_r_24 <X> T_19_9.lc_trk_g2_0
 (15 9)  (997 153)  (997 153)  routing T_19_9.sp4_h_r_24 <X> T_19_9.lc_trk_g2_0
 (16 9)  (998 153)  (998 153)  routing T_19_9.sp4_h_r_24 <X> T_19_9.lc_trk_g2_0
 (17 9)  (999 153)  (999 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 12)  (996 156)  (996 156)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (14 13)  (996 157)  (996 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (15 13)  (997 157)  (997 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (16 13)  (998 157)  (998 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (17 13)  (999 157)  (999 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (9 15)  (991 159)  (991 159)  routing T_19_9.sp4_v_b_2 <X> T_19_9.sp4_v_t_47
 (10 15)  (992 159)  (992 159)  routing T_19_9.sp4_v_b_2 <X> T_19_9.sp4_v_t_47


LogicTile_20_9

 (3 11)  (1039 155)  (1039 155)  routing T_20_9.sp12_v_b_1 <X> T_20_9.sp12_h_l_22
 (3 14)  (1039 158)  (1039 158)  routing T_20_9.sp12_v_b_1 <X> T_20_9.sp12_v_t_22


LogicTile_21_9

 (6 3)  (1096 147)  (1096 147)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_h_l_37
 (10 7)  (1100 151)  (1100 151)  routing T_21_9.sp4_h_l_46 <X> T_21_9.sp4_v_t_41


LogicTile_22_9

 (2 8)  (1146 152)  (1146 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 10)  (1146 154)  (1146 154)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (21 0)  (1327 144)  (1327 144)  routing T_25_9.sp4_v_b_3 <X> T_25_9.lc_trk_g0_3
 (22 0)  (1328 144)  (1328 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 144)  (1329 144)  routing T_25_9.sp4_v_b_3 <X> T_25_9.lc_trk_g0_3
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (5 2)  (1311 146)  (1311 146)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_h_l_37
 (0 3)  (1306 147)  (1306 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (3 6)  (1309 150)  (1309 150)  routing T_25_9.sp12_v_b_0 <X> T_25_9.sp12_v_t_23
 (13 8)  (1319 152)  (1319 152)  routing T_25_9.sp4_h_l_45 <X> T_25_9.sp4_v_b_8
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 152)  (1344 152)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (12 9)  (1318 153)  (1318 153)  routing T_25_9.sp4_h_l_45 <X> T_25_9.sp4_v_b_8
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g0_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_b_9
 (16 12)  (1322 156)  (1322 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (17 12)  (1323 156)  (1323 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 156)  (1324 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (5 13)  (1311 157)  (1311 157)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_b_9
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 158)  (1317 158)  routing T_25_9.sp4_v_b_3 <X> T_25_9.sp4_v_t_46
 (13 14)  (1319 158)  (1319 158)  routing T_25_9.sp4_v_b_3 <X> T_25_9.sp4_v_t_46
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (5 15)  (1311 159)  (1311 159)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_t_44


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 128)  (417 128)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g0_3
 (22 0)  (418 128)  (418 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 128)  (419 128)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g0_3
 (24 0)  (420 128)  (420 128)  routing T_8_8.sp4_h_r_11 <X> T_8_8.lc_trk_g0_3
 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (17 6)  (413 134)  (413 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (414 135)  (414 135)  routing T_8_8.sp4_r_v_b_29 <X> T_8_8.lc_trk_g1_5
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 136)  (433 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g0_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8



LogicTile_10_8

 (7 10)  (499 138)  (499 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_8

 (32 0)  (578 128)  (578 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 128)  (579 128)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 128)  (580 128)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 128)  (582 128)  LC_0 Logic Functioning bit
 (37 0)  (583 128)  (583 128)  LC_0 Logic Functioning bit
 (38 0)  (584 128)  (584 128)  LC_0 Logic Functioning bit
 (39 0)  (585 128)  (585 128)  LC_0 Logic Functioning bit
 (45 0)  (591 128)  (591 128)  LC_0 Logic Functioning bit
 (31 1)  (577 129)  (577 129)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 129)  (582 129)  LC_0 Logic Functioning bit
 (37 1)  (583 129)  (583 129)  LC_0 Logic Functioning bit
 (38 1)  (584 129)  (584 129)  LC_0 Logic Functioning bit
 (39 1)  (585 129)  (585 129)  LC_0 Logic Functioning bit
 (0 2)  (546 130)  (546 130)  routing T_11_8.glb_netwk_3 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (2 2)  (548 130)  (548 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 131)  (546 131)  routing T_11_8.glb_netwk_3 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (31 4)  (577 132)  (577 132)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 132)  (578 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 132)  (580 132)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 132)  (582 132)  LC_2 Logic Functioning bit
 (37 4)  (583 132)  (583 132)  LC_2 Logic Functioning bit
 (38 4)  (584 132)  (584 132)  LC_2 Logic Functioning bit
 (39 4)  (585 132)  (585 132)  LC_2 Logic Functioning bit
 (45 4)  (591 132)  (591 132)  LC_2 Logic Functioning bit
 (31 5)  (577 133)  (577 133)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 133)  (582 133)  LC_2 Logic Functioning bit
 (37 5)  (583 133)  (583 133)  LC_2 Logic Functioning bit
 (38 5)  (584 133)  (584 133)  LC_2 Logic Functioning bit
 (39 5)  (585 133)  (585 133)  LC_2 Logic Functioning bit
 (32 6)  (578 134)  (578 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 134)  (579 134)  routing T_11_8.lc_trk_g2_0 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 134)  (582 134)  LC_3 Logic Functioning bit
 (37 6)  (583 134)  (583 134)  LC_3 Logic Functioning bit
 (38 6)  (584 134)  (584 134)  LC_3 Logic Functioning bit
 (39 6)  (585 134)  (585 134)  LC_3 Logic Functioning bit
 (45 6)  (591 134)  (591 134)  LC_3 Logic Functioning bit
 (22 7)  (568 135)  (568 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (36 7)  (582 135)  (582 135)  LC_3 Logic Functioning bit
 (37 7)  (583 135)  (583 135)  LC_3 Logic Functioning bit
 (38 7)  (584 135)  (584 135)  LC_3 Logic Functioning bit
 (39 7)  (585 135)  (585 135)  LC_3 Logic Functioning bit
 (53 7)  (599 135)  (599 135)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (560 136)  (560 136)  routing T_11_8.wire_logic_cluster/lc_0/out <X> T_11_8.lc_trk_g2_0
 (17 9)  (563 137)  (563 137)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3

 (25 12)  (571 140)  (571 140)  routing T_11_8.wire_logic_cluster/lc_2/out <X> T_11_8.lc_trk_g3_2
 (22 13)  (568 141)  (568 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_12_8

 (0 2)  (600 130)  (600 130)  routing T_12_8.glb_netwk_3 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (2 2)  (602 130)  (602 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (632 130)  (632 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 130)  (634 130)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 130)  (636 130)  LC_1 Logic Functioning bit
 (37 2)  (637 130)  (637 130)  LC_1 Logic Functioning bit
 (38 2)  (638 130)  (638 130)  LC_1 Logic Functioning bit
 (39 2)  (639 130)  (639 130)  LC_1 Logic Functioning bit
 (45 2)  (645 130)  (645 130)  LC_1 Logic Functioning bit
 (0 3)  (600 131)  (600 131)  routing T_12_8.glb_netwk_3 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (31 3)  (631 131)  (631 131)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 131)  (636 131)  LC_1 Logic Functioning bit
 (37 3)  (637 131)  (637 131)  LC_1 Logic Functioning bit
 (38 3)  (638 131)  (638 131)  LC_1 Logic Functioning bit
 (39 3)  (639 131)  (639 131)  LC_1 Logic Functioning bit
 (51 3)  (651 131)  (651 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (621 132)  (621 132)  routing T_12_8.lft_op_3 <X> T_12_8.lc_trk_g1_3
 (22 4)  (622 132)  (622 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 132)  (624 132)  routing T_12_8.lft_op_3 <X> T_12_8.lc_trk_g1_3
 (12 8)  (612 136)  (612 136)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_h_r_8
 (7 10)  (607 138)  (607 138)  Column buffer control bit: LH_colbuf_cntl_3

 (8 11)  (608 139)  (608 139)  routing T_12_8.sp4_h_r_7 <X> T_12_8.sp4_v_t_42
 (9 11)  (609 139)  (609 139)  routing T_12_8.sp4_h_r_7 <X> T_12_8.sp4_v_t_42
 (9 12)  (609 140)  (609 140)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_r_10
 (11 15)  (611 143)  (611 143)  routing T_12_8.sp4_h_r_3 <X> T_12_8.sp4_h_l_46
 (13 15)  (613 143)  (613 143)  routing T_12_8.sp4_h_r_3 <X> T_12_8.sp4_h_l_46


LogicTile_13_8

 (15 0)  (669 128)  (669 128)  routing T_13_8.top_op_1 <X> T_13_8.lc_trk_g0_1
 (17 0)  (671 128)  (671 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 128)  (676 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 128)  (678 128)  routing T_13_8.top_op_3 <X> T_13_8.lc_trk_g0_3
 (26 0)  (680 128)  (680 128)  routing T_13_8.lc_trk_g3_7 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 128)  (681 128)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 128)  (682 128)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 128)  (683 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 128)  (686 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 128)  (687 128)  routing T_13_8.lc_trk_g2_3 <X> T_13_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 128)  (690 128)  LC_0 Logic Functioning bit
 (37 0)  (691 128)  (691 128)  LC_0 Logic Functioning bit
 (38 0)  (692 128)  (692 128)  LC_0 Logic Functioning bit
 (39 0)  (693 128)  (693 128)  LC_0 Logic Functioning bit
 (41 0)  (695 128)  (695 128)  LC_0 Logic Functioning bit
 (42 0)  (696 128)  (696 128)  LC_0 Logic Functioning bit
 (43 0)  (697 128)  (697 128)  LC_0 Logic Functioning bit
 (18 1)  (672 129)  (672 129)  routing T_13_8.top_op_1 <X> T_13_8.lc_trk_g0_1
 (21 1)  (675 129)  (675 129)  routing T_13_8.top_op_3 <X> T_13_8.lc_trk_g0_3
 (26 1)  (680 129)  (680 129)  routing T_13_8.lc_trk_g3_7 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 129)  (681 129)  routing T_13_8.lc_trk_g3_7 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 129)  (682 129)  routing T_13_8.lc_trk_g3_7 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 129)  (683 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 129)  (684 129)  routing T_13_8.lc_trk_g3_2 <X> T_13_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 129)  (685 129)  routing T_13_8.lc_trk_g2_3 <X> T_13_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 129)  (686 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 129)  (687 129)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.input_2_0
 (34 1)  (688 129)  (688 129)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.input_2_0
 (36 1)  (690 129)  (690 129)  LC_0 Logic Functioning bit
 (37 1)  (691 129)  (691 129)  LC_0 Logic Functioning bit
 (38 1)  (692 129)  (692 129)  LC_0 Logic Functioning bit
 (39 1)  (693 129)  (693 129)  LC_0 Logic Functioning bit
 (42 1)  (696 129)  (696 129)  LC_0 Logic Functioning bit
 (43 1)  (697 129)  (697 129)  LC_0 Logic Functioning bit
 (0 2)  (654 130)  (654 130)  routing T_13_8.glb_netwk_3 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (2 2)  (656 130)  (656 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 130)  (669 130)  routing T_13_8.top_op_5 <X> T_13_8.lc_trk_g0_5
 (17 2)  (671 130)  (671 130)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (675 130)  (675 130)  routing T_13_8.sp4_h_l_10 <X> T_13_8.lc_trk_g0_7
 (22 2)  (676 130)  (676 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 130)  (677 130)  routing T_13_8.sp4_h_l_10 <X> T_13_8.lc_trk_g0_7
 (24 2)  (678 130)  (678 130)  routing T_13_8.sp4_h_l_10 <X> T_13_8.lc_trk_g0_7
 (27 2)  (681 130)  (681 130)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 130)  (682 130)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 130)  (683 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 130)  (686 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 130)  (687 130)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (42 2)  (696 130)  (696 130)  LC_1 Logic Functioning bit
 (45 2)  (699 130)  (699 130)  LC_1 Logic Functioning bit
 (46 2)  (700 130)  (700 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 130)  (704 130)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 130)  (706 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 131)  (654 131)  routing T_13_8.glb_netwk_3 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (14 3)  (668 131)  (668 131)  routing T_13_8.top_op_4 <X> T_13_8.lc_trk_g0_4
 (15 3)  (669 131)  (669 131)  routing T_13_8.top_op_4 <X> T_13_8.lc_trk_g0_4
 (17 3)  (671 131)  (671 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 131)  (672 131)  routing T_13_8.top_op_5 <X> T_13_8.lc_trk_g0_5
 (21 3)  (675 131)  (675 131)  routing T_13_8.sp4_h_l_10 <X> T_13_8.lc_trk_g0_7
 (22 3)  (676 131)  (676 131)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 131)  (678 131)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g0_6
 (25 3)  (679 131)  (679 131)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g0_6
 (27 3)  (681 131)  (681 131)  routing T_13_8.lc_trk_g1_0 <X> T_13_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 131)  (683 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 131)  (685 131)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_1/in_3
 (42 3)  (696 131)  (696 131)  LC_1 Logic Functioning bit
 (43 3)  (697 131)  (697 131)  LC_1 Logic Functioning bit
 (48 3)  (702 131)  (702 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 131)  (705 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (669 132)  (669 132)  routing T_13_8.top_op_1 <X> T_13_8.lc_trk_g1_1
 (17 4)  (671 132)  (671 132)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (680 132)  (680 132)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 132)  (683 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 132)  (686 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 132)  (688 132)  routing T_13_8.lc_trk_g1_2 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 132)  (690 132)  LC_2 Logic Functioning bit
 (37 4)  (691 132)  (691 132)  LC_2 Logic Functioning bit
 (38 4)  (692 132)  (692 132)  LC_2 Logic Functioning bit
 (39 4)  (693 132)  (693 132)  LC_2 Logic Functioning bit
 (41 4)  (695 132)  (695 132)  LC_2 Logic Functioning bit
 (43 4)  (697 132)  (697 132)  LC_2 Logic Functioning bit
 (15 5)  (669 133)  (669 133)  routing T_13_8.bot_op_0 <X> T_13_8.lc_trk_g1_0
 (17 5)  (671 133)  (671 133)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (672 133)  (672 133)  routing T_13_8.top_op_1 <X> T_13_8.lc_trk_g1_1
 (22 5)  (676 133)  (676 133)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 133)  (678 133)  routing T_13_8.top_op_2 <X> T_13_8.lc_trk_g1_2
 (25 5)  (679 133)  (679 133)  routing T_13_8.top_op_2 <X> T_13_8.lc_trk_g1_2
 (27 5)  (681 133)  (681 133)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 133)  (682 133)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 133)  (683 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 133)  (685 133)  routing T_13_8.lc_trk_g1_2 <X> T_13_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 133)  (690 133)  LC_2 Logic Functioning bit
 (37 5)  (691 133)  (691 133)  LC_2 Logic Functioning bit
 (38 5)  (692 133)  (692 133)  LC_2 Logic Functioning bit
 (39 5)  (693 133)  (693 133)  LC_2 Logic Functioning bit
 (40 5)  (694 133)  (694 133)  LC_2 Logic Functioning bit
 (41 5)  (695 133)  (695 133)  LC_2 Logic Functioning bit
 (42 5)  (696 133)  (696 133)  LC_2 Logic Functioning bit
 (43 5)  (697 133)  (697 133)  LC_2 Logic Functioning bit
 (3 6)  (657 134)  (657 134)  routing T_13_8.sp12_v_b_0 <X> T_13_8.sp12_v_t_23
 (15 6)  (669 134)  (669 134)  routing T_13_8.sp4_h_r_21 <X> T_13_8.lc_trk_g1_5
 (16 6)  (670 134)  (670 134)  routing T_13_8.sp4_h_r_21 <X> T_13_8.lc_trk_g1_5
 (17 6)  (671 134)  (671 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 134)  (672 134)  routing T_13_8.sp4_h_r_21 <X> T_13_8.lc_trk_g1_5
 (22 6)  (676 134)  (676 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 134)  (678 134)  routing T_13_8.top_op_7 <X> T_13_8.lc_trk_g1_7
 (26 6)  (680 134)  (680 134)  routing T_13_8.lc_trk_g0_5 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 134)  (681 134)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 134)  (683 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 134)  (684 134)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 134)  (685 134)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 134)  (686 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 134)  (690 134)  LC_3 Logic Functioning bit
 (37 6)  (691 134)  (691 134)  LC_3 Logic Functioning bit
 (38 6)  (692 134)  (692 134)  LC_3 Logic Functioning bit
 (39 6)  (693 134)  (693 134)  LC_3 Logic Functioning bit
 (41 6)  (695 134)  (695 134)  LC_3 Logic Functioning bit
 (43 6)  (697 134)  (697 134)  LC_3 Logic Functioning bit
 (18 7)  (672 135)  (672 135)  routing T_13_8.sp4_h_r_21 <X> T_13_8.lc_trk_g1_5
 (21 7)  (675 135)  (675 135)  routing T_13_8.top_op_7 <X> T_13_8.lc_trk_g1_7
 (22 7)  (676 135)  (676 135)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 135)  (678 135)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g1_6
 (25 7)  (679 135)  (679 135)  routing T_13_8.top_op_6 <X> T_13_8.lc_trk_g1_6
 (29 7)  (683 135)  (683 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 135)  (684 135)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 135)  (685 135)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 135)  (690 135)  LC_3 Logic Functioning bit
 (37 7)  (691 135)  (691 135)  LC_3 Logic Functioning bit
 (38 7)  (692 135)  (692 135)  LC_3 Logic Functioning bit
 (39 7)  (693 135)  (693 135)  LC_3 Logic Functioning bit
 (40 7)  (694 135)  (694 135)  LC_3 Logic Functioning bit
 (41 7)  (695 135)  (695 135)  LC_3 Logic Functioning bit
 (42 7)  (696 135)  (696 135)  LC_3 Logic Functioning bit
 (43 7)  (697 135)  (697 135)  LC_3 Logic Functioning bit
 (17 8)  (671 136)  (671 136)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 136)  (672 136)  routing T_13_8.wire_logic_cluster/lc_1/out <X> T_13_8.lc_trk_g2_1
 (21 8)  (675 136)  (675 136)  routing T_13_8.wire_logic_cluster/lc_3/out <X> T_13_8.lc_trk_g2_3
 (22 8)  (676 136)  (676 136)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 136)  (680 136)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 136)  (683 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 136)  (686 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 136)  (688 136)  routing T_13_8.lc_trk_g1_2 <X> T_13_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 136)  (690 136)  LC_4 Logic Functioning bit
 (37 8)  (691 136)  (691 136)  LC_4 Logic Functioning bit
 (38 8)  (692 136)  (692 136)  LC_4 Logic Functioning bit
 (39 8)  (693 136)  (693 136)  LC_4 Logic Functioning bit
 (41 8)  (695 136)  (695 136)  LC_4 Logic Functioning bit
 (43 8)  (697 136)  (697 136)  LC_4 Logic Functioning bit
 (15 9)  (669 137)  (669 137)  routing T_13_8.sp4_v_t_29 <X> T_13_8.lc_trk_g2_0
 (16 9)  (670 137)  (670 137)  routing T_13_8.sp4_v_t_29 <X> T_13_8.lc_trk_g2_0
 (17 9)  (671 137)  (671 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 137)  (676 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 137)  (678 137)  routing T_13_8.tnl_op_2 <X> T_13_8.lc_trk_g2_2
 (25 9)  (679 137)  (679 137)  routing T_13_8.tnl_op_2 <X> T_13_8.lc_trk_g2_2
 (27 9)  (681 137)  (681 137)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 137)  (682 137)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 137)  (683 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 137)  (684 137)  routing T_13_8.lc_trk_g0_3 <X> T_13_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 137)  (685 137)  routing T_13_8.lc_trk_g1_2 <X> T_13_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 137)  (686 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 137)  (688 137)  routing T_13_8.lc_trk_g1_1 <X> T_13_8.input_2_4
 (36 9)  (690 137)  (690 137)  LC_4 Logic Functioning bit
 (37 9)  (691 137)  (691 137)  LC_4 Logic Functioning bit
 (38 9)  (692 137)  (692 137)  LC_4 Logic Functioning bit
 (39 9)  (693 137)  (693 137)  LC_4 Logic Functioning bit
 (41 9)  (695 137)  (695 137)  LC_4 Logic Functioning bit
 (42 9)  (696 137)  (696 137)  LC_4 Logic Functioning bit
 (43 9)  (697 137)  (697 137)  LC_4 Logic Functioning bit
 (7 10)  (661 138)  (661 138)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (681 138)  (681 138)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 138)  (683 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 138)  (684 138)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 138)  (686 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 138)  (687 138)  routing T_13_8.lc_trk_g2_0 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 138)  (689 138)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.input_2_5
 (43 10)  (697 138)  (697 138)  LC_5 Logic Functioning bit
 (51 10)  (705 138)  (705 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (706 138)  (706 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (682 139)  (682 139)  routing T_13_8.lc_trk_g2_1 <X> T_13_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 139)  (683 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 139)  (686 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 139)  (689 139)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.input_2_5
 (17 12)  (671 140)  (671 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 140)  (679 140)  routing T_13_8.wire_logic_cluster/lc_2/out <X> T_13_8.lc_trk_g3_2
 (27 12)  (681 140)  (681 140)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 140)  (683 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 140)  (684 140)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 140)  (685 140)  routing T_13_8.lc_trk_g0_5 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 140)  (686 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 140)  (690 140)  LC_6 Logic Functioning bit
 (37 12)  (691 140)  (691 140)  LC_6 Logic Functioning bit
 (38 12)  (692 140)  (692 140)  LC_6 Logic Functioning bit
 (39 12)  (693 140)  (693 140)  LC_6 Logic Functioning bit
 (41 12)  (695 140)  (695 140)  LC_6 Logic Functioning bit
 (43 12)  (697 140)  (697 140)  LC_6 Logic Functioning bit
 (18 13)  (672 141)  (672 141)  routing T_13_8.sp4_r_v_b_41 <X> T_13_8.lc_trk_g3_1
 (22 13)  (676 141)  (676 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (684 141)  (684 141)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 141)  (690 141)  LC_6 Logic Functioning bit
 (37 13)  (691 141)  (691 141)  LC_6 Logic Functioning bit
 (38 13)  (692 141)  (692 141)  LC_6 Logic Functioning bit
 (39 13)  (693 141)  (693 141)  LC_6 Logic Functioning bit
 (41 13)  (695 141)  (695 141)  LC_6 Logic Functioning bit
 (43 13)  (697 141)  (697 141)  LC_6 Logic Functioning bit
 (15 14)  (669 142)  (669 142)  routing T_13_8.sp4_v_t_32 <X> T_13_8.lc_trk_g3_5
 (16 14)  (670 142)  (670 142)  routing T_13_8.sp4_v_t_32 <X> T_13_8.lc_trk_g3_5
 (17 14)  (671 142)  (671 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 142)  (675 142)  routing T_13_8.wire_logic_cluster/lc_7/out <X> T_13_8.lc_trk_g3_7
 (22 14)  (676 142)  (676 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (685 142)  (685 142)  routing T_13_8.lc_trk_g0_4 <X> T_13_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 142)  (686 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 142)  (690 142)  LC_7 Logic Functioning bit
 (38 14)  (692 142)  (692 142)  LC_7 Logic Functioning bit
 (26 15)  (680 143)  (680 143)  routing T_13_8.lc_trk_g0_3 <X> T_13_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 143)  (683 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 143)  (691 143)  LC_7 Logic Functioning bit
 (39 15)  (693 143)  (693 143)  LC_7 Logic Functioning bit


LogicTile_14_8

 (14 0)  (722 128)  (722 128)  routing T_14_8.wire_logic_cluster/lc_0/out <X> T_14_8.lc_trk_g0_0
 (27 0)  (735 128)  (735 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 128)  (736 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 128)  (737 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 128)  (738 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 128)  (739 128)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 128)  (740 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 128)  (741 128)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 128)  (744 128)  LC_0 Logic Functioning bit
 (37 0)  (745 128)  (745 128)  LC_0 Logic Functioning bit
 (38 0)  (746 128)  (746 128)  LC_0 Logic Functioning bit
 (39 0)  (747 128)  (747 128)  LC_0 Logic Functioning bit
 (41 0)  (749 128)  (749 128)  LC_0 Logic Functioning bit
 (43 0)  (751 128)  (751 128)  LC_0 Logic Functioning bit
 (17 1)  (725 129)  (725 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (31 1)  (739 129)  (739 129)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 129)  (744 129)  LC_0 Logic Functioning bit
 (37 1)  (745 129)  (745 129)  LC_0 Logic Functioning bit
 (38 1)  (746 129)  (746 129)  LC_0 Logic Functioning bit
 (39 1)  (747 129)  (747 129)  LC_0 Logic Functioning bit
 (41 1)  (749 129)  (749 129)  LC_0 Logic Functioning bit
 (43 1)  (751 129)  (751 129)  LC_0 Logic Functioning bit
 (0 2)  (708 130)  (708 130)  routing T_14_8.glb_netwk_3 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (2 2)  (710 130)  (710 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 131)  (708 131)  routing T_14_8.glb_netwk_3 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (25 6)  (733 134)  (733 134)  routing T_14_8.lft_op_6 <X> T_14_8.lc_trk_g1_6
 (22 7)  (730 135)  (730 135)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 135)  (732 135)  routing T_14_8.lft_op_6 <X> T_14_8.lc_trk_g1_6
 (15 8)  (723 136)  (723 136)  routing T_14_8.tnl_op_1 <X> T_14_8.lc_trk_g2_1
 (17 8)  (725 136)  (725 136)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (726 137)  (726 137)  routing T_14_8.tnl_op_1 <X> T_14_8.lc_trk_g2_1
 (7 10)  (715 138)  (715 138)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (730 138)  (730 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 138)  (732 138)  routing T_14_8.tnl_op_7 <X> T_14_8.lc_trk_g2_7
 (27 10)  (735 138)  (735 138)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 138)  (736 138)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 138)  (737 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 138)  (740 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 138)  (741 138)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 138)  (742 138)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 138)  (744 138)  LC_5 Logic Functioning bit
 (37 10)  (745 138)  (745 138)  LC_5 Logic Functioning bit
 (38 10)  (746 138)  (746 138)  LC_5 Logic Functioning bit
 (39 10)  (747 138)  (747 138)  LC_5 Logic Functioning bit
 (40 10)  (748 138)  (748 138)  LC_5 Logic Functioning bit
 (41 10)  (749 138)  (749 138)  LC_5 Logic Functioning bit
 (42 10)  (750 138)  (750 138)  LC_5 Logic Functioning bit
 (43 10)  (751 138)  (751 138)  LC_5 Logic Functioning bit
 (21 11)  (729 139)  (729 139)  routing T_14_8.tnl_op_7 <X> T_14_8.lc_trk_g2_7
 (28 11)  (736 139)  (736 139)  routing T_14_8.lc_trk_g2_1 <X> T_14_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 139)  (737 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 139)  (738 139)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 139)  (740 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 139)  (741 139)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.input_2_5
 (34 11)  (742 139)  (742 139)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.input_2_5
 (35 11)  (743 139)  (743 139)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.input_2_5
 (36 11)  (744 139)  (744 139)  LC_5 Logic Functioning bit
 (37 11)  (745 139)  (745 139)  LC_5 Logic Functioning bit
 (38 11)  (746 139)  (746 139)  LC_5 Logic Functioning bit
 (39 11)  (747 139)  (747 139)  LC_5 Logic Functioning bit
 (40 11)  (748 139)  (748 139)  LC_5 Logic Functioning bit
 (41 11)  (749 139)  (749 139)  LC_5 Logic Functioning bit
 (42 11)  (750 139)  (750 139)  LC_5 Logic Functioning bit
 (15 12)  (723 140)  (723 140)  routing T_14_8.sp4_v_t_28 <X> T_14_8.lc_trk_g3_1
 (16 12)  (724 140)  (724 140)  routing T_14_8.sp4_v_t_28 <X> T_14_8.lc_trk_g3_1
 (17 12)  (725 140)  (725 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (730 140)  (730 140)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 140)  (732 140)  routing T_14_8.tnl_op_3 <X> T_14_8.lc_trk_g3_3
 (27 12)  (735 140)  (735 140)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 140)  (736 140)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 140)  (737 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 140)  (739 140)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 140)  (740 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 140)  (742 140)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 140)  (748 140)  LC_6 Logic Functioning bit
 (45 12)  (753 140)  (753 140)  LC_6 Logic Functioning bit
 (50 12)  (758 140)  (758 140)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 141)  (722 141)  routing T_14_8.tnl_op_0 <X> T_14_8.lc_trk_g3_0
 (15 13)  (723 141)  (723 141)  routing T_14_8.tnl_op_0 <X> T_14_8.lc_trk_g3_0
 (17 13)  (725 141)  (725 141)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (729 141)  (729 141)  routing T_14_8.tnl_op_3 <X> T_14_8.lc_trk_g3_3
 (22 13)  (730 141)  (730 141)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 141)  (732 141)  routing T_14_8.tnl_op_2 <X> T_14_8.lc_trk_g3_2
 (25 13)  (733 141)  (733 141)  routing T_14_8.tnl_op_2 <X> T_14_8.lc_trk_g3_2
 (29 13)  (737 141)  (737 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 141)  (739 141)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (14 15)  (722 143)  (722 143)  routing T_14_8.tnl_op_4 <X> T_14_8.lc_trk_g3_4
 (15 15)  (723 143)  (723 143)  routing T_14_8.tnl_op_4 <X> T_14_8.lc_trk_g3_4
 (17 15)  (725 143)  (725 143)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_15_8

 (0 2)  (762 130)  (762 130)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (764 130)  (764 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 131)  (762 131)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (21 6)  (783 134)  (783 134)  routing T_15_8.wire_logic_cluster/lc_7/out <X> T_15_8.lc_trk_g1_7
 (22 6)  (784 134)  (784 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (793 134)  (793 134)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 134)  (794 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 134)  (796 134)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 134)  (798 134)  LC_3 Logic Functioning bit
 (37 6)  (799 134)  (799 134)  LC_3 Logic Functioning bit
 (38 6)  (800 134)  (800 134)  LC_3 Logic Functioning bit
 (39 6)  (801 134)  (801 134)  LC_3 Logic Functioning bit
 (45 6)  (807 134)  (807 134)  LC_3 Logic Functioning bit
 (31 7)  (793 135)  (793 135)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 135)  (798 135)  LC_3 Logic Functioning bit
 (37 7)  (799 135)  (799 135)  LC_3 Logic Functioning bit
 (38 7)  (800 135)  (800 135)  LC_3 Logic Functioning bit
 (39 7)  (801 135)  (801 135)  LC_3 Logic Functioning bit
 (7 10)  (769 138)  (769 138)  Column buffer control bit: LH_colbuf_cntl_3

 (21 14)  (783 142)  (783 142)  routing T_15_8.sp12_v_b_7 <X> T_15_8.lc_trk_g3_7
 (22 14)  (784 142)  (784 142)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 142)  (786 142)  routing T_15_8.sp12_v_b_7 <X> T_15_8.lc_trk_g3_7
 (31 14)  (793 142)  (793 142)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 142)  (794 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 142)  (795 142)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 142)  (796 142)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 142)  (798 142)  LC_7 Logic Functioning bit
 (37 14)  (799 142)  (799 142)  LC_7 Logic Functioning bit
 (38 14)  (800 142)  (800 142)  LC_7 Logic Functioning bit
 (39 14)  (801 142)  (801 142)  LC_7 Logic Functioning bit
 (45 14)  (807 142)  (807 142)  LC_7 Logic Functioning bit
 (21 15)  (783 143)  (783 143)  routing T_15_8.sp12_v_b_7 <X> T_15_8.lc_trk_g3_7
 (31 15)  (793 143)  (793 143)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 143)  (798 143)  LC_7 Logic Functioning bit
 (37 15)  (799 143)  (799 143)  LC_7 Logic Functioning bit
 (38 15)  (800 143)  (800 143)  LC_7 Logic Functioning bit
 (39 15)  (801 143)  (801 143)  LC_7 Logic Functioning bit


LogicTile_16_8

 (21 0)  (837 128)  (837 128)  routing T_16_8.lft_op_3 <X> T_16_8.lc_trk_g0_3
 (22 0)  (838 128)  (838 128)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 128)  (840 128)  routing T_16_8.lft_op_3 <X> T_16_8.lc_trk_g0_3
 (0 2)  (816 130)  (816 130)  routing T_16_8.glb_netwk_3 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (2 2)  (818 130)  (818 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 131)  (816 131)  routing T_16_8.glb_netwk_3 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (5 6)  (821 134)  (821 134)  routing T_16_8.sp4_v_b_3 <X> T_16_8.sp4_h_l_38
 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3

 (32 12)  (848 140)  (848 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 140)  (852 140)  LC_6 Logic Functioning bit
 (37 12)  (853 140)  (853 140)  LC_6 Logic Functioning bit
 (38 12)  (854 140)  (854 140)  LC_6 Logic Functioning bit
 (39 12)  (855 140)  (855 140)  LC_6 Logic Functioning bit
 (45 12)  (861 140)  (861 140)  LC_6 Logic Functioning bit
 (47 12)  (863 140)  (863 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 140)  (867 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (847 141)  (847 141)  routing T_16_8.lc_trk_g0_3 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 141)  (852 141)  LC_6 Logic Functioning bit
 (37 13)  (853 141)  (853 141)  LC_6 Logic Functioning bit
 (38 13)  (854 141)  (854 141)  LC_6 Logic Functioning bit
 (39 13)  (855 141)  (855 141)  LC_6 Logic Functioning bit


LogicTile_17_8

 (9 3)  (883 131)  (883 131)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_36
 (10 3)  (884 131)  (884 131)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_36


LogicTile_18_8

 (2 12)  (930 140)  (930 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_8



LogicTile_20_8

 (7 10)  (1043 138)  (1043 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_8

 (10 7)  (1100 135)  (1100 135)  routing T_21_8.sp4_h_l_46 <X> T_21_8.sp4_v_t_41


LogicTile_22_8

 (2 8)  (1146 136)  (1146 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 10)  (1151 138)  (1151 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_8

 (7 10)  (1205 138)  (1205 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 130)  (1317 130)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_t_39
 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 131)  (1321 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (22 15)  (1328 143)  (1328 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 143)  (1329 143)  routing T_25_8.sp12_v_t_21 <X> T_25_8.lc_trk_g3_6
 (25 15)  (1331 143)  (1331 143)  routing T_25_8.sp12_v_t_21 <X> T_25_8.lc_trk_g3_6


LogicTile_26_8

 (3 1)  (1351 129)  (1351 129)  routing T_26_8.sp12_h_l_23 <X> T_26_8.sp12_v_b_0
 (3 7)  (1351 135)  (1351 135)  routing T_26_8.sp12_h_l_23 <X> T_26_8.sp12_v_t_23


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23
 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23


LogicTile_5_7

 (3 14)  (237 126)  (237 126)  routing T_5_7.sp12_h_r_1 <X> T_5_7.sp12_v_t_22
 (3 15)  (237 127)  (237 127)  routing T_5_7.sp12_h_r_1 <X> T_5_7.sp12_v_t_22


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.lc_trk_g2_0 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (4 2)  (400 114)  (400 114)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_t_37
 (6 2)  (402 114)  (402 114)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_t_37
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g2_0 <X> T_8_7.wire_bram/ram/RCLK
 (5 3)  (401 115)  (401 115)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_t_37
 (6 6)  (402 118)  (402 118)  routing T_8_7.sp4_v_b_0 <X> T_8_7.sp4_v_t_38
 (5 7)  (401 119)  (401 119)  routing T_8_7.sp4_v_b_0 <X> T_8_7.sp4_v_t_38
 (22 7)  (418 119)  (418 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 119)  (419 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (24 7)  (420 119)  (420 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (25 7)  (421 119)  (421 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (14 8)  (410 120)  (410 120)  routing T_8_7.sp4_v_t_13 <X> T_8_7.lc_trk_g2_0
 (27 8)  (423 120)  (423 120)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 120)  (426 120)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (37 8)  (433 120)  (433 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (412 121)  (412 121)  routing T_8_7.sp4_v_t_13 <X> T_8_7.lc_trk_g2_0
 (17 9)  (413 121)  (413 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (11 12)  (407 124)  (407 124)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_b_11
 (9 13)  (405 125)  (405 125)  routing T_8_7.sp4_v_t_39 <X> T_8_7.sp4_v_b_10
 (10 13)  (406 125)  (406 125)  routing T_8_7.sp4_v_t_39 <X> T_8_7.sp4_v_b_10
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (18 15)  (414 127)  (414 127)  routing T_8_7.sp4_r_v_b_45 <X> T_8_7.lc_trk_g3_5


LogicTile_9_7

 (4 12)  (442 124)  (442 124)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_v_b_9


LogicTile_11_7

 (0 2)  (546 114)  (546 114)  routing T_11_7.glb_netwk_3 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (2 2)  (548 114)  (548 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 115)  (546 115)  routing T_11_7.glb_netwk_3 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (14 3)  (560 115)  (560 115)  routing T_11_7.sp4_h_r_4 <X> T_11_7.lc_trk_g0_4
 (15 3)  (561 115)  (561 115)  routing T_11_7.sp4_h_r_4 <X> T_11_7.lc_trk_g0_4
 (16 3)  (562 115)  (562 115)  routing T_11_7.sp4_h_r_4 <X> T_11_7.lc_trk_g0_4
 (17 3)  (563 115)  (563 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (546 116)  (546 116)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_7/cen
 (1 4)  (547 116)  (547 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 117)  (546 117)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_7/cen
 (1 5)  (547 117)  (547 117)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_7/cen
 (27 10)  (573 122)  (573 122)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 122)  (574 122)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 122)  (575 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 122)  (576 122)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 122)  (577 122)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 122)  (578 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 122)  (582 122)  LC_5 Logic Functioning bit
 (38 10)  (584 122)  (584 122)  LC_5 Logic Functioning bit
 (40 10)  (586 122)  (586 122)  LC_5 Logic Functioning bit
 (42 10)  (588 122)  (588 122)  LC_5 Logic Functioning bit
 (45 10)  (591 122)  (591 122)  LC_5 Logic Functioning bit
 (47 10)  (593 122)  (593 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (582 123)  (582 123)  LC_5 Logic Functioning bit
 (38 11)  (584 123)  (584 123)  LC_5 Logic Functioning bit
 (40 11)  (586 123)  (586 123)  LC_5 Logic Functioning bit
 (42 11)  (588 123)  (588 123)  LC_5 Logic Functioning bit
 (21 12)  (567 124)  (567 124)  routing T_11_7.rgt_op_3 <X> T_11_7.lc_trk_g3_3
 (22 12)  (568 124)  (568 124)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 124)  (570 124)  routing T_11_7.rgt_op_3 <X> T_11_7.lc_trk_g3_3
 (17 14)  (563 126)  (563 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 126)  (564 126)  routing T_11_7.wire_logic_cluster/lc_5/out <X> T_11_7.lc_trk_g3_5


LogicTile_12_7

 (0 0)  (600 112)  (600 112)  Negative Clock bit

 (5 0)  (605 112)  (605 112)  routing T_12_7.sp4_v_b_0 <X> T_12_7.sp4_h_r_0
 (6 1)  (606 113)  (606 113)  routing T_12_7.sp4_v_b_0 <X> T_12_7.sp4_h_r_0
 (0 2)  (600 114)  (600 114)  routing T_12_7.glb_netwk_3 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (602 114)  (602 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 115)  (600 115)  routing T_12_7.glb_netwk_3 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (26 6)  (626 118)  (626 118)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 118)  (632 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 118)  (633 118)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 118)  (637 118)  LC_3 Logic Functioning bit
 (39 6)  (639 118)  (639 118)  LC_3 Logic Functioning bit
 (22 7)  (622 119)  (622 119)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 119)  (624 119)  routing T_12_7.bot_op_6 <X> T_12_7.lc_trk_g1_6
 (28 7)  (628 119)  (628 119)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 119)  (629 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 119)  (631 119)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 119)  (636 119)  LC_3 Logic Functioning bit
 (38 7)  (638 119)  (638 119)  LC_3 Logic Functioning bit
 (25 8)  (625 120)  (625 120)  routing T_12_7.rgt_op_2 <X> T_12_7.lc_trk_g2_2
 (31 8)  (631 120)  (631 120)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 120)  (632 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 120)  (634 120)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 120)  (636 120)  LC_4 Logic Functioning bit
 (37 8)  (637 120)  (637 120)  LC_4 Logic Functioning bit
 (38 8)  (638 120)  (638 120)  LC_4 Logic Functioning bit
 (39 8)  (639 120)  (639 120)  LC_4 Logic Functioning bit
 (45 8)  (645 120)  (645 120)  LC_4 Logic Functioning bit
 (51 8)  (651 120)  (651 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 121)  (622 121)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 121)  (624 121)  routing T_12_7.rgt_op_2 <X> T_12_7.lc_trk_g2_2
 (31 9)  (631 121)  (631 121)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 121)  (636 121)  LC_4 Logic Functioning bit
 (37 9)  (637 121)  (637 121)  LC_4 Logic Functioning bit
 (38 9)  (638 121)  (638 121)  LC_4 Logic Functioning bit
 (39 9)  (639 121)  (639 121)  LC_4 Logic Functioning bit
 (5 10)  (605 122)  (605 122)  routing T_12_7.sp4_h_r_3 <X> T_12_7.sp4_h_l_43
 (17 10)  (617 122)  (617 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (4 11)  (604 123)  (604 123)  routing T_12_7.sp4_h_r_3 <X> T_12_7.sp4_h_l_43
 (18 11)  (618 123)  (618 123)  routing T_12_7.sp4_r_v_b_37 <X> T_12_7.lc_trk_g2_5


LogicTile_13_7

 (22 0)  (676 112)  (676 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 112)  (678 112)  routing T_13_7.bot_op_3 <X> T_13_7.lc_trk_g0_3
 (26 0)  (680 112)  (680 112)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 112)  (681 112)  routing T_13_7.lc_trk_g1_6 <X> T_13_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 112)  (683 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 112)  (684 112)  routing T_13_7.lc_trk_g1_6 <X> T_13_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 112)  (685 112)  routing T_13_7.lc_trk_g1_4 <X> T_13_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 112)  (686 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 112)  (688 112)  routing T_13_7.lc_trk_g1_4 <X> T_13_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 112)  (690 112)  LC_0 Logic Functioning bit
 (38 0)  (692 112)  (692 112)  LC_0 Logic Functioning bit
 (41 0)  (695 112)  (695 112)  LC_0 Logic Functioning bit
 (43 0)  (697 112)  (697 112)  LC_0 Logic Functioning bit
 (15 1)  (669 113)  (669 113)  routing T_13_7.bot_op_0 <X> T_13_7.lc_trk_g0_0
 (17 1)  (671 113)  (671 113)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 113)  (676 113)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 113)  (678 113)  routing T_13_7.bot_op_2 <X> T_13_7.lc_trk_g0_2
 (26 1)  (680 113)  (680 113)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 113)  (682 113)  routing T_13_7.lc_trk_g2_6 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 113)  (683 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 113)  (684 113)  routing T_13_7.lc_trk_g1_6 <X> T_13_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 113)  (686 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 113)  (687 113)  routing T_13_7.lc_trk_g2_0 <X> T_13_7.input_2_0
 (37 1)  (691 113)  (691 113)  LC_0 Logic Functioning bit
 (0 2)  (654 114)  (654 114)  routing T_13_7.glb_netwk_3 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (656 114)  (656 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (683 114)  (683 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 114)  (684 114)  routing T_13_7.lc_trk_g0_4 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 114)  (686 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 114)  (690 114)  LC_1 Logic Functioning bit
 (37 2)  (691 114)  (691 114)  LC_1 Logic Functioning bit
 (38 2)  (692 114)  (692 114)  LC_1 Logic Functioning bit
 (39 2)  (693 114)  (693 114)  LC_1 Logic Functioning bit
 (40 2)  (694 114)  (694 114)  LC_1 Logic Functioning bit
 (42 2)  (696 114)  (696 114)  LC_1 Logic Functioning bit
 (0 3)  (654 115)  (654 115)  routing T_13_7.glb_netwk_3 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (15 3)  (669 115)  (669 115)  routing T_13_7.bot_op_4 <X> T_13_7.lc_trk_g0_4
 (17 3)  (671 115)  (671 115)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (685 115)  (685 115)  routing T_13_7.lc_trk_g0_2 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 115)  (690 115)  LC_1 Logic Functioning bit
 (37 3)  (691 115)  (691 115)  LC_1 Logic Functioning bit
 (38 3)  (692 115)  (692 115)  LC_1 Logic Functioning bit
 (39 3)  (693 115)  (693 115)  LC_1 Logic Functioning bit
 (40 3)  (694 115)  (694 115)  LC_1 Logic Functioning bit
 (42 3)  (696 115)  (696 115)  LC_1 Logic Functioning bit
 (15 4)  (669 116)  (669 116)  routing T_13_7.bot_op_1 <X> T_13_7.lc_trk_g1_1
 (17 4)  (671 116)  (671 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (680 116)  (680 116)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_2/in_0
 (36 4)  (690 116)  (690 116)  LC_2 Logic Functioning bit
 (38 4)  (692 116)  (692 116)  LC_2 Logic Functioning bit
 (41 4)  (695 116)  (695 116)  LC_2 Logic Functioning bit
 (43 4)  (697 116)  (697 116)  LC_2 Logic Functioning bit
 (45 4)  (699 116)  (699 116)  LC_2 Logic Functioning bit
 (27 5)  (681 117)  (681 117)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 117)  (682 117)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 117)  (683 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 117)  (691 117)  LC_2 Logic Functioning bit
 (39 5)  (693 117)  (693 117)  LC_2 Logic Functioning bit
 (40 5)  (694 117)  (694 117)  LC_2 Logic Functioning bit
 (42 5)  (696 117)  (696 117)  LC_2 Logic Functioning bit
 (15 6)  (669 118)  (669 118)  routing T_13_7.bot_op_5 <X> T_13_7.lc_trk_g1_5
 (17 6)  (671 118)  (671 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 7)  (668 119)  (668 119)  routing T_13_7.top_op_4 <X> T_13_7.lc_trk_g1_4
 (15 7)  (669 119)  (669 119)  routing T_13_7.top_op_4 <X> T_13_7.lc_trk_g1_4
 (17 7)  (671 119)  (671 119)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 119)  (676 119)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 119)  (678 119)  routing T_13_7.top_op_6 <X> T_13_7.lc_trk_g1_6
 (25 7)  (679 119)  (679 119)  routing T_13_7.top_op_6 <X> T_13_7.lc_trk_g1_6
 (14 8)  (668 120)  (668 120)  routing T_13_7.sp4_v_t_21 <X> T_13_7.lc_trk_g2_0
 (17 8)  (671 120)  (671 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 120)  (672 120)  routing T_13_7.wire_logic_cluster/lc_1/out <X> T_13_7.lc_trk_g2_1
 (25 8)  (679 120)  (679 120)  routing T_13_7.wire_logic_cluster/lc_2/out <X> T_13_7.lc_trk_g2_2
 (14 9)  (668 121)  (668 121)  routing T_13_7.sp4_v_t_21 <X> T_13_7.lc_trk_g2_0
 (16 9)  (670 121)  (670 121)  routing T_13_7.sp4_v_t_21 <X> T_13_7.lc_trk_g2_0
 (17 9)  (671 121)  (671 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 121)  (676 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (25 10)  (679 122)  (679 122)  routing T_13_7.sp4_v_b_38 <X> T_13_7.lc_trk_g2_6
 (27 10)  (681 122)  (681 122)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 122)  (683 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 122)  (684 122)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 122)  (686 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 122)  (688 122)  routing T_13_7.lc_trk_g1_1 <X> T_13_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 122)  (690 122)  LC_5 Logic Functioning bit
 (38 10)  (692 122)  (692 122)  LC_5 Logic Functioning bit
 (22 11)  (676 123)  (676 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 123)  (677 123)  routing T_13_7.sp4_v_b_38 <X> T_13_7.lc_trk_g2_6
 (25 11)  (679 123)  (679 123)  routing T_13_7.sp4_v_b_38 <X> T_13_7.lc_trk_g2_6
 (36 11)  (690 123)  (690 123)  LC_5 Logic Functioning bit
 (38 11)  (692 123)  (692 123)  LC_5 Logic Functioning bit
 (29 12)  (683 124)  (683 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 124)  (686 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 124)  (687 124)  routing T_13_7.lc_trk_g2_1 <X> T_13_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 124)  (690 124)  LC_6 Logic Functioning bit
 (37 12)  (691 124)  (691 124)  LC_6 Logic Functioning bit
 (38 12)  (692 124)  (692 124)  LC_6 Logic Functioning bit
 (39 12)  (693 124)  (693 124)  LC_6 Logic Functioning bit
 (40 12)  (694 124)  (694 124)  LC_6 Logic Functioning bit
 (41 12)  (695 124)  (695 124)  LC_6 Logic Functioning bit
 (42 12)  (696 124)  (696 124)  LC_6 Logic Functioning bit
 (46 12)  (700 124)  (700 124)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (704 124)  (704 124)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (683 125)  (683 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 125)  (684 125)  routing T_13_7.lc_trk_g0_3 <X> T_13_7.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 125)  (690 125)  LC_6 Logic Functioning bit
 (37 13)  (691 125)  (691 125)  LC_6 Logic Functioning bit
 (38 13)  (692 125)  (692 125)  LC_6 Logic Functioning bit
 (39 13)  (693 125)  (693 125)  LC_6 Logic Functioning bit
 (40 13)  (694 125)  (694 125)  LC_6 Logic Functioning bit
 (41 13)  (695 125)  (695 125)  LC_6 Logic Functioning bit
 (42 13)  (696 125)  (696 125)  LC_6 Logic Functioning bit
 (43 13)  (697 125)  (697 125)  LC_6 Logic Functioning bit
 (16 14)  (670 126)  (670 126)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (17 14)  (671 126)  (671 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 126)  (672 126)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (28 14)  (682 126)  (682 126)  routing T_13_7.lc_trk_g2_2 <X> T_13_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 126)  (683 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 126)  (685 126)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 126)  (686 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 126)  (687 126)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 126)  (688 126)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 126)  (695 126)  LC_7 Logic Functioning bit
 (50 14)  (704 126)  (704 126)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 126)  (705 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (672 127)  (672 127)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (30 15)  (684 127)  (684 127)  routing T_13_7.lc_trk_g2_2 <X> T_13_7.wire_logic_cluster/lc_7/in_1
 (41 15)  (695 127)  (695 127)  LC_7 Logic Functioning bit


LogicTile_15_7

 (0 2)  (762 114)  (762 114)  routing T_15_7.glb_netwk_3 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (2 2)  (764 114)  (764 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (793 114)  (793 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 114)  (794 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 114)  (795 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 114)  (796 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 114)  (798 114)  LC_1 Logic Functioning bit
 (37 2)  (799 114)  (799 114)  LC_1 Logic Functioning bit
 (38 2)  (800 114)  (800 114)  LC_1 Logic Functioning bit
 (39 2)  (801 114)  (801 114)  LC_1 Logic Functioning bit
 (45 2)  (807 114)  (807 114)  LC_1 Logic Functioning bit
 (0 3)  (762 115)  (762 115)  routing T_15_7.glb_netwk_3 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (36 3)  (798 115)  (798 115)  LC_1 Logic Functioning bit
 (37 3)  (799 115)  (799 115)  LC_1 Logic Functioning bit
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (39 3)  (801 115)  (801 115)  LC_1 Logic Functioning bit
 (15 14)  (777 126)  (777 126)  routing T_15_7.sp4_h_l_24 <X> T_15_7.lc_trk_g3_5
 (16 14)  (778 126)  (778 126)  routing T_15_7.sp4_h_l_24 <X> T_15_7.lc_trk_g3_5
 (17 14)  (779 126)  (779 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 126)  (780 126)  routing T_15_7.sp4_h_l_24 <X> T_15_7.lc_trk_g3_5


LogicTile_16_7

 (0 2)  (816 114)  (816 114)  routing T_16_7.glb_netwk_3 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (2 2)  (818 114)  (818 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 115)  (816 115)  routing T_16_7.glb_netwk_3 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23
 (15 4)  (831 116)  (831 116)  routing T_16_7.lft_op_1 <X> T_16_7.lc_trk_g1_1
 (17 4)  (833 116)  (833 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 116)  (834 116)  routing T_16_7.lft_op_1 <X> T_16_7.lc_trk_g1_1
 (21 4)  (837 116)  (837 116)  routing T_16_7.wire_logic_cluster/lc_3/out <X> T_16_7.lc_trk_g1_3
 (22 4)  (838 116)  (838 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 6)  (821 118)  (821 118)  routing T_16_7.sp4_v_t_44 <X> T_16_7.sp4_h_l_38
 (32 6)  (848 118)  (848 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 118)  (850 118)  routing T_16_7.lc_trk_g1_1 <X> T_16_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 118)  (852 118)  LC_3 Logic Functioning bit
 (37 6)  (853 118)  (853 118)  LC_3 Logic Functioning bit
 (38 6)  (854 118)  (854 118)  LC_3 Logic Functioning bit
 (39 6)  (855 118)  (855 118)  LC_3 Logic Functioning bit
 (45 6)  (861 118)  (861 118)  LC_3 Logic Functioning bit
 (4 7)  (820 119)  (820 119)  routing T_16_7.sp4_v_t_44 <X> T_16_7.sp4_h_l_38
 (6 7)  (822 119)  (822 119)  routing T_16_7.sp4_v_t_44 <X> T_16_7.sp4_h_l_38
 (36 7)  (852 119)  (852 119)  LC_3 Logic Functioning bit
 (37 7)  (853 119)  (853 119)  LC_3 Logic Functioning bit
 (38 7)  (854 119)  (854 119)  LC_3 Logic Functioning bit
 (39 7)  (855 119)  (855 119)  LC_3 Logic Functioning bit
 (2 8)  (818 120)  (818 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (32 14)  (848 126)  (848 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 126)  (850 126)  routing T_16_7.lc_trk_g1_3 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (45 14)  (861 126)  (861 126)  LC_7 Logic Functioning bit
 (47 14)  (863 126)  (863 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (864 126)  (864 126)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (868 126)  (868 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (847 127)  (847 127)  routing T_16_7.lc_trk_g1_3 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit
 (48 15)  (864 127)  (864 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_7

 (9 0)  (883 112)  (883 112)  routing T_17_7.sp4_v_t_36 <X> T_17_7.sp4_h_r_1


LogicTile_19_7

 (5 15)  (987 127)  (987 127)  routing T_19_7.sp4_h_l_44 <X> T_19_7.sp4_v_t_44


LogicTile_21_7

 (8 0)  (1098 112)  (1098 112)  routing T_21_7.sp4_h_l_36 <X> T_21_7.sp4_h_r_1


LogicTile_22_7

 (3 9)  (1147 121)  (1147 121)  routing T_22_7.sp12_h_l_22 <X> T_22_7.sp12_v_b_1


RAM_Tile_25_7

 (9 0)  (1315 112)  (1315 112)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_r_1
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 113)  (1315 113)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_v_b_1
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.wire_bram/ram/WDATA_11
 (38 8)  (1344 120)  (1344 120)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (8 9)  (1314 121)  (1314 121)  routing T_25_7.sp4_h_l_36 <X> T_25_7.sp4_v_b_7
 (9 9)  (1315 121)  (1315 121)  routing T_25_7.sp4_h_l_36 <X> T_25_7.sp4_v_b_7
 (10 9)  (1316 121)  (1316 121)  routing T_25_7.sp4_h_l_36 <X> T_25_7.sp4_v_b_7
 (17 10)  (1323 122)  (1323 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (3 15)  (1309 127)  (1309 127)  routing T_25_7.sp12_h_l_22 <X> T_25_7.sp12_v_t_22
 (18 15)  (1324 127)  (1324 127)  routing T_25_7.sp4_r_v_b_45 <X> T_25_7.lc_trk_g3_5


LogicTile_26_7

 (19 0)  (1367 112)  (1367 112)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g1_0
 (5 9)  (12 105)  (12 105)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (11 11)  (137 107)  (137 107)  routing T_3_6.sp4_h_r_0 <X> T_3_6.sp4_h_l_45
 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_h_r_0 <X> T_3_6.sp4_h_l_45


LogicTile_7_6

 (4 3)  (346 99)  (346 99)  routing T_7_6.sp4_h_r_4 <X> T_7_6.sp4_h_l_37
 (6 3)  (348 99)  (348 99)  routing T_7_6.sp4_h_r_4 <X> T_7_6.sp4_h_l_37


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 100)  (399 100)  routing T_8_6.sp12_v_b_0 <X> T_8_6.sp12_h_r_0
 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (3 5)  (399 101)  (399 101)  routing T_8_6.sp12_v_b_0 <X> T_8_6.sp12_h_r_0
 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (423 104)  (423 104)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_bram/ram/WDATA_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (40 9)  (436 105)  (436 105)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 12)  (410 108)  (410 108)  routing T_8_6.sp4_h_l_29 <X> T_8_6.lc_trk_g3_0
 (14 13)  (410 109)  (410 109)  routing T_8_6.sp4_h_l_29 <X> T_8_6.lc_trk_g3_0
 (15 13)  (411 109)  (411 109)  routing T_8_6.sp4_h_l_29 <X> T_8_6.lc_trk_g3_0
 (16 13)  (412 109)  (412 109)  routing T_8_6.sp4_h_l_29 <X> T_8_6.lc_trk_g3_0
 (17 13)  (413 109)  (413 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 110)  (411 110)  routing T_8_6.sp4_v_b_45 <X> T_8_6.lc_trk_g3_5
 (16 14)  (412 110)  (412 110)  routing T_8_6.sp4_v_b_45 <X> T_8_6.lc_trk_g3_5
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE


LogicTile_9_6

 (11 7)  (449 103)  (449 103)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_h_l_40
 (13 8)  (451 104)  (451 104)  routing T_9_6.sp4_v_t_45 <X> T_9_6.sp4_v_b_8
 (11 14)  (449 110)  (449 110)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46
 (13 14)  (451 110)  (451 110)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46
 (12 15)  (450 111)  (450 111)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46


LogicTile_11_6

 (9 6)  (555 102)  (555 102)  routing T_11_6.sp4_h_r_1 <X> T_11_6.sp4_h_l_41
 (10 6)  (556 102)  (556 102)  routing T_11_6.sp4_h_r_1 <X> T_11_6.sp4_h_l_41


LogicTile_12_6

 (0 0)  (600 96)  (600 96)  Negative Clock bit

 (0 2)  (600 98)  (600 98)  routing T_12_6.glb_netwk_3 <X> T_12_6.wire_logic_cluster/lc_7/clk
 (2 2)  (602 98)  (602 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 99)  (600 99)  routing T_12_6.glb_netwk_3 <X> T_12_6.wire_logic_cluster/lc_7/clk
 (14 6)  (614 102)  (614 102)  routing T_12_6.sp4_h_l_1 <X> T_12_6.lc_trk_g1_4
 (15 7)  (615 103)  (615 103)  routing T_12_6.sp4_h_l_1 <X> T_12_6.lc_trk_g1_4
 (16 7)  (616 103)  (616 103)  routing T_12_6.sp4_h_l_1 <X> T_12_6.lc_trk_g1_4
 (17 7)  (617 103)  (617 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (31 12)  (631 108)  (631 108)  routing T_12_6.lc_trk_g1_4 <X> T_12_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 108)  (632 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 108)  (634 108)  routing T_12_6.lc_trk_g1_4 <X> T_12_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 108)  (636 108)  LC_6 Logic Functioning bit
 (37 12)  (637 108)  (637 108)  LC_6 Logic Functioning bit
 (38 12)  (638 108)  (638 108)  LC_6 Logic Functioning bit
 (39 12)  (639 108)  (639 108)  LC_6 Logic Functioning bit
 (45 12)  (645 108)  (645 108)  LC_6 Logic Functioning bit
 (36 13)  (636 109)  (636 109)  LC_6 Logic Functioning bit
 (37 13)  (637 109)  (637 109)  LC_6 Logic Functioning bit
 (38 13)  (638 109)  (638 109)  LC_6 Logic Functioning bit
 (39 13)  (639 109)  (639 109)  LC_6 Logic Functioning bit


LogicTile_13_6

 (27 0)  (681 96)  (681 96)  routing T_13_6.lc_trk_g3_0 <X> T_13_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 96)  (682 96)  routing T_13_6.lc_trk_g3_0 <X> T_13_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 96)  (683 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 96)  (686 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 96)  (690 96)  LC_0 Logic Functioning bit
 (39 0)  (693 96)  (693 96)  LC_0 Logic Functioning bit
 (41 0)  (695 96)  (695 96)  LC_0 Logic Functioning bit
 (42 0)  (696 96)  (696 96)  LC_0 Logic Functioning bit
 (44 0)  (698 96)  (698 96)  LC_0 Logic Functioning bit
 (45 0)  (699 96)  (699 96)  LC_0 Logic Functioning bit
 (36 1)  (690 97)  (690 97)  LC_0 Logic Functioning bit
 (39 1)  (693 97)  (693 97)  LC_0 Logic Functioning bit
 (41 1)  (695 97)  (695 97)  LC_0 Logic Functioning bit
 (42 1)  (696 97)  (696 97)  LC_0 Logic Functioning bit
 (50 1)  (704 97)  (704 97)  Carry_In_Mux bit 

 (0 2)  (654 98)  (654 98)  routing T_13_6.glb_netwk_3 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (2 2)  (656 98)  (656 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 98)  (681 98)  routing T_13_6.lc_trk_g3_1 <X> T_13_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 98)  (682 98)  routing T_13_6.lc_trk_g3_1 <X> T_13_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 98)  (683 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 98)  (686 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 98)  (690 98)  LC_1 Logic Functioning bit
 (39 2)  (693 98)  (693 98)  LC_1 Logic Functioning bit
 (41 2)  (695 98)  (695 98)  LC_1 Logic Functioning bit
 (42 2)  (696 98)  (696 98)  LC_1 Logic Functioning bit
 (44 2)  (698 98)  (698 98)  LC_1 Logic Functioning bit
 (45 2)  (699 98)  (699 98)  LC_1 Logic Functioning bit
 (0 3)  (654 99)  (654 99)  routing T_13_6.glb_netwk_3 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (14 3)  (668 99)  (668 99)  routing T_13_6.sp4_h_r_4 <X> T_13_6.lc_trk_g0_4
 (15 3)  (669 99)  (669 99)  routing T_13_6.sp4_h_r_4 <X> T_13_6.lc_trk_g0_4
 (16 3)  (670 99)  (670 99)  routing T_13_6.sp4_h_r_4 <X> T_13_6.lc_trk_g0_4
 (17 3)  (671 99)  (671 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (690 99)  (690 99)  LC_1 Logic Functioning bit
 (39 3)  (693 99)  (693 99)  LC_1 Logic Functioning bit
 (41 3)  (695 99)  (695 99)  LC_1 Logic Functioning bit
 (42 3)  (696 99)  (696 99)  LC_1 Logic Functioning bit
 (0 4)  (654 100)  (654 100)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_7/cen
 (1 4)  (655 100)  (655 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (10 4)  (664 100)  (664 100)  routing T_13_6.sp4_v_t_46 <X> T_13_6.sp4_h_r_4
 (21 4)  (675 100)  (675 100)  routing T_13_6.wire_logic_cluster/lc_3/out <X> T_13_6.lc_trk_g1_3
 (22 4)  (676 100)  (676 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 100)  (679 100)  routing T_13_6.wire_logic_cluster/lc_2/out <X> T_13_6.lc_trk_g1_2
 (27 4)  (681 100)  (681 100)  routing T_13_6.lc_trk_g1_2 <X> T_13_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 100)  (683 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 100)  (686 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 100)  (690 100)  LC_2 Logic Functioning bit
 (39 4)  (693 100)  (693 100)  LC_2 Logic Functioning bit
 (41 4)  (695 100)  (695 100)  LC_2 Logic Functioning bit
 (42 4)  (696 100)  (696 100)  LC_2 Logic Functioning bit
 (44 4)  (698 100)  (698 100)  LC_2 Logic Functioning bit
 (45 4)  (699 100)  (699 100)  LC_2 Logic Functioning bit
 (0 5)  (654 101)  (654 101)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_7/cen
 (1 5)  (655 101)  (655 101)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_7/cen
 (22 5)  (676 101)  (676 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 101)  (684 101)  routing T_13_6.lc_trk_g1_2 <X> T_13_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 101)  (690 101)  LC_2 Logic Functioning bit
 (39 5)  (693 101)  (693 101)  LC_2 Logic Functioning bit
 (41 5)  (695 101)  (695 101)  LC_2 Logic Functioning bit
 (42 5)  (696 101)  (696 101)  LC_2 Logic Functioning bit
 (27 6)  (681 102)  (681 102)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 102)  (683 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 102)  (686 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 102)  (690 102)  LC_3 Logic Functioning bit
 (39 6)  (693 102)  (693 102)  LC_3 Logic Functioning bit
 (41 6)  (695 102)  (695 102)  LC_3 Logic Functioning bit
 (42 6)  (696 102)  (696 102)  LC_3 Logic Functioning bit
 (44 6)  (698 102)  (698 102)  LC_3 Logic Functioning bit
 (45 6)  (699 102)  (699 102)  LC_3 Logic Functioning bit
 (13 7)  (667 103)  (667 103)  routing T_13_6.sp4_v_b_0 <X> T_13_6.sp4_h_l_40
 (30 7)  (684 103)  (684 103)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 103)  (690 103)  LC_3 Logic Functioning bit
 (39 7)  (693 103)  (693 103)  LC_3 Logic Functioning bit
 (41 7)  (695 103)  (695 103)  LC_3 Logic Functioning bit
 (42 7)  (696 103)  (696 103)  LC_3 Logic Functioning bit
 (27 8)  (681 104)  (681 104)  routing T_13_6.lc_trk_g3_4 <X> T_13_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 104)  (682 104)  routing T_13_6.lc_trk_g3_4 <X> T_13_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 104)  (683 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 104)  (684 104)  routing T_13_6.lc_trk_g3_4 <X> T_13_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 104)  (686 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 104)  (690 104)  LC_4 Logic Functioning bit
 (39 8)  (693 104)  (693 104)  LC_4 Logic Functioning bit
 (41 8)  (695 104)  (695 104)  LC_4 Logic Functioning bit
 (42 8)  (696 104)  (696 104)  LC_4 Logic Functioning bit
 (44 8)  (698 104)  (698 104)  LC_4 Logic Functioning bit
 (45 8)  (699 104)  (699 104)  LC_4 Logic Functioning bit
 (36 9)  (690 105)  (690 105)  LC_4 Logic Functioning bit
 (39 9)  (693 105)  (693 105)  LC_4 Logic Functioning bit
 (41 9)  (695 105)  (695 105)  LC_4 Logic Functioning bit
 (42 9)  (696 105)  (696 105)  LC_4 Logic Functioning bit
 (27 10)  (681 106)  (681 106)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 106)  (682 106)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 106)  (683 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 106)  (684 106)  routing T_13_6.lc_trk_g3_5 <X> T_13_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 106)  (686 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 106)  (690 106)  LC_5 Logic Functioning bit
 (39 10)  (693 106)  (693 106)  LC_5 Logic Functioning bit
 (41 10)  (695 106)  (695 106)  LC_5 Logic Functioning bit
 (42 10)  (696 106)  (696 106)  LC_5 Logic Functioning bit
 (45 10)  (699 106)  (699 106)  LC_5 Logic Functioning bit
 (36 11)  (690 107)  (690 107)  LC_5 Logic Functioning bit
 (39 11)  (693 107)  (693 107)  LC_5 Logic Functioning bit
 (41 11)  (695 107)  (695 107)  LC_5 Logic Functioning bit
 (42 11)  (696 107)  (696 107)  LC_5 Logic Functioning bit
 (14 12)  (668 108)  (668 108)  routing T_13_6.wire_logic_cluster/lc_0/out <X> T_13_6.lc_trk_g3_0
 (17 12)  (671 108)  (671 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 108)  (672 108)  routing T_13_6.wire_logic_cluster/lc_1/out <X> T_13_6.lc_trk_g3_1
 (22 12)  (676 108)  (676 108)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 108)  (678 108)  routing T_13_6.tnl_op_3 <X> T_13_6.lc_trk_g3_3
 (17 13)  (671 109)  (671 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 109)  (675 109)  routing T_13_6.tnl_op_3 <X> T_13_6.lc_trk_g3_3
 (1 14)  (655 110)  (655 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 110)  (668 110)  routing T_13_6.wire_logic_cluster/lc_4/out <X> T_13_6.lc_trk_g3_4
 (17 14)  (671 110)  (671 110)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 110)  (672 110)  routing T_13_6.wire_logic_cluster/lc_5/out <X> T_13_6.lc_trk_g3_5
 (1 15)  (655 111)  (655 111)  routing T_13_6.lc_trk_g0_4 <X> T_13_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 111)  (671 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_6

 (10 2)  (772 98)  (772 98)  routing T_15_6.sp4_v_b_8 <X> T_15_6.sp4_h_l_36


LogicTile_20_6

 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_l_23 <X> T_20_6.sp12_v_t_23


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.wire_bram/ram/WDATA_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 110)  (1321 110)  routing T_25_6.sp4_v_b_45 <X> T_25_6.lc_trk_g3_5
 (16 14)  (1322 110)  (1322 110)  routing T_25_6.sp4_v_b_45 <X> T_25_6.lc_trk_g3_5
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (14 15)  (1320 111)  (1320 111)  routing T_25_6.sp12_v_t_19 <X> T_25_6.lc_trk_g3_4
 (16 15)  (1322 111)  (1322 111)  routing T_25_6.sp12_v_t_19 <X> T_25_6.lc_trk_g3_4
 (17 15)  (1323 111)  (1323 111)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4


LogicTile_26_6

 (8 5)  (1356 101)  (1356 101)  routing T_26_6.sp4_v_t_36 <X> T_26_6.sp4_v_b_4
 (10 5)  (1358 101)  (1358 101)  routing T_26_6.sp4_v_t_36 <X> T_26_6.sp4_v_b_4
 (13 8)  (1361 104)  (1361 104)  routing T_26_6.sp4_v_t_45 <X> T_26_6.sp4_v_b_8


RAM_Tile_8_5

 (5 0)  (401 80)  (401 80)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_r_0
 (5 1)  (401 81)  (401 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.sp4_v_b_0
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 81)  (410 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (15 1)  (411 81)  (411 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (16 1)  (412 81)  (412 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (17 1)  (413 81)  (413 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g0_0 <X> T_8_5.wire_bram/ram/RCLK
 (13 8)  (409 88)  (409 88)  routing T_8_5.sp4_v_t_45 <X> T_8_5.sp4_v_b_8
 (17 8)  (413 88)  (413 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (424 88)  (424 88)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (433 88)  (433 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (414 89)  (414 89)  routing T_8_5.sp4_r_v_b_33 <X> T_8_5.lc_trk_g2_1
 (0 14)  (396 94)  (396 94)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 94)  (413 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_11_5

 (3 14)  (549 94)  (549 94)  routing T_11_5.sp12_h_r_1 <X> T_11_5.sp12_v_t_22
 (3 15)  (549 95)  (549 95)  routing T_11_5.sp12_h_r_1 <X> T_11_5.sp12_v_t_22


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (5 8)  (605 88)  (605 88)  routing T_12_5.sp4_v_b_0 <X> T_12_5.sp4_h_r_6
 (4 9)  (604 89)  (604 89)  routing T_12_5.sp4_v_b_0 <X> T_12_5.sp4_h_r_6
 (6 9)  (606 89)  (606 89)  routing T_12_5.sp4_v_b_0 <X> T_12_5.sp4_h_r_6


LogicTile_13_5

 (3 6)  (657 86)  (657 86)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (3 7)  (657 87)  (657 87)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23


LogicTile_15_5

 (0 2)  (762 82)  (762 82)  routing T_15_5.glb_netwk_3 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (2 2)  (764 82)  (764 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 83)  (762 83)  routing T_15_5.glb_netwk_3 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (36 4)  (798 84)  (798 84)  LC_2 Logic Functioning bit
 (38 4)  (800 84)  (800 84)  LC_2 Logic Functioning bit
 (41 4)  (803 84)  (803 84)  LC_2 Logic Functioning bit
 (43 4)  (805 84)  (805 84)  LC_2 Logic Functioning bit
 (45 4)  (807 84)  (807 84)  LC_2 Logic Functioning bit
 (26 5)  (788 85)  (788 85)  routing T_15_5.lc_trk_g3_3 <X> T_15_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 85)  (789 85)  routing T_15_5.lc_trk_g3_3 <X> T_15_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 85)  (790 85)  routing T_15_5.lc_trk_g3_3 <X> T_15_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 85)  (791 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 85)  (799 85)  LC_2 Logic Functioning bit
 (39 5)  (801 85)  (801 85)  LC_2 Logic Functioning bit
 (40 5)  (802 85)  (802 85)  LC_2 Logic Functioning bit
 (42 5)  (804 85)  (804 85)  LC_2 Logic Functioning bit
 (21 12)  (783 92)  (783 92)  routing T_15_5.sp4_h_r_43 <X> T_15_5.lc_trk_g3_3
 (22 12)  (784 92)  (784 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 92)  (785 92)  routing T_15_5.sp4_h_r_43 <X> T_15_5.lc_trk_g3_3
 (24 12)  (786 92)  (786 92)  routing T_15_5.sp4_h_r_43 <X> T_15_5.lc_trk_g3_3
 (21 13)  (783 93)  (783 93)  routing T_15_5.sp4_h_r_43 <X> T_15_5.lc_trk_g3_3


LogicTile_16_5

 (25 0)  (841 80)  (841 80)  routing T_16_5.wire_logic_cluster/lc_2/out <X> T_16_5.lc_trk_g0_2
 (22 1)  (838 81)  (838 81)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 82)  (816 82)  routing T_16_5.glb_netwk_3 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (2 2)  (818 82)  (818 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (848 82)  (848 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 82)  (852 82)  LC_1 Logic Functioning bit
 (37 2)  (853 82)  (853 82)  LC_1 Logic Functioning bit
 (38 2)  (854 82)  (854 82)  LC_1 Logic Functioning bit
 (39 2)  (855 82)  (855 82)  LC_1 Logic Functioning bit
 (45 2)  (861 82)  (861 82)  LC_1 Logic Functioning bit
 (47 2)  (863 82)  (863 82)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 83)  (816 83)  routing T_16_5.glb_netwk_3 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (31 3)  (847 83)  (847 83)  routing T_16_5.lc_trk_g0_2 <X> T_16_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 83)  (852 83)  LC_1 Logic Functioning bit
 (37 3)  (853 83)  (853 83)  LC_1 Logic Functioning bit
 (38 3)  (854 83)  (854 83)  LC_1 Logic Functioning bit
 (39 3)  (855 83)  (855 83)  LC_1 Logic Functioning bit
 (51 3)  (867 83)  (867 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (841 84)  (841 84)  routing T_16_5.lft_op_2 <X> T_16_5.lc_trk_g1_2
 (32 4)  (848 84)  (848 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 84)  (850 84)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 84)  (852 84)  LC_2 Logic Functioning bit
 (37 4)  (853 84)  (853 84)  LC_2 Logic Functioning bit
 (38 4)  (854 84)  (854 84)  LC_2 Logic Functioning bit
 (39 4)  (855 84)  (855 84)  LC_2 Logic Functioning bit
 (45 4)  (861 84)  (861 84)  LC_2 Logic Functioning bit
 (22 5)  (838 85)  (838 85)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 85)  (840 85)  routing T_16_5.lft_op_2 <X> T_16_5.lc_trk_g1_2
 (31 5)  (847 85)  (847 85)  routing T_16_5.lc_trk_g1_2 <X> T_16_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 85)  (852 85)  LC_2 Logic Functioning bit
 (37 5)  (853 85)  (853 85)  LC_2 Logic Functioning bit
 (38 5)  (854 85)  (854 85)  LC_2 Logic Functioning bit
 (39 5)  (855 85)  (855 85)  LC_2 Logic Functioning bit
 (2 8)  (818 88)  (818 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_5

 (11 2)  (993 82)  (993 82)  routing T_19_5.sp4_h_l_44 <X> T_19_5.sp4_v_t_39


LogicTile_22_5

 (2 14)  (1146 94)  (1146 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_5

 (3 15)  (1201 95)  (1201 95)  routing T_23_5.sp12_h_l_22 <X> T_23_5.sp12_v_t_22


LogicTile_24_5

 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_v_b_0 <X> T_24_5.sp12_h_l_23


RAM_Tile_25_5

 (6 0)  (1312 80)  (1312 80)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (5 1)  (1311 81)  (1311 81)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 83)  (1306 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (3 3)  (1309 83)  (1309 83)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_h_l_23
 (6 6)  (1312 86)  (1312 86)  routing T_25_5.sp4_h_l_47 <X> T_25_5.sp4_v_t_38
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_5 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g2_5 <X> T_25_5.wire_bram/ram/WDATA_11
 (40 9)  (1346 89)  (1346 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 10)  (1322 90)  (1322 90)  routing T_25_5.sp12_v_b_13 <X> T_25_5.lc_trk_g2_5
 (17 10)  (1323 90)  (1323 90)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (16 12)  (1322 92)  (1322 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 92)  (1324 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE


IO_Tile_0_4

 (11 0)  (6 64)  (6 64)  routing T_0_4.span4_horz_1 <X> T_0_4.span4_vert_t_12
 (12 0)  (5 64)  (5 64)  routing T_0_4.span4_horz_1 <X> T_0_4.span4_vert_t_12


LogicTile_4_4

 (9 2)  (189 66)  (189 66)  routing T_4_4.sp4_h_r_10 <X> T_4_4.sp4_h_l_36
 (10 2)  (190 66)  (190 66)  routing T_4_4.sp4_h_r_10 <X> T_4_4.sp4_h_l_36


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (15 6)  (411 70)  (411 70)  routing T_8_4.sp4_v_t_8 <X> T_8_4.lc_trk_g1_5
 (16 6)  (412 70)  (412 70)  routing T_8_4.sp4_v_t_8 <X> T_8_4.lc_trk_g1_5
 (17 6)  (413 70)  (413 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (28 8)  (424 72)  (424 72)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_3
 (37 8)  (433 72)  (433 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 73)  (426 73)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_3
 (22 10)  (418 74)  (418 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (419 74)  (419 74)  routing T_8_4.sp4_v_b_47 <X> T_8_4.lc_trk_g2_7
 (24 10)  (420 74)  (420 74)  routing T_8_4.sp4_v_b_47 <X> T_8_4.lc_trk_g2_7
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (8 14)  (404 78)  (404 78)  routing T_8_4.sp4_h_r_2 <X> T_8_4.sp4_h_l_47
 (10 14)  (406 78)  (406 78)  routing T_8_4.sp4_h_r_2 <X> T_8_4.sp4_h_l_47
 (0 15)  (396 79)  (396 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE


LogicTile_10_4

 (32 0)  (524 64)  (524 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 64)  (526 64)  routing T_10_4.lc_trk_g1_0 <X> T_10_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 64)  (528 64)  LC_0 Logic Functioning bit
 (37 0)  (529 64)  (529 64)  LC_0 Logic Functioning bit
 (38 0)  (530 64)  (530 64)  LC_0 Logic Functioning bit
 (39 0)  (531 64)  (531 64)  LC_0 Logic Functioning bit
 (45 0)  (537 64)  (537 64)  LC_0 Logic Functioning bit
 (36 1)  (528 65)  (528 65)  LC_0 Logic Functioning bit
 (37 1)  (529 65)  (529 65)  LC_0 Logic Functioning bit
 (38 1)  (530 65)  (530 65)  LC_0 Logic Functioning bit
 (39 1)  (531 65)  (531 65)  LC_0 Logic Functioning bit
 (0 2)  (492 66)  (492 66)  routing T_10_4.glb_netwk_3 <X> T_10_4.wire_logic_cluster/lc_7/clk
 (2 2)  (494 66)  (494 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 67)  (492 67)  routing T_10_4.glb_netwk_3 <X> T_10_4.wire_logic_cluster/lc_7/clk
 (14 4)  (506 68)  (506 68)  routing T_10_4.sp4_v_b_0 <X> T_10_4.lc_trk_g1_0
 (16 5)  (508 69)  (508 69)  routing T_10_4.sp4_v_b_0 <X> T_10_4.lc_trk_g1_0
 (17 5)  (509 69)  (509 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0


LogicTile_11_4

 (14 0)  (560 64)  (560 64)  routing T_11_4.lft_op_0 <X> T_11_4.lc_trk_g0_0
 (15 1)  (561 65)  (561 65)  routing T_11_4.lft_op_0 <X> T_11_4.lc_trk_g0_0
 (17 1)  (563 65)  (563 65)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (546 66)  (546 66)  routing T_11_4.glb_netwk_3 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (2 2)  (548 66)  (548 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 67)  (546 67)  routing T_11_4.glb_netwk_3 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (29 10)  (575 74)  (575 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (582 74)  (582 74)  LC_5 Logic Functioning bit
 (38 10)  (584 74)  (584 74)  LC_5 Logic Functioning bit
 (41 10)  (587 74)  (587 74)  LC_5 Logic Functioning bit
 (43 10)  (589 74)  (589 74)  LC_5 Logic Functioning bit
 (45 10)  (591 74)  (591 74)  LC_5 Logic Functioning bit
 (36 11)  (582 75)  (582 75)  LC_5 Logic Functioning bit
 (38 11)  (584 75)  (584 75)  LC_5 Logic Functioning bit
 (41 11)  (587 75)  (587 75)  LC_5 Logic Functioning bit
 (43 11)  (589 75)  (589 75)  LC_5 Logic Functioning bit
 (46 11)  (592 75)  (592 75)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_12_4

 (8 0)  (608 64)  (608 64)  routing T_12_4.sp4_v_b_7 <X> T_12_4.sp4_h_r_1
 (9 0)  (609 64)  (609 64)  routing T_12_4.sp4_v_b_7 <X> T_12_4.sp4_h_r_1
 (10 0)  (610 64)  (610 64)  routing T_12_4.sp4_v_b_7 <X> T_12_4.sp4_h_r_1
 (11 3)  (611 67)  (611 67)  routing T_12_4.sp4_h_r_6 <X> T_12_4.sp4_h_l_39
 (13 3)  (613 67)  (613 67)  routing T_12_4.sp4_h_r_6 <X> T_12_4.sp4_h_l_39
 (4 10)  (604 74)  (604 74)  routing T_12_4.sp4_h_r_6 <X> T_12_4.sp4_v_t_43
 (5 11)  (605 75)  (605 75)  routing T_12_4.sp4_h_r_6 <X> T_12_4.sp4_v_t_43


LogicTile_13_4

 (0 2)  (654 66)  (654 66)  routing T_13_4.glb_netwk_3 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (2 2)  (656 66)  (656 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 67)  (654 67)  routing T_13_4.glb_netwk_3 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (32 8)  (686 72)  (686 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 72)  (687 72)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 72)  (688 72)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 72)  (690 72)  LC_4 Logic Functioning bit
 (37 8)  (691 72)  (691 72)  LC_4 Logic Functioning bit
 (38 8)  (692 72)  (692 72)  LC_4 Logic Functioning bit
 (39 8)  (693 72)  (693 72)  LC_4 Logic Functioning bit
 (45 8)  (699 72)  (699 72)  LC_4 Logic Functioning bit
 (47 8)  (701 72)  (701 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (706 72)  (706 72)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (685 73)  (685 73)  routing T_13_4.lc_trk_g3_2 <X> T_13_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 73)  (690 73)  LC_4 Logic Functioning bit
 (37 9)  (691 73)  (691 73)  LC_4 Logic Functioning bit
 (38 9)  (692 73)  (692 73)  LC_4 Logic Functioning bit
 (39 9)  (693 73)  (693 73)  LC_4 Logic Functioning bit
 (51 9)  (705 73)  (705 73)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 12)  (679 76)  (679 76)  routing T_13_4.sp4_h_r_34 <X> T_13_4.lc_trk_g3_2
 (22 13)  (676 77)  (676 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 77)  (677 77)  routing T_13_4.sp4_h_r_34 <X> T_13_4.lc_trk_g3_2
 (24 13)  (678 77)  (678 77)  routing T_13_4.sp4_h_r_34 <X> T_13_4.lc_trk_g3_2


LogicTile_14_4

 (32 0)  (740 64)  (740 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 64)  (741 64)  routing T_14_4.lc_trk_g2_1 <X> T_14_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 64)  (744 64)  LC_0 Logic Functioning bit
 (37 0)  (745 64)  (745 64)  LC_0 Logic Functioning bit
 (38 0)  (746 64)  (746 64)  LC_0 Logic Functioning bit
 (39 0)  (747 64)  (747 64)  LC_0 Logic Functioning bit
 (45 0)  (753 64)  (753 64)  LC_0 Logic Functioning bit
 (46 0)  (754 64)  (754 64)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (744 65)  (744 65)  LC_0 Logic Functioning bit
 (37 1)  (745 65)  (745 65)  LC_0 Logic Functioning bit
 (38 1)  (746 65)  (746 65)  LC_0 Logic Functioning bit
 (39 1)  (747 65)  (747 65)  LC_0 Logic Functioning bit
 (0 2)  (708 66)  (708 66)  routing T_14_4.glb_netwk_3 <X> T_14_4.wire_logic_cluster/lc_7/clk
 (2 2)  (710 66)  (710 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 67)  (708 67)  routing T_14_4.glb_netwk_3 <X> T_14_4.wire_logic_cluster/lc_7/clk
 (15 8)  (723 72)  (723 72)  routing T_14_4.sp4_h_r_25 <X> T_14_4.lc_trk_g2_1
 (16 8)  (724 72)  (724 72)  routing T_14_4.sp4_h_r_25 <X> T_14_4.lc_trk_g2_1
 (17 8)  (725 72)  (725 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (726 73)  (726 73)  routing T_14_4.sp4_h_r_25 <X> T_14_4.lc_trk_g2_1


LogicTile_16_4

 (4 11)  (820 75)  (820 75)  routing T_16_4.sp4_h_r_10 <X> T_16_4.sp4_h_l_43
 (6 11)  (822 75)  (822 75)  routing T_16_4.sp4_h_r_10 <X> T_16_4.sp4_h_l_43


LogicTile_17_4

 (12 7)  (886 71)  (886 71)  routing T_17_4.sp4_h_l_40 <X> T_17_4.sp4_v_t_40


LogicTile_20_4

 (0 2)  (1036 66)  (1036 66)  routing T_20_4.glb_netwk_3 <X> T_20_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 66)  (1038 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 67)  (1036 67)  routing T_20_4.glb_netwk_3 <X> T_20_4.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 67)  (1058 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 67)  (1059 67)  routing T_20_4.sp4_h_r_6 <X> T_20_4.lc_trk_g0_6
 (24 3)  (1060 67)  (1060 67)  routing T_20_4.sp4_h_r_6 <X> T_20_4.lc_trk_g0_6
 (25 3)  (1061 67)  (1061 67)  routing T_20_4.sp4_h_r_6 <X> T_20_4.lc_trk_g0_6
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23
 (31 10)  (1067 74)  (1067 74)  routing T_20_4.lc_trk_g0_6 <X> T_20_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 74)  (1068 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 74)  (1072 74)  LC_5 Logic Functioning bit
 (37 10)  (1073 74)  (1073 74)  LC_5 Logic Functioning bit
 (38 10)  (1074 74)  (1074 74)  LC_5 Logic Functioning bit
 (39 10)  (1075 74)  (1075 74)  LC_5 Logic Functioning bit
 (45 10)  (1081 74)  (1081 74)  LC_5 Logic Functioning bit
 (52 10)  (1088 74)  (1088 74)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (1067 75)  (1067 75)  routing T_20_4.lc_trk_g0_6 <X> T_20_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 75)  (1072 75)  LC_5 Logic Functioning bit
 (37 11)  (1073 75)  (1073 75)  LC_5 Logic Functioning bit
 (38 11)  (1074 75)  (1074 75)  LC_5 Logic Functioning bit
 (39 11)  (1075 75)  (1075 75)  LC_5 Logic Functioning bit
 (53 11)  (1089 75)  (1089 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 14)  (1046 78)  (1046 78)  routing T_20_4.sp4_v_b_5 <X> T_20_4.sp4_h_l_47


LogicTile_22_4

 (0 2)  (1144 66)  (1144 66)  routing T_22_4.glb_netwk_3 <X> T_22_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 66)  (1146 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 67)  (1144 67)  routing T_22_4.glb_netwk_3 <X> T_22_4.wire_logic_cluster/lc_7/clk
 (25 10)  (1169 74)  (1169 74)  routing T_22_4.rgt_op_6 <X> T_22_4.lc_trk_g2_6
 (22 11)  (1166 75)  (1166 75)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 75)  (1168 75)  routing T_22_4.rgt_op_6 <X> T_22_4.lc_trk_g2_6
 (31 14)  (1175 78)  (1175 78)  routing T_22_4.lc_trk_g2_6 <X> T_22_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 78)  (1176 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 78)  (1177 78)  routing T_22_4.lc_trk_g2_6 <X> T_22_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 78)  (1180 78)  LC_7 Logic Functioning bit
 (37 14)  (1181 78)  (1181 78)  LC_7 Logic Functioning bit
 (38 14)  (1182 78)  (1182 78)  LC_7 Logic Functioning bit
 (39 14)  (1183 78)  (1183 78)  LC_7 Logic Functioning bit
 (45 14)  (1189 78)  (1189 78)  LC_7 Logic Functioning bit
 (46 14)  (1190 78)  (1190 78)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (31 15)  (1175 79)  (1175 79)  routing T_22_4.lc_trk_g2_6 <X> T_22_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 79)  (1180 79)  LC_7 Logic Functioning bit
 (37 15)  (1181 79)  (1181 79)  LC_7 Logic Functioning bit
 (38 15)  (1182 79)  (1182 79)  LC_7 Logic Functioning bit
 (39 15)  (1183 79)  (1183 79)  LC_7 Logic Functioning bit


LogicTile_23_4

 (0 2)  (1198 66)  (1198 66)  routing T_23_4.glb_netwk_3 <X> T_23_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 66)  (1200 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 67)  (1198 67)  routing T_23_4.glb_netwk_3 <X> T_23_4.wire_logic_cluster/lc_7/clk
 (17 6)  (1215 70)  (1215 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 12)  (1224 76)  (1224 76)  routing T_23_4.lc_trk_g1_5 <X> T_23_4.wire_logic_cluster/lc_6/in_0
 (36 12)  (1234 76)  (1234 76)  LC_6 Logic Functioning bit
 (38 12)  (1236 76)  (1236 76)  LC_6 Logic Functioning bit
 (41 12)  (1239 76)  (1239 76)  LC_6 Logic Functioning bit
 (43 12)  (1241 76)  (1241 76)  LC_6 Logic Functioning bit
 (45 12)  (1243 76)  (1243 76)  LC_6 Logic Functioning bit
 (27 13)  (1225 77)  (1225 77)  routing T_23_4.lc_trk_g1_5 <X> T_23_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 77)  (1227 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 77)  (1235 77)  LC_6 Logic Functioning bit
 (39 13)  (1237 77)  (1237 77)  LC_6 Logic Functioning bit
 (40 13)  (1238 77)  (1238 77)  LC_6 Logic Functioning bit
 (42 13)  (1240 77)  (1240 77)  LC_6 Logic Functioning bit


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 67)  (1320 67)  routing T_25_4.sp4_r_v_b_28 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (3 7)  (1309 71)  (1309 71)  routing T_25_4.sp12_h_l_23 <X> T_25_4.sp12_v_t_23
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_v_t_31 <X> T_25_4.lc_trk_g3_2
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_3_3

 (3 6)  (129 54)  (129 54)  routing T_3_3.sp12_h_r_0 <X> T_3_3.sp12_v_t_23
 (3 7)  (129 55)  (129 55)  routing T_3_3.sp12_h_r_0 <X> T_3_3.sp12_v_t_23


RAM_Tile_8_3

 (11 0)  (407 48)  (407 48)  routing T_8_3.sp4_v_t_46 <X> T_8_3.sp4_v_b_2
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 49)  (408 49)  routing T_8_3.sp4_v_t_46 <X> T_8_3.sp4_v_b_2
 (0 2)  (396 50)  (396 50)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (4 2)  (400 50)  (400 50)  routing T_8_3.sp4_h_r_6 <X> T_8_3.sp4_v_t_37
 (6 2)  (402 50)  (402 50)  routing T_8_3.sp4_h_r_6 <X> T_8_3.sp4_v_t_37
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (5 3)  (401 51)  (401 51)  routing T_8_3.sp4_h_r_6 <X> T_8_3.sp4_v_t_37
 (22 7)  (418 55)  (418 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 55)  (419 55)  routing T_8_3.sp4_h_r_6 <X> T_8_3.lc_trk_g1_6
 (24 7)  (420 55)  (420 55)  routing T_8_3.sp4_h_r_6 <X> T_8_3.lc_trk_g1_6
 (25 7)  (421 55)  (421 55)  routing T_8_3.sp4_h_r_6 <X> T_8_3.lc_trk_g1_6
 (14 8)  (410 56)  (410 56)  routing T_8_3.sp4_v_t_13 <X> T_8_3.lc_trk_g2_0
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (16 9)  (412 57)  (412 57)  routing T_8_3.sp4_v_t_13 <X> T_8_3.lc_trk_g2_0
 (17 9)  (413 57)  (413 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (30 9)  (426 57)  (426 57)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_bram/ram/WDATA_11
 (38 9)  (434 57)  (434 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (18 15)  (414 63)  (414 63)  routing T_8_3.sp4_r_v_b_45 <X> T_8_3.lc_trk_g3_5


LogicTile_11_3

 (8 12)  (554 60)  (554 60)  routing T_11_3.sp4_v_b_4 <X> T_11_3.sp4_h_r_10
 (9 12)  (555 60)  (555 60)  routing T_11_3.sp4_v_b_4 <X> T_11_3.sp4_h_r_10
 (10 12)  (556 60)  (556 60)  routing T_11_3.sp4_v_b_4 <X> T_11_3.sp4_h_r_10


LogicTile_12_3

 (0 2)  (600 50)  (600 50)  routing T_12_3.glb_netwk_3 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (2 2)  (602 50)  (602 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (604 50)  (604 50)  routing T_12_3.sp4_v_b_0 <X> T_12_3.sp4_v_t_37
 (31 2)  (631 50)  (631 50)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 50)  (632 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 50)  (634 50)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 50)  (636 50)  LC_1 Logic Functioning bit
 (37 2)  (637 50)  (637 50)  LC_1 Logic Functioning bit
 (38 2)  (638 50)  (638 50)  LC_1 Logic Functioning bit
 (39 2)  (639 50)  (639 50)  LC_1 Logic Functioning bit
 (45 2)  (645 50)  (645 50)  LC_1 Logic Functioning bit
 (0 3)  (600 51)  (600 51)  routing T_12_3.glb_netwk_3 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (31 3)  (631 51)  (631 51)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 51)  (636 51)  LC_1 Logic Functioning bit
 (37 3)  (637 51)  (637 51)  LC_1 Logic Functioning bit
 (38 3)  (638 51)  (638 51)  LC_1 Logic Functioning bit
 (39 3)  (639 51)  (639 51)  LC_1 Logic Functioning bit
 (48 3)  (648 51)  (648 51)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 6)  (621 54)  (621 54)  routing T_12_3.sp4_h_l_10 <X> T_12_3.lc_trk_g1_7
 (22 6)  (622 54)  (622 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 54)  (623 54)  routing T_12_3.sp4_h_l_10 <X> T_12_3.lc_trk_g1_7
 (24 6)  (624 54)  (624 54)  routing T_12_3.sp4_h_l_10 <X> T_12_3.lc_trk_g1_7
 (3 7)  (603 55)  (603 55)  routing T_12_3.sp12_h_l_23 <X> T_12_3.sp12_v_t_23
 (21 7)  (621 55)  (621 55)  routing T_12_3.sp4_h_l_10 <X> T_12_3.lc_trk_g1_7
 (4 11)  (604 59)  (604 59)  routing T_12_3.sp4_h_r_10 <X> T_12_3.sp4_h_l_43
 (6 11)  (606 59)  (606 59)  routing T_12_3.sp4_h_r_10 <X> T_12_3.sp4_h_l_43


LogicTile_15_3

 (3 3)  (765 51)  (765 51)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_h_l_23


LogicTile_16_3

 (8 14)  (824 62)  (824 62)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_h_l_47
 (9 14)  (825 62)  (825 62)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_h_l_47


LogicTile_21_3

 (13 13)  (1103 61)  (1103 61)  routing T_21_3.sp4_v_t_43 <X> T_21_3.sp4_h_r_11


RAM_Tile_25_3

 (9 0)  (1315 48)  (1315 48)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_h_r_1
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (16 2)  (1322 50)  (1322 50)  routing T_25_3.sp4_v_b_5 <X> T_25_3.lc_trk_g0_5
 (17 2)  (1323 50)  (1323 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 50)  (1324 50)  routing T_25_3.sp4_v_b_5 <X> T_25_3.lc_trk_g0_5
 (0 3)  (1306 51)  (1306 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (11 4)  (1317 52)  (1317 52)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (13 4)  (1319 52)  (1319 52)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (15 4)  (1321 52)  (1321 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (16 4)  (1322 52)  (1322 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (17 4)  (1323 52)  (1323 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (12 5)  (1318 53)  (1318 53)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (18 5)  (1324 53)  (1324 53)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g0_5 <X> T_25_3.wire_bram/ram/WDATA_11
 (9 9)  (1315 57)  (1315 57)  routing T_25_3.sp4_v_t_42 <X> T_25_3.sp4_v_b_7
 (38 9)  (1344 57)  (1344 57)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 12)  (1310 60)  (1310 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (18 15)  (1324 63)  (1324 63)  routing T_25_3.sp4_r_v_b_45 <X> T_25_3.lc_trk_g3_5


LogicTile_29_3

 (3 7)  (1513 55)  (1513 55)  routing T_29_3.sp12_h_l_23 <X> T_29_3.sp12_v_t_23


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 32)  (412 32)  routing T_8_2.sp12_h_l_6 <X> T_8_2.lc_trk_g0_1
 (17 0)  (413 32)  (413 32)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (40 9)  (436 41)  (436 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 46)  (411 46)  routing T_8_2.sp4_v_b_45 <X> T_8_2.lc_trk_g3_5
 (16 14)  (412 46)  (412 46)  routing T_8_2.sp4_v_b_45 <X> T_8_2.lc_trk_g3_5
 (17 14)  (413 46)  (413 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 47)  (396 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE


LogicTile_9_2

 (13 8)  (451 40)  (451 40)  routing T_9_2.sp4_v_t_45 <X> T_9_2.sp4_v_b_8


LogicTile_15_2

 (11 10)  (773 42)  (773 42)  routing T_15_2.sp4_v_b_5 <X> T_15_2.sp4_v_t_45
 (12 11)  (774 43)  (774 43)  routing T_15_2.sp4_v_b_5 <X> T_15_2.sp4_v_t_45


LogicTile_16_2

 (3 10)  (819 42)  (819 42)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_l_22


LogicTile_17_2

 (3 6)  (877 38)  (877 38)  routing T_17_2.sp12_h_r_0 <X> T_17_2.sp12_v_t_23
 (3 7)  (877 39)  (877 39)  routing T_17_2.sp12_h_r_0 <X> T_17_2.sp12_v_t_23


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (22 5)  (1328 37)  (1328 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 37)  (1329 37)  routing T_25_2.sp4_v_t_7 <X> T_25_2.lc_trk_g1_2
 (24 5)  (1330 37)  (1330 37)  routing T_25_2.sp4_v_t_7 <X> T_25_2.lc_trk_g1_2
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_2 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g1_2 <X> T_25_2.wire_bram/ram/WDATA_3
 (38 9)  (1344 41)  (1344 41)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5


LogicTile_26_2

 (13 8)  (1361 40)  (1361 40)  routing T_26_2.sp4_v_t_45 <X> T_26_2.sp4_v_b_8


RAM_Tile_8_1

 (5 0)  (401 16)  (401 16)  routing T_8_1.sp4_v_t_37 <X> T_8_1.sp4_h_r_0
 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 17)  (410 17)  routing T_8_1.sp4_h_r_0 <X> T_8_1.lc_trk_g0_0
 (15 1)  (411 17)  (411 17)  routing T_8_1.sp4_h_r_0 <X> T_8_1.lc_trk_g0_0
 (16 1)  (412 17)  (412 17)  routing T_8_1.sp4_h_r_0 <X> T_8_1.lc_trk_g0_0
 (17 1)  (413 17)  (413 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g0_0 <X> T_8_1.wire_bram/ram/RCLK
 (27 8)  (423 24)  (423 24)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (28 8)  (424 24)  (424 24)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 25)  (426 25)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (25 12)  (421 28)  (421 28)  routing T_8_1.sp4_v_t_15 <X> T_8_1.lc_trk_g3_2
 (22 13)  (418 29)  (418 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (419 29)  (419 29)  routing T_8_1.sp4_v_t_15 <X> T_8_1.lc_trk_g3_2
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 30)  (413 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_12_1

 (4 2)  (604 18)  (604 18)  routing T_12_1.sp4_v_b_4 <X> T_12_1.sp4_v_t_37
 (6 2)  (606 18)  (606 18)  routing T_12_1.sp4_v_b_4 <X> T_12_1.sp4_v_t_37
 (3 6)  (603 22)  (603 22)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_v_t_23


LogicTile_20_1

 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_l_23 <X> T_20_1.sp12_v_t_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 19)  (1306 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_5 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g2_5 <X> T_25_1.wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 10)  (1322 26)  (1322 26)  routing T_25_1.sp4_v_b_29 <X> T_25_1.lc_trk_g2_5
 (17 10)  (1323 26)  (1323 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 26)  (1324 26)  routing T_25_1.sp4_v_b_29 <X> T_25_1.lc_trk_g2_5
 (16 12)  (1322 28)  (1322 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (17 12)  (1323 28)  (1323 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 28)  (1324 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (18 13)  (1324 29)  (1324 29)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (1 11)  (313 5)  (313 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (11 7)  (525 9)  (525 9)  routing T_10_0.span4_horz_l_14 <X> T_10_0.span4_vert_37


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (1 8)  (571 7)  (571 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (1 0)  (625 15)  (625 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (604 7)  (604 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (623 6)  (623 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (0 0)  (785 15)  (785 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (0 3)  (1059 13)  (1059 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (6 4)  (1162 11)  (1162 11)  routing T_22_0.span12_vert_13 <X> T_22_0.lc_trk_g0_5
 (7 4)  (1163 11)  (1163 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_5 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 2)  (1257 12)  (1257 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1275 13)  (1275 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


