<div class="nav">

‚üµ [Up](index.html) ¬†\|¬† [Index](index.html)

</div>

# interconnects

<div class="cards">

<div class="card">

<div class="card-title">

[On-Die And In-Package
Interconnects](https://semiengineering.com/on-die-and-in-package-interconnects/)

</div>

<div class="card-image">

[![](https://i0.wp.com/semiengineering.com/wp-content/uploads/2025/07/Interconnect-eBook-2025-cover.jpg?fit=612%2C792&ssl=1)](https://semiengineering.com/on-die-and-in-package-interconnects/)

</div>

A 94-page research report on interconnect fundamentals for semiconductor
engineers.

</div>

<div class="card">

<div class="card-title">

[Demystifying NCCL: An In-depth Analysis of GPU Communication Protocols
and Algorithms](https://hgpu.org/?p=30035)

</div>

<div class="card-image">

[![](https://hgpu.org/img/social-logo.png)](https://hgpu.org/?p=30035)

</div>

The NVIDIA Collective Communication Library (NCCL) is a critical
software layer enabling high-performance collectives on large-scale GPU
clusters. Despite being open source with a documented API, i‚Ä¶

</div>

<div class="card">

<div class="card-title">

[Physics Limits Interposer Line
Lengths](https://semiengineering.com/physics-limits-interposer-line-lengths/)

</div>

<div class="card-image">

[![](https://i0.wp.com/semiengineering.com/wp-content/uploads/fig1_interposers.png?fit=2024%2C1028&ssl=1)](https://semiengineering.com/physics-limits-interposer-line-lengths/)

</div>

Thin lines and limited ground planes keep RDL interconnects short.

</div>

<div class="card">

<div class="card-title">

[How CXL 3.1 and PCIe 6.2 are Redefining Compute
Efficiency](https://www.eetimes.com/how-cxl-3-1-and-pcie-6-2-are-redefining-compute-efficiency/)

</div>

<div class="card-image">

[![](https://www.eetimes.com/wp-content/uploads/AdobeStock_1205360383.jpeg?fit=5376%2C3584)](https://www.eetimes.com/how-cxl-3-1-and-pcie-6-2-are-redefining-compute-efficiency/)

</div>

CXL 3.1 and PCIe 6.2 are transforming AI with improved data transfer and
memory pooling.

</div>

<div class="card">

<div class="card-title">

[Die-to-die Interconnect Standards In
Flux](https://semiengineering.com/die-to-die-interconnect-standards-in-flux/)

</div>

<div class="card-image">

[![](https://i0.wp.com/semiengineering.com/wp-content/uploads/LPHP-May-2025-Bryon-UCle.png?fit=1458%2C1312&ssl=1)](https://semiengineering.com/die-to-die-interconnect-standards-in-flux/)

</div>

Many features of UCIe 2.0 seen as ‚Äúheavy‚Äù are optional, causing
confusion.

</div>

<div class="card">

<div class="card-title">

[Why 50 Ohms Became the RF
Standard](https://open.substack.com/pub/viksnewsletter/p/why-50-ohms-became-the-rf-standard)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fe9384c18-ca1e-4323-b9d7-1b24368fe4b9_1456x1048.png)](https://open.substack.com/pub/viksnewsletter/p/why-50-ohms-became-the-rf-standard)

</div>

The history, physics, and practical trade-offs behind a number every RF
engineer knows.

</div>

<div class="card">

<div class="card-title">

[A Crucial Optical Technology Has Finally
Arrived](https://spectrum.ieee.org/co-packaged-optics?share_id=8747620&socialux=facebook&utm_campaign=RebelMouse&utm_content=IEEE+Spectrum&utm_medium=social&utm_source=facebook&fbclid=IwY2xjawJPxmVleHRuA2FlbQIxMQABHd6nfsEUjXNleRBU_DjWsN3pUhUR-OWfePVQpxYBd1XJuyZdQ8QV4BJTbQ_aem_bDXjxpROQ0k-qkQBRYqRYQ)

</div>

<div class="card-image">

[![](https://assets.rbl.ms/58558428/origin.jpg)](https://spectrum.ieee.org/co-packaged-optics?share_id=8747620&socialux=facebook&utm_campaign=RebelMouse&utm_content=IEEE+Spectrum&utm_medium=social&utm_source=facebook&fbclid=IwY2xjawJPxmVleHRuA2FlbQIxMQABHd6nfsEUjXNleRBU_DjWsN3pUhUR-OWfePVQpxYBd1XJuyZdQ8QV4BJTbQ_aem_bDXjxpROQ0k-qkQBRYqRYQ)

</div>

Nvidia's endorsement of co-packaged optics means the time is right

</div>

<div class="card">

<div class="card-title">

[Which Discontinuities are Small Enough to
Ignore?](https://www.signalintegrityjournal.com/articles/2548-which-discontinuities-are-small-enough-to-ignore)

</div>

<div class="card-image">

[![](https://www.signalintegrityjournal.com/ext/resources/2022/04/01/Art1_Fig1rev.jpg?t=1648848499&width=696)](https://www.signalintegrityjournal.com/articles/2548-which-discontinuities-are-small-enough-to-ignore)

</div>

Understanding and minimizing discontinuities is increasingly important
as serial links become both shorter and faster. Applying the old edge
rate to roundtrip relationship to the modern era, Donald Telian in this
article offers a rule-of-thumb to help gauge which interconnect
structures, and hence discontinuities, to care about ‚Äì and to what
degree.

</div>

<div class="card">

<div class="card-title">

[One Laser To Pump Up AI Interconnect Bandwidth By
10X](https://www.nextplatform.com/2024/10/16/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2024/10/xscape-photonics-logo.jpg)](https://www.nextplatform.com/2024/10/16/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/)

</div>

According to rumors, Nvidia is not expected to deliver optical
interconnects for its GPU memory-lashing NVLink protocol until the
‚ÄúRubin Ultra‚Äù GPU

</div>

<div class="card">

<div class="card-title">

[One Laser To Pump Up AI Interconnect Bandwidth By
10X](https://www.nextplatform.com/2024/10/17/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2024/10/xscape-photonics-logo.jpg)](https://www.nextplatform.com/2024/10/17/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/)

</div>

According to rumors, Nvidia is not expected to deliver optical
interconnects for its GPU memory-lashing NVLink protocol until the
‚ÄúRubin Ultra‚Äù GPU

</div>

<div class="card">

<div class="card-title">

[Intel Vs. Samsung Vs.
TSMC](https://semiengineering.com/intel-vs-samsung-vs-tsmc)

</div>

<div class="card-image">

[![](https://semiengineering.com/wp-content/uploads/6.png)](https://semiengineering.com/intel-vs-samsung-vs-tsmc)

</div>

Foundry competition heats up in three dimensions and with novel
technologies as planar scaling benefits diminish.

</div>

<div class="card">

<div class="card-title">

[Applied Materials' New Deposition Tool Enables Copper Wires to Be Used
for](https://www.anandtech.com/show/21467/applied-materials-new-tool-enables-copper-wires-to-be-used-for-2nm-and-beyond)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/21467/ruco-3-678_678x452.png)](https://www.anandtech.com/show/21467/applied-materials-new-tool-enables-copper-wires-to-be-used-for-2nm-and-beyond)

</div>

</div>

<div class="card">

<div class="card-title">

[Fan-Out Panel-Level Packaging (FO-PLP): Ultimate
Guide](https://anysilicon.com/fan-out-panel-level-packaging-fo-plp-ultimate-guide)

</div>

<div class="card-image">

[![](https://anysilicon.com/wp-content/uploads/2018/04/fan-out.jpg)](https://anysilicon.com/fan-out-panel-level-packaging-fo-plp-ultimate-guide)

</div>

In this guide, we‚Äôll elucidate the pivotal role of FO-PLP in advancing
the semiconductor sector. Harnessing cost-effectiveness with enhanced
functionality, FO-PLP beckons a new era of electronic sophistication.
Let‚Äôs delve into the ultimate guide to Fan-Out Panel-Level Packaging and
explore how it‚Äôs shaping the future. ¬† Overview of Fan-Out Panel-Level
Packaging (FO-PLP) Fan-Out Panel-Level Packaging

</div>

<div class="card">

<div class="card-title">

[TSMC's 3D Stacked SoIC Packaging Making Quick Progress, Eyeing
Ultra-Dense](https://www.anandtech.com/show/21414/tsmcs-3d-stacked-soic-packaging-making-quick-progress-3um-pitch-in-2027)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/21414/3DFabric%20Technology%20Portfolio_678x452.PNG)](https://www.anandtech.com/show/21414/tsmcs-3d-stacked-soic-packaging-making-quick-progress-3um-pitch-in-2027)

</div>

</div>

<div class="card">

<div class="card-title">

[How To Build A Better ‚ÄúBlackwell‚Äù GPU Than Nvidia
Did](https://www.nextplatform.com/2024/03/28/how-to-build-a-better-blackwell-gpu-than-nvidia-did)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2024/03/eliyan-logo2.jpg)](https://www.nextplatform.com/2024/03/28/how-to-build-a-better-blackwell-gpu-than-nvidia-did)

</div>

While a lot of people focus on the floating point and integer processing
architectures of various kinds of compute engines, we are spending more
and more

</div>

<div class="card">

<div class="card-title">

[Synopsys Shepards Circuits Towards 1.6T
Ethernet](https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2022/06/network-switch-logo-scaled.jpg)](https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet)

</div>

The Ethernet roadmap has had a few bumps and potholes in the four and a
half decades since the 10M generation was first published in 1980.
Remember the

</div>

<div class="card">

<div class="card-title">

[Intel unveils glass substrates for chips to advance Moore‚Äôs
Law](https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law)

</div>

<div class="card-image">

[![](https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?w=1024?w=1200&strip=all)](https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law)

</div>

Join our daily and weekly newsletters for the latest updates and
exclusive content on industry-leading AI coverage. Learn More Intel said
it has made a significant breakthrough in the development of glass
substrates for next-generation advanced packaging in an attempt to stay
on the past of Moore‚Äôs Law. The big chip maker said this milestone¬†\[‚Ä¶\]

</div>

<div class="card">

<div class="card-title">

[Panmnesia speeds up vector search with
CXL](https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl)

</div>

<div class="card-image">

[![](https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg)](https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl)

</div>

Panmnesia has devised CXL-based vector search methods that are much
faster than Microsoft‚Äôs Bing and Outlook.

</div>

<div class="card">

<div class="card-title">

[Google dives into the ‚Äòsupercomputer‚Äô game by knitting together
purpose-bui](https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training)

</div>

<div class="card-image">

[![](https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?w=1024?w=1200&strip=all)](https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training)

</div>

Google's new machines combine Nvidia H100 GPUs with Google‚Äôs high-speed
interconnections for AI tasks like training very large language models.

</div>

<div class="card">

<div class="card-title">

[Samsung steps up fan-out wafer-level packaging
deployment](https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html)

</div>

<div class="card-image">

[![](https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg)](https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html)

</div>

Samsung Electronics has stepped up its deployment in the fan-out (FO)
wafer-level packaging segment with plans to set up related production
lines in Japan, according to industry sources.

</div>

<div class="card">

<div class="card-title">

[Interconnect Under the Spotlight as Core Counts Accelerate -
SemiWiki](https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate)

</div>

<div class="card-image">

[![](https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png)](https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate)

</div>

In the march to more capable, faster, smaller, and lower‚Ä¶

</div>

<div class="card">

<div class="card-title">

[True 3D Is Much Tougher Than
2.5D](https://semiengineering.com/true-3d-is-much-tougher-than-2-5d)

</div>

<div class="card-image">

[![](https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png)](https://semiengineering.com/true-3d-is-much-tougher-than-2-5d)

</div>

While terms often are used interchangeably, they are very different
technologies with different challenges.

</div>

<div class="card">

<div class="card-title">

[The Most Complex Chip Ever
Made?](https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png)](https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made)

</div>

Historically Intel put all its cumulative chip knowledge to work
advancing Moore's Law and applying those learnings to its future CPUs.
Today, some of

</div>

<div class="card">

<div class="card-title">

[Video: Intel EMIB Technology
Explained](https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html)

</div>

<div class="card-image">

[![](https://www.intel.com/content/dam/www/central-libraries/us/en/images/news-resources16-emib-tech.jpg)](https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html)

</div>

Intel's multi-die interconnect bridge (EMIB) is an approach to
in-package high-density interconnect of heterogeneous chips.

</div>

<div class="card">

<div class="card-title">

[US Semiconductor Manufacturing \| CHIPS and Science Act \|
Intel¬Æ](https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html)

</div>

<div class="card-image">

[![](https://www.intel.com/content/dam/www/central-libraries/us/en/images/2023-10/chipsact-social-dotcom-1920x1080-r5.jpg)](https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html)

</div>

Powered by the promises of the CHIPS Act, Intel is investing more than
\$100 billion to increase domestic chip manufacturing capacity and
capabilities.

</div>

<div class="card">

<div class="card-title">

[More CPU Cores Isn‚Äôt Always Better, Especially In
HPC](https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1024x1024.jpg)](https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc)

</div>

If a few cores are good, then a lot of cores ought to be better. But
when it comes to HPC this isn‚Äôt always the case, despite what the Top500
ranking ‚Äì

</div>

<div class="card">

<div class="card-title">

[Big Trouble in Little
Interconnects](https://spectrum.ieee.org/interconnect-back-side-power)

</div>

<div class="card-image">

[![](https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72)](https://spectrum.ieee.org/interconnect-back-side-power)

</div>

Interconnects‚Äîthose sometimes nanometers-wide metal wires that link
transistors into circuits on an IC‚Äîare in need of a major overhaul. And
as chip fabs march toward the outer reaches of Moore‚Äôs Law,
interconnects are also becoming the industry‚Äôs choke point.

</div>

<div class="card">

<div class="card-title">

[Kenneth Finnegan
(@kwf@social.afront.org)](https://social.afront.org/@kwf/109492743645650432)

</div>

<div class="card-image">

[![](https://social.afront.org/system/media_attachments/files/109/492/742/788/516/316/original/10136a194bcbe2c1.png)](https://social.afront.org/@kwf/109492743645650432)

</div>

Attached: 2 images One of my nice friends at Hurricane Electric gave me
a dead 100G-LR4 optic to tear apart for your entertainment, so for the
sake of your entertainment, lets dig into it! üßµ

</div>

<div class="card">

<div class="card-title">

[Just How Bad Is CXL Memory
Latency?](https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg)](https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency)

</div>

Conventional wisdom says that trying to attach system memory to the
PCI-Express bus is a bad idea if you care at all about latency. The
further the memory

</div>

<div class="card">

<div class="card-title">

[Cerebras Reveals Andromeda, a 13.5 Million Core AI
Supercomputer](https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer)

</div>

<div class="card-image">

[![](https://cdn.mos.cms.futurecdn.net/QDGHobTS56GF94GsXHu2PV-1200-80.jpg)](https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer)

</div>

The world's largest chip scales to new heights.

</div>

<div class="card">

<div class="card-title">

[What Is HDMI?](https://www.howtogeek.com/778339/what-is-hdmi)

</div>

<div class="card-image">

[![](https://static1.howtogeekimages.com/wordpress/wp-content/uploads/2022/01/hdmi_hero_1200x650.jpg)](https://www.howtogeek.com/778339/what-is-hdmi)

</div>

Get crystal-clear video and pristine audio with a single cable.

</div>

<div class="card">

<div class="card-title">

[CXL: Protocol for Heterogenous
Datacenters](https://www.fabricatedknowledge.com/p/cxl-protocol-for-heterogenous-datacenters)

</div>

<div class="card-image">

[![](https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F9745ff9a-f152-492a-848b-500586c6f853_1280x720.jpeg)](https://www.fabricatedknowledge.com/p/cxl-protocol-for-heterogenous-datacenters)

</div>

Let's learn more about the world's most important manufactured product.
Meaningful insight, timely analysis, and an occasional investment idea.

</div>

<div class="card">

<div class="card-title">

[CXL Enables Microsoft Azure To Cut Server Capital Expenditures By
Hundreds](https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars)

</div>

</div>

<div class="card">

<div class="card-title">

[PCI Express 7.0 standard provides eight times the bandwidth of today‚Äôs
conn](https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0)

</div>

<div class="card-image">

[![](https://cdn.arstechnica.net/wp-content/uploads/2022/06/GettyImages-1322661132-scaled.jpg)](https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0)

</div>

PCI-SIG has drafted the PCIe 7.0 spec and aims to finalize it in 2025.

</div>

<div class="card">

<div class="card-title">

[Will optics replace copper interconnects? We asked Ayar
Labs](https://www.theregister.com/2022/06/18/optical_interconnect_future)

</div>

<div class="card-image">

[![](https://regmedia.co.uk/2015/02/04/fiber_optics.jpg)](https://www.theregister.com/2022/06/18/optical_interconnect_future)

</div>

Star Trek's glowing circuit boards may not be so crazy

</div>

<div class="card">

<div class="card-title">

[3D Stacking Could Boost GPU Machine
Learning](https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2015/11/TeslaGPU2.jpg)](https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning)

</div>

Nvidia has staked its growth in the datacenter on machine learning. Over
the past few years, the company has rolled out features in its GPUs
aimed neural

</div>

<div class="card">

<div class="card-title">

[NVIDIA Develops NVLink Switch: NVSwitch, 18 Ports For DGX-2 &
More](https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/12581/nvswitch_678x452.jpg)](https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more)

</div>

</div>

<div class="card">

<div class="card-title">

[NVLink Takes GPU Acceleration To The Next
Level](https://www.nextplatform.com/2016/05/04/nvlink-takes-gpu-acceleration-next-level)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2016/04/nvidia-nvlink-graphic-bw.jpg)](https://www.nextplatform.com/2016/05/04/nvlink-takes-gpu-acceleration-next-level)

</div>

One of the breakthrough moments in computing, which was compelled by
necessity, was the advent of symmetric multiprocessor, or SMP,
clustering to make two

</div>

<div class="card">

<div class="card-title">

[The Gatekeeper of a Successful Design is the Interconnect - EE
Times](https://www.eetimes.com/author.asp?doc_id=1335060&section_id=36)

</div>

<div class="card-image">

[![](https://www.eetimes.com/wp-content/uploads/media-1313403-850arterisipimage1blockdiagram.png?fit=850%2C477)](https://www.eetimes.com/author.asp?doc_id=1335060&section_id=36)

</div>

An effective interconnect makes delivering a complex SoC easier, more
predictable, and less costly.

</div>

<div class="card">

<div class="card-title">

[Fast Multi-GPU collectives with NCCL \| NVIDIA Technical
Blog](https://devblogs.nvidia.com/parallelforall/fast-multi-gpu-collectives-nccl)

</div>

<div class="card-image">

[![](https://developer-blogs.nvidia.com/wp-content/uploads/2016/04/image03.png)](https://devblogs.nvidia.com/parallelforall/fast-multi-gpu-collectives-nccl)

</div>

Today many servers contain 8 or more GPUs. In principle then, scaling an
application from one to many GPUs should provide a tremendous
performance boost. But in practice, this benefit can be difficult‚Ä¶

</div>

<div class="card">

<div class="card-title">

[Does an AMD Chiplet Have a Core Count
Limit?](https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit)

</div>

<div class="card-image">

[![](https://images.anandtech.com/doci/16930/1068852593%20-%20WM_678x452.jpg)](https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit)

</div>

</div>

<div class="card">

<div class="card-title">

[CXL: Sorting Out The Interconnect
Soup](https://semiengineering.com/cxl-sorting-out-the-interconnect-soup)

</div>

<div class="card-image">

[![](https://semiengineering.com/wp-content/uploads/Blue-AdobeStock_135034861-11-08-20-scaled.jpeg?fit=2560%2C1442&ssl=1)](https://semiengineering.com/cxl-sorting-out-the-interconnect-soup)

</div>

How Compute Express Link provides a means of connecting a wide range of
heterogeneous computing elements.

</div>

</div>
