$date
	Sat Dec 27 00:08:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Gray_Counter $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ load_en $end
$var reg 1 % reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 $ load_en $end
$var wire 1 % reset $end
$var reg 4 ' count [3:0] $end
$var reg 4 ( out [3:0] $end
$var reg 1 ) q0 $end
$var reg 1 * q1 $end
$var reg 1 + q2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
bx (
bx '
b0 &
1%
0$
b0 #
0"
bx !
$end
#5
b0 !
b0 (
0+
0*
0)
b0 '
1"
#10
0"
1$
0%
#15
1"
#20
0"
0$
#25
b1 '
1"
#30
0"
#35
1)
b10 '
1"
#40
0"
#45
b1 !
b1 (
1*
b11 '
1"
#50
0"
#55
b11 !
b11 (
0)
b100 '
1"
#60
0"
#65
b10 !
b10 (
1+
b101 '
1"
#70
0"
#75
b110 !
b110 (
1)
b110 '
1"
#80
0"
#85
b111 !
b111 (
0*
b111 '
1"
#90
0"
#95
b101 !
b101 (
0)
b1000 '
1"
#100
0"
#105
b1100 !
b1100 (
b1001 '
1"
#110
0"
#115
1)
b1010 '
1"
#120
0"
#125
b1101 !
b1101 (
1*
b1011 '
1"
#130
0"
#135
b1111 !
b1111 (
0)
b1100 '
1"
#140
0"
#145
b1110 !
b1110 (
0+
b1101 '
1"
#150
0"
#155
b1010 !
b1010 (
1)
b1110 '
1"
#160
0"
#165
b1011 !
b1011 (
0*
b1111 '
1"
#170
0"
#175
b1001 !
b1001 (
0)
b0 '
1"
#180
0"
b1001 #
b1001 &
1$
#185
1)
b1001 '
1"
#190
0"
0$
#195
1+
b1010 '
1"
#200
0"
#205
b1101 !
b1101 (
1*
b1011 '
1"
#210
0"
#215
b1111 !
b1111 (
0)
b1100 '
1"
#220
0"
#225
b1110 !
b1110 (
0+
b1101 '
1"
#230
0"
#235
b1010 !
b1010 (
1)
b1110 '
1"
#240
0"
#245
b1011 !
b1011 (
0*
b1111 '
1"
#250
0"
#255
b1001 !
b1001 (
0)
b0 '
1"
#260
0"
#265
b0 !
b0 (
b1 '
1"
#270
0"
#275
1)
b10 '
1"
#280
0"
