Partition Merge report for cec-x
Fri Jun 14 16:43:04 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Partition Merge Summary                                                               ;
+------------------------------------+--------------------------------------------------+
; Partition Merge Status             ; Successful - Fri Jun 14 16:43:04 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cec-x                                            ;
; Top-level Entity Name              ; AppleFPGA                                        ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 8,652                                            ;
;     Total combinational functions  ; 5,159                                            ;
;     Dedicated logic registers      ; 5,219                                            ;
; Total registers                    ; 5219                                             ;
; Total pins                         ; 147                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 169,472                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                             ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                    ; Details                                                                                                                                                        ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[0]            ; N/A                                                                                                                                                            ;
; ADDRESS[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[0]            ; N/A                                                                                                                                                            ;
; ADDRESS[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[10]           ; N/A                                                                                                                                                            ;
; ADDRESS[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[10]           ; N/A                                                                                                                                                            ;
; ADDRESS[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[11]           ; N/A                                                                                                                                                            ;
; ADDRESS[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[11]           ; N/A                                                                                                                                                            ;
; ADDRESS[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[12]           ; N/A                                                                                                                                                            ;
; ADDRESS[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[12]           ; N/A                                                                                                                                                            ;
; ADDRESS[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[13]           ; N/A                                                                                                                                                            ;
; ADDRESS[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[13]           ; N/A                                                                                                                                                            ;
; ADDRESS[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[14]           ; N/A                                                                                                                                                            ;
; ADDRESS[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[14]           ; N/A                                                                                                                                                            ;
; ADDRESS[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[15]           ; N/A                                                                                                                                                            ;
; ADDRESS[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[15]           ; N/A                                                                                                                                                            ;
; ADDRESS[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[1]            ; N/A                                                                                                                                                            ;
; ADDRESS[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[1]            ; N/A                                                                                                                                                            ;
; ADDRESS[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[2]            ; N/A                                                                                                                                                            ;
; ADDRESS[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[2]            ; N/A                                                                                                                                                            ;
; ADDRESS[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[3]            ; N/A                                                                                                                                                            ;
; ADDRESS[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[3]            ; N/A                                                                                                                                                            ;
; ADDRESS[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[4]            ; N/A                                                                                                                                                            ;
; ADDRESS[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[4]            ; N/A                                                                                                                                                            ;
; ADDRESS[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[5]            ; N/A                                                                                                                                                            ;
; ADDRESS[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[5]            ; N/A                                                                                                                                                            ;
; ADDRESS[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[6]            ; N/A                                                                                                                                                            ;
; ADDRESS[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[6]            ; N/A                                                                                                                                                            ;
; ADDRESS[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[7]            ; N/A                                                                                                                                                            ;
; ADDRESS[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[7]            ; N/A                                                                                                                                                            ;
; ADDRESS[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[8]            ; N/A                                                                                                                                                            ;
; ADDRESS[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[8]            ; N/A                                                                                                                                                            ;
; ADDRESS[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[9]            ; N/A                                                                                                                                                            ;
; ADDRESS[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|myAddr[9]            ; N/A                                                                                                                                                            ;
; CLK_CNT[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[0]                           ; N/A                                                                                                                                                            ;
; CLK_CNT[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[0]                           ; N/A                                                                                                                                                            ;
; CLK_CNT[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[1]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[1]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[2]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[2]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[3]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[3]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[4]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[4]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[5]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[5]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[6]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[6]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[7]~_wirecell                 ; N/A                                                                                                                                                            ;
; CLK_CNT[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_CNT[7]~_wirecell                 ; N/A                                                                                                                                                            ;
; CPU_CLK                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_CLK~2                            ; N/A                                                                                                                                                            ;
; CPU_CLK                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU_CLK~2                            ; N/A                                                                                                                                                            ;
; CPU_CLK_N                         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CPU_CLK_N                         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DATA_IN[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[0]                           ; N/A                                                                                                                                                            ;
; DATA_IN[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[0]                           ; N/A                                                                                                                                                            ;
; DATA_IN[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[1]                           ; N/A                                                                                                                                                            ;
; DATA_IN[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[1]                           ; N/A                                                                                                                                                            ;
; DATA_IN[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[2]                           ; N/A                                                                                                                                                            ;
; DATA_IN[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[2]                           ; N/A                                                                                                                                                            ;
; DATA_IN[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[3]                           ; N/A                                                                                                                                                            ;
; DATA_IN[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[3]                           ; N/A                                                                                                                                                            ;
; DATA_IN[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[4]                           ; N/A                                                                                                                                                            ;
; DATA_IN[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[4]                           ; N/A                                                                                                                                                            ;
; DATA_IN[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[5]                           ; N/A                                                                                                                                                            ;
; DATA_IN[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[5]                           ; N/A                                                                                                                                                            ;
; DATA_IN[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[6]                           ; N/A                                                                                                                                                            ;
; DATA_IN[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[6]                           ; N/A                                                                                                                                                            ;
; DATA_IN[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[7]                           ; N/A                                                                                                                                                            ;
; DATA_IN[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_IN[7]                           ; N/A                                                                                                                                                            ;
; DATA_OUT[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[0]             ; N/A                                                                                                                                                            ;
; DATA_OUT[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[0]             ; N/A                                                                                                                                                            ;
; DATA_OUT[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[1]             ; N/A                                                                                                                                                            ;
; DATA_OUT[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[1]             ; N/A                                                                                                                                                            ;
; DATA_OUT[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[2]             ; N/A                                                                                                                                                            ;
; DATA_OUT[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[2]             ; N/A                                                                                                                                                            ;
; DATA_OUT[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[3]             ; N/A                                                                                                                                                            ;
; DATA_OUT[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[3]             ; N/A                                                                                                                                                            ;
; DATA_OUT[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[4]             ; N/A                                                                                                                                                            ;
; DATA_OUT[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[4]             ; N/A                                                                                                                                                            ;
; DATA_OUT[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[5]             ; N/A                                                                                                                                                            ;
; DATA_OUT[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[5]             ; N/A                                                                                                                                                            ;
; DATA_OUT[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[6]             ; N/A                                                                                                                                                            ;
; DATA_OUT[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[6]             ; N/A                                                                                                                                                            ;
; DATA_OUT[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[7]             ; N/A                                                                                                                                                            ;
; DATA_OUT[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|doReg[7]             ; N/A                                                                                                                                                            ;
; DRIVE1                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRIVE1~_wirecell                     ; N/A                                                                                                                                                            ;
; DRIVE1                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRIVE1~_wirecell                     ; N/A                                                                                                                                                            ;
; EN_ROM                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EN_ROM                               ; N/A                                                                                                                                                            ;
; EN_ROM                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EN_ROM                               ; N/A                                                                                                                                                            ;
; FLASH_CE_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                 ; N/A                                                                                                                                                            ;
; FLASH_CE_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                 ; N/A                                                                                                                                                            ;
; FLASH_DATA[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[0]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[0]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[1]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[1]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[2]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[2]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[3]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[3]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[4]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[4]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[5]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[5]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[6]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[6]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[7]                        ; N/A                                                                                                                                                            ;
; FLASH_DATA[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_DATA[7]                        ; N/A                                                                                                                                                            ;
; FLASH_OE_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_OE_N~0_wirecell                ; N/A                                                                                                                                                            ;
; FLASH_OE_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLASH_OE_N~0_wirecell                ; N/A                                                                                                                                                            ;
; FLASH_RESET_N                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RESET_DE:RESET_DE|RESET_AHEAD_N      ; N/A                                                                                                                                                            ;
; FLASH_RESET_N                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RESET_DE:RESET_DE|RESET_AHEAD_N      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[0]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[0]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[10]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[10]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[11]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[11]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[12]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[12]                      ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[1]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[1]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[2]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[2]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[3]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[3]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[4]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[4]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[5]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[5]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[6]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[6]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[7]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[7]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[8]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[8]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[9]                       ; N/A                                                                                                                                                            ;
; FLOPPY_BYTE[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_BYTE[9]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[0]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[0]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[1]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[1]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[2]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[2]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[3]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[3]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[4]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[4]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[5]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[5]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[6]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[6]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[7]                       ; N/A                                                                                                                                                            ;
; FLOPPY_DATA[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_DATA[7]                       ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[0]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[0]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[1]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[1]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[2]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[2]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[3]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[3]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[4]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[4]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[5]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[5]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[6]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[6]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[7]                    ; N/A                                                                                                                                                            ;
; FLOPPY_RD_DATA[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_RD_DATA[7]                    ; N/A                                                                                                                                                            ;
; FLOPPY_READ                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_READ                          ; N/A                                                                                                                                                            ;
; FLOPPY_READ                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_READ                          ; N/A                                                                                                                                                            ;
; FLOPPY_WRITE                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_WRITE                         ; N/A                                                                                                                                                            ;
; FLOPPY_WRITE                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FLOPPY_WRITE                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~3                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~3                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~23                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~23                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~25                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~25                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~27                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~27                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~29                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~29                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~31                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~31                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~35                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~35                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~36                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~36                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~37                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~37                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~38                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~38                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~39                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~39                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~5                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~5                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~40                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~40                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~41                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~41                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~7                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~7                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~9                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~9                         ; N/A                                                                                                                                                            ;
; FL_ADDRESS[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~11                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~11                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~13                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~13                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~15                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~15                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~17                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~17                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~19                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~19                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~21                        ; N/A                                                                                                                                                            ;
; FL_ADDRESS[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FL_ADDRESS~21                        ; N/A                                                                                                                                                            ;
; MOTOR                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MOTOR                                ; N/A                                                                                                                                                            ;
; MOTOR                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MOTOR                                ; N/A                                                                                                                                                            ;
; Q6                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Q6                                   ; N/A                                                                                                                                                            ;
; Q6                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Q6                                   ; N/A                                                                                                                                                            ;
; Q7                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Q7                                   ; N/A                                                                                                                                                            ;
; Q7                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Q7                                   ; N/A                                                                                                                                                            ;
; RAM0_BE0_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_BE0_N~reg0_wirecell             ; N/A                                                                                                                                                            ;
; RAM0_BE0_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_BE0_N~reg0_wirecell             ; N/A                                                                                                                                                            ;
; RAM0_BE1_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_BE1_N~reg0_wirecell             ; N/A                                                                                                                                                            ;
; RAM0_BE1_N                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_BE1_N~reg0_wirecell             ; N/A                                                                                                                                                            ;
; RAM0_CS_N                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_CS_N~reg0_wirecell              ; N/A                                                                                                                                                            ;
; RAM0_CS_N                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_CS_N~reg0_wirecell              ; N/A                                                                                                                                                            ;
; RAM0_CS_X                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_CS_X                            ; N/A                                                                                                                                                            ;
; RAM0_CS_X                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM0_CS_X                            ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[0]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[0]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[10]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[10]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[11]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[11]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[12]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[12]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[13]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[13]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[14]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[14]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[15]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[15]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[16]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[16]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[16]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[16]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[17]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[17]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[17]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[17]~reg0                 ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[1]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[1]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[2]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[2]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[3]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[3]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[4]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[4]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[5]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[5]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[6]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[6]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[7]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[7]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[8]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[8]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[9]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_ADDRESS[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_ADDRESS[9]~reg0                  ; N/A                                                                                                                                                            ;
; RAM_DATA0[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[0]~0                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[0]~0                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[10]~10                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[10]~10                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[11]~11                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[11]~11                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[12]~12                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[12]~12                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[13]~13                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[13]~13                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[14]~14                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[14]~14                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[15]~15                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[15]~15                     ; N/A                                                                                                                                                            ;
; RAM_DATA0[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[1]~1                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[1]~1                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[2]~2                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[2]~2                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[3]~3                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[3]~3                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[4]~4                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[4]~4                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[5]~5                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[5]~5                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[6]~6                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[6]~6                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[7]~7                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[7]~7                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[8]~8                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[8]~8                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[9]~9                       ; N/A                                                                                                                                                            ;
; RAM_DATA0[9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_DATA0[9]~9                       ; N/A                                                                                                                                                            ;
; RAM_OE_N                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                 ; N/A                                                                                                                                                            ;
; RAM_OE_N                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                 ; N/A                                                                                                                                                            ;
; RAM_PORT_EN                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RAM_PORT_EN                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RAM_RDY_VID                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RDY_VID                          ; N/A                                                                                                                                                            ;
; RAM_RDY_VID                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RDY_VID                          ; N/A                                                                                                                                                            ;
; RAM_RW_N                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RW_N~reg0_wirecell               ; N/A                                                                                                                                                            ;
; RAM_RW_N                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RW_N~reg0_wirecell               ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[0]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[0]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[1]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[1]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[2]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[2]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[3]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[3]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[4]                        ; N/A                                                                                                                                                            ;
; RESET_CLK_CNT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KB_CLK_CNT[4]                        ; N/A                                                                                                                                                            ;
; RESET_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RESET_N~_wirecell                    ; N/A                                                                                                                                                            ;
; RESET_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RESET_N~_wirecell                    ; N/A                                                                                                                                                            ;
; RW_N                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RW_N                                 ; N/A                                                                                                                                                            ;
; RW_N                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RW_N                                 ; N/A                                                                                                                                                            ;
; TRACK[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[10]                            ; N/A                                                                                                                                                            ;
; TRACK[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[10]                            ; N/A                                                                                                                                                            ;
; TRACK[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[11]                            ; N/A                                                                                                                                                            ;
; TRACK[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[11]                            ; N/A                                                                                                                                                            ;
; TRACK[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[12]                            ; N/A                                                                                                                                                            ;
; TRACK[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[12]                            ; N/A                                                                                                                                                            ;
; TRACK[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[13]                            ; N/A                                                                                                                                                            ;
; TRACK[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[13]                            ; N/A                                                                                                                                                            ;
; TRACK[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[14]                            ; N/A                                                                                                                                                            ;
; TRACK[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[14]                            ; N/A                                                                                                                                                            ;
; TRACK[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[15]                            ; N/A                                                                                                                                                            ;
; TRACK[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[15]                            ; N/A                                                                                                                                                            ;
; TRACK[16]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[16]                            ; N/A                                                                                                                                                            ;
; TRACK[16]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[16]                            ; N/A                                                                                                                                                            ;
; TRACK[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; TRACK[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[7]                             ; N/A                                                                                                                                                            ;
; TRACK[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[7]                             ; N/A                                                                                                                                                            ;
; TRACK[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[8]                             ; N/A                                                                                                                                                            ;
; TRACK[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[8]                             ; N/A                                                                                                                                                            ;
; TRACK[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[9]                             ; N/A                                                                                                                                                            ;
; TRACK[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TRACK[9]                             ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[0]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[0]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[1]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[1]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[2]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[2]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[3]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[3]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[4]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[4]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[5]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[5]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[6]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[6]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[7]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|BUF_CNT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|BUF_CNT[7]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[0]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[0]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[10]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[10]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[11]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[11]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[12]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[12]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[13]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[13]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[14]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[14]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[15]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[15]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[16]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[16]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[17]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[17]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[18]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[18]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[19]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[19]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[1]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[1]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[20]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[20]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[21]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[21]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[22]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[22]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[23]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[23]     ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[2]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[2]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[3]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[3]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[4]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[4]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[5]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[5]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[6]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[6]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[7]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[7]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[8]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[8]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[9]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_A[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_A[9]      ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_CS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_CS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[0]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[0]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[1]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[1]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[2]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[2]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[3]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[3]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[4]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[4]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[5]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[5]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[6]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[6]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[7]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_DAT[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_DAT[7]    ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_RD     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_RD     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_RDY    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RDY_UART                         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_RDY    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM_RDY_UART                         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_WAIT   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_WAIT   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_CS        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_WR     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_WR        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|MEM_WR     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|MEM_WR        ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[0]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[0]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[1]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[1]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[2]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[2]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[3]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[3]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[4]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[4]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[5]         ; N/A                                                                                                                                                            ;
; UART_IF:FD_BUF_UART_IF|ST[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART_IF:FD_BUF_UART_IF|ST[5]         ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[0]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[0]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[3] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[3] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[4] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[4] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[5] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[5] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[6] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[6] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[7] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[7] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                  ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[1]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[1]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[2]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[2]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[3]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[3]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[4]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[4]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[5]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[5]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[6]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|RAM_ADD[6]       ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[0] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[0] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[1] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[1] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[2] ; N/A                                                                                                                                                            ;
; VID_BUF_VID_ADDR[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; APPLE_VIDEO:A_VIDEO|ADDRESS_FIRST[2] ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[0]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[0]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[10]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[10]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[11]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[11]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[12]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[12]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[13]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[13]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[14]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[14]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[15]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[15]               ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[1]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[1]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[2]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[2]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[3]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[3]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[4]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[4]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[5]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[5]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[6]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[6]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[7]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[7]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[8]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[8]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[9]                ; N/A                                                                                                                                                            ;
; cpu:CPU6502|PC[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu65xx:CPU6502|PC[9]                ; N/A                                                                                                                                                            ;
; trap                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; trap                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALT_ZP                            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALT_ZP                               ; N/A                                                                                                                                                            ;
; ALT_ZP                            ; post-fitting  ; connected ; Top            ; post-synthesis    ; ALT_ZP                               ; N/A                                                                                                                                                            ;
; CLK50MHZ                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLK50MHZ                             ; N/A                                                                                                                                                            ;
; FLASH_PORT_EN                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; FLASH_PORT_EN                        ; N/A                                                                                                                                                            ;
; FLASH_PORT_EN                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; FLASH_PORT_EN                        ; N/A                                                                                                                                                            ;
; LC_BANK                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK                              ; N/A                                                                                                                                                            ;
; LC_BANK                           ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK                              ; N/A                                                                                                                                                            ;
; LC_BANK1                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK1                             ; N/A                                                                                                                                                            ;
; LC_BANK1                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK1                             ; N/A                                                                                                                                                            ;
; LC_BANK1_W                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK1_W                           ; N/A                                                                                                                                                            ;
; LC_BANK1_W                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK1_W                           ; N/A                                                                                                                                                            ;
; LC_BANK2                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK2                             ; N/A                                                                                                                                                            ;
; LC_BANK2                          ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK2                             ; N/A                                                                                                                                                            ;
; LC_BANK2_W                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK2_W                           ; N/A                                                                                                                                                            ;
; LC_BANK2_W                        ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_BANK2_W                           ; N/A                                                                                                                                                            ;
; LC_WE                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_WE                                ; N/A                                                                                                                                                            ;
; LC_WE                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; LC_WE                                ; N/A                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 4651  ; 144              ; 3936                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 3900  ; 120              ; 1139                           ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 2486  ; 52               ; 701                            ; 0                              ;
;     -- 3 input functions                    ; 672   ; 30               ; 356                            ; 0                              ;
;     -- <=2 input functions                  ; 742   ; 38               ; 82                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 3483  ; 112              ; 1091                           ; 0                              ;
;     -- arithmetic mode                      ; 417   ; 8                ; 48                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1651  ; 86               ; 3482                           ; 0                              ;
;     -- Dedicated logic registers            ; 1651  ; 86               ; 3482                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 147   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 31744 ; 0                ; 137728                         ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 6     ; 128              ; 4935                           ; 1                              ;
;     -- Registered Input Connections         ; 4     ; 97               ; 4042                           ; 0                              ;
;     -- Output Connections                   ; 4681  ; 382              ; 2                              ; 5                              ;
;     -- Registered Output Connections        ; 308   ; 381              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 23615 ; 1031             ; 19660                          ; 6                              ;
;     -- Registered Connections               ; 8554  ; 808              ; 15896                          ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 119              ; 4562                           ; 6                              ;
;     -- sld_hub:auto_hub                     ; 119   ; 16               ; 375                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 4562  ; 375              ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 6     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 31    ; 19               ; 595                            ; 1                              ;
;     -- Output Ports                         ; 286   ; 37               ; 548                            ; 1                              ;
;     -- Bidir Ports                          ; 20    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 543                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 26               ; 539                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 28                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 2                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 15               ; 539                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------+
; Partition Merge Resource Usage Summary                 ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 8,652    ;
;                                             ;          ;
; Total combinational functions               ; 5159     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 3239     ;
;     -- 3 input functions                    ; 1058     ;
;     -- <=2 input functions                  ; 862      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 4686     ;
;     -- arithmetic mode                      ; 473      ;
;                                             ;          ;
; Total registers                             ; 5219     ;
;     -- Dedicated logic registers            ; 5219     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 147      ;
; Total memory bits                           ; 169472   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLK50MHZ ;
; Maximum fan-out                             ; 3461     ;
; Total fan-out                               ; 38953    ;
; Average fan-out                             ; 3.60     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; char_rom_altera:CHAR_ROM|altsyncram:altsyncram_component|altsyncram_l381:auto_generated|ALTSYNCRAM                                                                                                                                ; AUTO ; ROM            ; 4096         ; 8            ; --           ; --           ; 32768  ; ./charrom.mif            ;
; cpu65xx:CPU6502|altsyncram:Mux54_rtl_0|altsyncram_g501:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; ROM            ; 256          ; 4            ; --           ; --           ; 1024   ; cec-x.AppleFPGA0.rtl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kt14:auto_generated|altsyncram_shq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 269          ; 512          ; 269          ; 137728 ; None                     ;
; vram_buf:vram_buf|sync_w_asyn_r_dpram:vid_line_addr_buf|altsyncram:rw_mem_rtl_0|altsyncram_24d1:auto_generated|altsyncram_5ng1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 14 16:43:00 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off cec-x -c cec-x --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 533 of its 539 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "SWITCH[9]"
    Warning (15610): No output dependent on input pin "BUTTON_N[0]"
    Warning (15610): No output dependent on input pin "BUTTON_N[1]"
    Warning (15610): No output dependent on input pin "BUTTON_N[2]"
    Warning (15610): No output dependent on input pin "BUTTON_N[3]"
Info (21057): Implemented 9235 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 100 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 8786 logic cells
    Info (21064): Implemented 296 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Fri Jun 14 16:43:04 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


