// Seed: 2800534595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  logic id_5;
  always @(negedge {(1) {1}} or id_4) begin
    id_5 = 1 - "";
  end
  assign id_1 = id_1;
endmodule
