arch = "AArch64"
name = "LB+addr-trfis"
symbolic = ["x", "y", "u", "v"]

page_table_setup = """
    physical pa1 pa2 pa3 pa4;
    x |-> pa1;
    y |-> pa2;
    u |-> invalid;
    u ?-> pa2;
    v |-> invalid;
    v ?-> pa1;
    identity 0x1000 with code;
    identity 0x2000 with code;
"""

[thread.0]
init = { }
code = """
	LDR X0,[X1]
	EOR X2,X0,X0
	STR X3,[X4,X2]
	STR X5,[X6]
"""

[thread.0.reset]
R1 = "x"
R3 = "desc3(y, page_table_base)"
R4 = "pte3(u, page_table_base)"
R5 = "extz(0b1, 64)"
R6 = "u"
R7 = "extz(0b1, 64)"
VBAR_EL1 = "extz(0x1000, 64)"
"__isla_monomorphize_writes" = "true"

[section.thread0_el1_handler]
address = "0x1400"
code = """
    MOV X7,#0

    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[thread.1]
init = { }
code = """
	LDR X0,[X1]
	EOR X2,X0,X0
	STR X3,[X4,X2]
	STR X5,[X6]
"""

[thread.1.reset]
R1 = "y"
R3 = "desc3(x, page_table_base)"
R4 = "pte3(v, page_table_base)"
R5 = "extz(0b1, 64)"
R6 = "v"
R7 = "extz(0b1, 64)"
VBAR_EL1 = "extz(0x2000, 64)"
"__isla_monomorphize_writes" = "true"

[section.thread1_el1_handler]
address = "0x2400"
code = """
    MOV X7,#0

    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[final]
expect = "sat"
assertion = "0:X0 = 1 & 0:X7 = 1 & 1:X0 = 1 & 1:X7 = 1"
