{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3B4F2DC68D3BD3D",
      "device": "xcku040-ffva1156-2-i",
      "name": "bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ddr4_0": "",
      "axi_datamover_0": "",
      "axi_smc": "",
      "rst_sys_200M": "",
      "rst_ddr4_300M": ""
    },
    "interface_ports": {
      "ddr4_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "ddr4_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "S_AXIS_S2MM_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "S_AXIS_S2MM_CMD_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "9"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "S_AXIS_MM2S_CMD_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "9"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_S2MM_STS_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "M_AXIS_MM2S_STS_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "M_AXIS_MM2S_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "ddr4_init_done": {
        "direction": "O"
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_MM2S_CMD_0:S_AXIS_S2MM_CMD_0:S_AXIS_S2MM_0:M_AXIS_MM2S_0:M_AXIS_MM2S_STS_0:M_AXIS_S2MM_STS_0"
          },
          "CLK_DOMAIN": {
            "value": "bd_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "bd_ddr4_0_0",
        "parameters": {
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "28"
          },
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "12"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "9996"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A256M16GE-083E"
          },
          "C0.DDR4_Specify_MandD": {
            "value": "false"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        }
      },
      "axi_datamover_0": {
        "vlnv": "xilinx.com:ip:axi_datamover:5.1",
        "xci_name": "bd_axi_datamover_0_0",
        "parameters": {
          "c_dummy": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "128"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "128"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "16"
          },
          "c_s2mm_support_indet_btt": {
            "value": "true"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "64"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "bd_axi_smc_0",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": " __view__ { }"
          },
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_sys_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_rst_ddr4_0_300M_0"
      },
      "rst_ddr4_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_proc_sys_reset_0_0"
      }
    },
    "interface_nets": {
      "axi_datamover_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_datamover_0/M_AXI_MM2S",
          "axi_smc/S00_AXI"
        ]
      },
      "S_AXIS_S2MM_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM_0",
          "axi_datamover_0/S_AXIS_S2MM"
        ]
      },
      "axi_datamover_0_M_AXIS_MM2S": {
        "interface_ports": [
          "M_AXIS_MM2S_0",
          "axi_datamover_0/M_AXIS_MM2S"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "ddr4_clk",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_rtl",
          "ddr4_0/C0_DDR4"
        ]
      },
      "axi_datamover_0_M_AXIS_MM2S_STS": {
        "interface_ports": [
          "M_AXIS_MM2S_STS_0",
          "axi_datamover_0/M_AXIS_MM2S_STS"
        ]
      },
      "axi_datamover_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_datamover_0/M_AXI_S2MM",
          "axi_smc/S01_AXI"
        ]
      },
      "S_AXIS_S2MM_CMD_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM_CMD_0",
          "axi_datamover_0/S_AXIS_S2MM_CMD"
        ]
      },
      "axi_datamover_0_M_AXIS_S2MM_STS": {
        "interface_ports": [
          "M_AXIS_S2MM_STS_0",
          "axi_datamover_0/M_AXIS_S2MM_STS"
        ]
      },
      "S_AXIS_MM2S_CMD_0_1": {
        "interface_ports": [
          "S_AXIS_MM2S_CMD_0",
          "axi_datamover_0/S_AXIS_MM2S_CMD"
        ]
      }
    },
    "nets": {
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "ddr4_0/c0_init_calib_complete",
          "ddr4_init_done"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "sys_rst",
          "ddr4_0/sys_rst",
          "rst_sys_200M/ext_reset_in"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "axi_datamover_0/m_axi_mm2s_aclk",
          "axi_smc/aclk",
          "axi_datamover_0/m_axis_mm2s_cmdsts_aclk",
          "axi_datamover_0/m_axi_s2mm_aclk",
          "axi_datamover_0/m_axis_s2mm_cmdsts_awclk",
          "rst_sys_200M/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_smc/aclk1",
          "rst_ddr4_300M/slowest_sync_clk"
        ]
      },
      "rst_ddr4_0_300M_peripheral_aresetn": {
        "ports": [
          "rst_sys_200M/peripheral_aresetn",
          "axi_datamover_0/m_axi_mm2s_aresetn",
          "axi_datamover_0/m_axis_mm2s_cmdsts_aresetn",
          "axi_datamover_0/m_axi_s2mm_aresetn",
          "axi_datamover_0/m_axis_s2mm_cmdsts_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "rst_ddr4_300M/ext_reset_in"
        ]
      },
      "rst_ddr4_300M_peripheral_aresetn": {
        "ports": [
          "rst_ddr4_300M/peripheral_aresetn",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      }
    },
    "addressing": {
      "/axi_datamover_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "256M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}