// Seed: 1852292236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or posedge id_1) begin : LABEL_0
    id_9 = 1;
  end
  assign id_2 = 1;
  wire id_10;
  tri1 id_11;
  assign id_6 = id_7;
  tri  id_12;
  wire id_13;
  assign id_12 = 1 ? id_11 : 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4
  );
endmodule
