
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ec4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08002fd0  08002fd0  00012fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003098  08003098  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08003098  08003098  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003098  08003098  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003098  08003098  00013098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800309c  0800309c  0001309c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080030a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000084  08003124  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08003124  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006205  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e8  00000000  00000000  000262b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000748  00000000  00000000  000279a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b0  00000000  00000000  000280e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017832  00000000  00000000  00028798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007c33  00000000  00000000  0003ffca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083613  00000000  00000000  00047bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb210  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002400  00000000  00000000  000cb260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fb8 	.word	0x08002fb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08002fb8 	.word	0x08002fb8

0800014c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	f04f 33ff 	mov.w	r3, #4294967295
 800015a:	2201      	movs	r2, #1
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <__io_putchar+0x20>)
 800015e:	f001 fa7a 	bl	8001656 <HAL_UART_Transmit>
  return ch;
 8000162:	687b      	ldr	r3, [r7, #4]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	200000a0 	.word	0x200000a0

08000170 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  if(huart-> Instance == USART1)
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	4a10      	ldr	r2, [pc, #64]	; (80001c0 <HAL_UART_RxCpltCallback+0x50>)
 800017e:	4293      	cmp	r3, r2
 8000180:	d119      	bne.n	80001b6 <HAL_UART_RxCpltCallback+0x46>
  {
	if(u8_RxData!= 13)
 8000182:	4b10      	ldr	r3, [pc, #64]	; (80001c4 <HAL_UART_RxCpltCallback+0x54>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2b0d      	cmp	r3, #13
 8000188:	d006      	beq.n	8000198 <HAL_UART_RxCpltCallback+0x28>
	{
		u8_RxBuff[_Rx_i++] == u8_RxData;
 800018a:	4b0f      	ldr	r3, [pc, #60]	; (80001c8 <HAL_UART_RxCpltCallback+0x58>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	3301      	adds	r3, #1
 8000190:	b2da      	uxtb	r2, r3
 8000192:	4b0d      	ldr	r3, [pc, #52]	; (80001c8 <HAL_UART_RxCpltCallback+0x58>)
 8000194:	701a      	strb	r2, [r3, #0]
 8000196:	e009      	b.n	80001ac <HAL_UART_RxCpltCallback+0x3c>
	}
	else if (u8_RxData == 13)
 8000198:	4b0a      	ldr	r3, [pc, #40]	; (80001c4 <HAL_UART_RxCpltCallback+0x54>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	2b0d      	cmp	r3, #13
 800019e:	d105      	bne.n	80001ac <HAL_UART_RxCpltCallback+0x3c>
	{
		_Rx_i = 0;
 80001a0:	4b09      	ldr	r3, [pc, #36]	; (80001c8 <HAL_UART_RxCpltCallback+0x58>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	701a      	strb	r2, [r3, #0]
		Tx_Flag = 1;
 80001a6:	4b09      	ldr	r3, [pc, #36]	; (80001cc <HAL_UART_RxCpltCallback+0x5c>)
 80001a8:	2201      	movs	r2, #1
 80001aa:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart1, &u8_RxData, 1);
 80001ac:	2201      	movs	r2, #1
 80001ae:	4905      	ldr	r1, [pc, #20]	; (80001c4 <HAL_UART_RxCpltCallback+0x54>)
 80001b0:	4807      	ldr	r0, [pc, #28]	; (80001d0 <HAL_UART_RxCpltCallback+0x60>)
 80001b2:	f001 fae2 	bl	800177a <HAL_UART_Receive_IT>
  }
}
 80001b6:	bf00      	nop
 80001b8:	3708      	adds	r7, #8
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40013800 	.word	0x40013800
 80001c4:	200000f8 	.word	0x200000f8
 80001c8:	200000f9 	.word	0x200000f9
 80001cc:	200000fa 	.word	0x200000fa
 80001d0:	200000a0 	.word	0x200000a0

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fa31 	bl	8000640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f829 	bl	8000234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f88d 	bl	8000300 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001e6:	f000 f861 	bl	80002ac <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(Tx_Flag)
 80001ea:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <main+0x50>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d0fb      	beq.n	80001ea <main+0x16>
	  {
		  for(int i= 0; i< 20; i++)
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e009      	b.n	800020c <main+0x38>
		  {
			  u8_TxBuff[i] = u8_RxBuff;
 80001f8:	4b0b      	ldr	r3, [pc, #44]	; (8000228 <main+0x54>)
 80001fa:	b2d9      	uxtb	r1, r3
 80001fc:	4a0b      	ldr	r2, [pc, #44]	; (800022c <main+0x58>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4413      	add	r3, r2
 8000202:	460a      	mov	r2, r1
 8000204:	701a      	strb	r2, [r3, #0]
		  for(int i= 0; i< 20; i++)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	3301      	adds	r3, #1
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2b13      	cmp	r3, #19
 8000210:	ddf2      	ble.n	80001f8 <main+0x24>
		  }
		  printf("DATA %s",u8_TxBuff);
 8000212:	4906      	ldr	r1, [pc, #24]	; (800022c <main+0x58>)
 8000214:	4806      	ldr	r0, [pc, #24]	; (8000230 <main+0x5c>)
 8000216:	f001 ff3b 	bl	8002090 <iprintf>
		  Tx_Flag= 0;
 800021a:	4b02      	ldr	r3, [pc, #8]	; (8000224 <main+0x50>)
 800021c:	2200      	movs	r2, #0
 800021e:	701a      	strb	r2, [r3, #0]
	  if(Tx_Flag)
 8000220:	e7e3      	b.n	80001ea <main+0x16>
 8000222:	bf00      	nop
 8000224:	200000fa 	.word	0x200000fa
 8000228:	200000e4 	.word	0x200000e4
 800022c:	20000000 	.word	0x20000000
 8000230:	08002fd0 	.word	0x08002fd0

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	; 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	; 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f001 ff1c 	bl	8002080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000256:	2302      	movs	r3, #2
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025e:	2310      	movs	r3, #16
 8000260:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000262:	2300      	movs	r3, #0
 8000264:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	4618      	mov	r0, r3
 800026c:	f000 fd8c 	bl	8000d88 <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000276:	f000 f859 	bl	800032c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027a:	230f      	movs	r3, #15
 800027c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f000 fffa 	bl	800128c <HAL_RCC_ClockConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800029e:	f000 f845 	bl	800032c <Error_Handler>
  }
}
 80002a2:	bf00      	nop
 80002a4:	3740      	adds	r7, #64	; 0x40
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002b0:	4b11      	ldr	r3, [pc, #68]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002b2:	4a12      	ldr	r2, [pc, #72]	; (80002fc <MX_USART1_UART_Init+0x50>)
 80002b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002b6:	4b10      	ldr	r3, [pc, #64]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002be:	4b0e      	ldr	r3, [pc, #56]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002c4:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002ca:	4b0b      	ldr	r3, [pc, #44]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002d0:	4b09      	ldr	r3, [pc, #36]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002d2:	220c      	movs	r2, #12
 80002d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002d6:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002d8:	2200      	movs	r2, #0
 80002da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002dc:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002de:	2200      	movs	r2, #0
 80002e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002e2:	4805      	ldr	r0, [pc, #20]	; (80002f8 <MX_USART1_UART_Init+0x4c>)
 80002e4:	f001 f96a 	bl	80015bc <HAL_UART_Init>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002ee:	f000 f81d 	bl	800032c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	200000a0 	.word	0x200000a0
 80002fc:	40013800 	.word	0x40013800

08000300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b08      	ldr	r3, [pc, #32]	; (8000328 <MX_GPIO_Init+0x28>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	4a07      	ldr	r2, [pc, #28]	; (8000328 <MX_GPIO_Init+0x28>)
 800030c:	f043 0304 	orr.w	r3, r3, #4
 8000310:	6193      	str	r3, [r2, #24]
 8000312:	4b05      	ldr	r3, [pc, #20]	; (8000328 <MX_GPIO_Init+0x28>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	f003 0304 	and.w	r3, r3, #4
 800031a:	607b      	str	r3, [r7, #4]
 800031c:	687b      	ldr	r3, [r7, #4]

}
 800031e:	bf00      	nop
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr
 8000328:	40021000 	.word	0x40021000

0800032c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000330:	b672      	cpsid	i
}
 8000332:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000334:	e7fe      	b.n	8000334 <Error_Handler+0x8>
	...

08000338 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800033e:	4b15      	ldr	r3, [pc, #84]	; (8000394 <HAL_MspInit+0x5c>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	4a14      	ldr	r2, [pc, #80]	; (8000394 <HAL_MspInit+0x5c>)
 8000344:	f043 0301 	orr.w	r3, r3, #1
 8000348:	6193      	str	r3, [r2, #24]
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <HAL_MspInit+0x5c>)
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000356:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <HAL_MspInit+0x5c>)
 8000358:	69db      	ldr	r3, [r3, #28]
 800035a:	4a0e      	ldr	r2, [pc, #56]	; (8000394 <HAL_MspInit+0x5c>)
 800035c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000360:	61d3      	str	r3, [r2, #28]
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <HAL_MspInit+0x5c>)
 8000364:	69db      	ldr	r3, [r3, #28]
 8000366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <HAL_MspInit+0x60>)
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800037a:	60fb      	str	r3, [r7, #12]
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	4a04      	ldr	r2, [pc, #16]	; (8000398 <HAL_MspInit+0x60>)
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038a:	bf00      	nop
 800038c:	3714      	adds	r7, #20
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	40021000 	.word	0x40021000
 8000398:	40010000 	.word	0x40010000

0800039c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a4:	f107 0310 	add.w	r3, r7, #16
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
 80003ac:	605a      	str	r2, [r3, #4]
 80003ae:	609a      	str	r2, [r3, #8]
 80003b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a20      	ldr	r2, [pc, #128]	; (8000438 <HAL_UART_MspInit+0x9c>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d139      	bne.n	8000430 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80003bc:	4b1f      	ldr	r3, [pc, #124]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a1e      	ldr	r2, [pc, #120]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b1c      	ldr	r3, [pc, #112]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80003d0:	60fb      	str	r3, [r7, #12]
 80003d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d4:	4b19      	ldr	r3, [pc, #100]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a18      	ldr	r2, [pc, #96]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003da:	f043 0304 	orr.w	r3, r3, #4
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b16      	ldr	r3, [pc, #88]	; (800043c <HAL_UART_MspInit+0xa0>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0304 	and.w	r3, r3, #4
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80003ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80003f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003f2:	2302      	movs	r3, #2
 80003f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003f6:	2303      	movs	r3, #3
 80003f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003fa:	f107 0310 	add.w	r3, r7, #16
 80003fe:	4619      	mov	r1, r3
 8000400:	480f      	ldr	r0, [pc, #60]	; (8000440 <HAL_UART_MspInit+0xa4>)
 8000402:	f000 fb3d 	bl	8000a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800040a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800040c:	2300      	movs	r3, #0
 800040e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000410:	2300      	movs	r3, #0
 8000412:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000414:	f107 0310 	add.w	r3, r7, #16
 8000418:	4619      	mov	r1, r3
 800041a:	4809      	ldr	r0, [pc, #36]	; (8000440 <HAL_UART_MspInit+0xa4>)
 800041c:	f000 fb30 	bl	8000a80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000420:	2200      	movs	r2, #0
 8000422:	2100      	movs	r1, #0
 8000424:	2025      	movs	r0, #37	; 0x25
 8000426:	f000 fa44 	bl	80008b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800042a:	2025      	movs	r0, #37	; 0x25
 800042c:	f000 fa5d 	bl	80008ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000430:	bf00      	nop
 8000432:	3720      	adds	r7, #32
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	40013800 	.word	0x40013800
 800043c:	40021000 	.word	0x40021000
 8000440:	40010800 	.word	0x40010800

08000444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000448:	e7fe      	b.n	8000448 <NMI_Handler+0x4>

0800044a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800044a:	b480      	push	{r7}
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800044e:	e7fe      	b.n	800044e <HardFault_Handler+0x4>

08000450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000454:	e7fe      	b.n	8000454 <MemManage_Handler+0x4>

08000456 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000456:	b480      	push	{r7}
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800045a:	e7fe      	b.n	800045a <BusFault_Handler+0x4>

0800045c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000460:	e7fe      	b.n	8000460 <UsageFault_Handler+0x4>

08000462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000462:	b480      	push	{r7}
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000466:	bf00      	nop
 8000468:	46bd      	mov	sp, r7
 800046a:	bc80      	pop	{r7}
 800046c:	4770      	bx	lr

0800046e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	bc80      	pop	{r7}
 8000478:	4770      	bx	lr

0800047a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047a:	b480      	push	{r7}
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800047e:	bf00      	nop
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr

08000486 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000486:	b580      	push	{r7, lr}
 8000488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048a:	f000 f91f 	bl	80006cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000498:	4802      	ldr	r0, [pc, #8]	; (80004a4 <USART1_IRQHandler+0x10>)
 800049a:	f001 f99f 	bl	80017dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	200000a0 	.word	0x200000a0

080004a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	60f8      	str	r0, [r7, #12]
 80004b0:	60b9      	str	r1, [r7, #8]
 80004b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004b4:	2300      	movs	r3, #0
 80004b6:	617b      	str	r3, [r7, #20]
 80004b8:	e00a      	b.n	80004d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80004ba:	f3af 8000 	nop.w
 80004be:	4601      	mov	r1, r0
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	1c5a      	adds	r2, r3, #1
 80004c4:	60ba      	str	r2, [r7, #8]
 80004c6:	b2ca      	uxtb	r2, r1
 80004c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	3301      	adds	r3, #1
 80004ce:	617b      	str	r3, [r7, #20]
 80004d0:	697a      	ldr	r2, [r7, #20]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	dbf0      	blt.n	80004ba <_read+0x12>
	}

return len;
 80004d8:	687b      	ldr	r3, [r7, #4]
}
 80004da:	4618      	mov	r0, r3
 80004dc:	3718      	adds	r7, #24
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}

080004e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80004e2:	b580      	push	{r7, lr}
 80004e4:	b086      	sub	sp, #24
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	60f8      	str	r0, [r7, #12]
 80004ea:	60b9      	str	r1, [r7, #8]
 80004ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ee:	2300      	movs	r3, #0
 80004f0:	617b      	str	r3, [r7, #20]
 80004f2:	e009      	b.n	8000508 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	1c5a      	adds	r2, r3, #1
 80004f8:	60ba      	str	r2, [r7, #8]
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	4618      	mov	r0, r3
 80004fe:	f7ff fe25 	bl	800014c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	3301      	adds	r3, #1
 8000506:	617b      	str	r3, [r7, #20]
 8000508:	697a      	ldr	r2, [r7, #20]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	429a      	cmp	r2, r3
 800050e:	dbf1      	blt.n	80004f4 <_write+0x12>
	}
	return len;
 8000510:	687b      	ldr	r3, [r7, #4]
}
 8000512:	4618      	mov	r0, r3
 8000514:	3718      	adds	r7, #24
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <_close>:

int _close(int file)
{
 800051a:	b480      	push	{r7}
 800051c:	b083      	sub	sp, #12
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
	return -1;
 8000522:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000526:	4618      	mov	r0, r3
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000540:	605a      	str	r2, [r3, #4]
	return 0;
 8000542:	2300      	movs	r3, #0
}
 8000544:	4618      	mov	r0, r3
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr

0800054e <_isatty>:

int _isatty(int file)
{
 800054e:	b480      	push	{r7}
 8000550:	b083      	sub	sp, #12
 8000552:	af00      	add	r7, sp, #0
 8000554:	6078      	str	r0, [r7, #4]
	return 1;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	bc80      	pop	{r7}
 8000560:	4770      	bx	lr

08000562 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000562:	b480      	push	{r7}
 8000564:	b085      	sub	sp, #20
 8000566:	af00      	add	r7, sp, #0
 8000568:	60f8      	str	r0, [r7, #12]
 800056a:	60b9      	str	r1, [r7, #8]
 800056c:	607a      	str	r2, [r7, #4]
	return 0;
 800056e:	2300      	movs	r3, #0
}
 8000570:	4618      	mov	r0, r3
 8000572:	3714      	adds	r7, #20
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr
	...

0800057c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000584:	4a14      	ldr	r2, [pc, #80]	; (80005d8 <_sbrk+0x5c>)
 8000586:	4b15      	ldr	r3, [pc, #84]	; (80005dc <_sbrk+0x60>)
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000590:	4b13      	ldr	r3, [pc, #76]	; (80005e0 <_sbrk+0x64>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d102      	bne.n	800059e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000598:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <_sbrk+0x64>)
 800059a:	4a12      	ldr	r2, [pc, #72]	; (80005e4 <_sbrk+0x68>)
 800059c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <_sbrk+0x64>)
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4413      	add	r3, r2
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d207      	bcs.n	80005bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ac:	f001 fd3e 	bl	800202c <__errno>
 80005b0:	4603      	mov	r3, r0
 80005b2:	220c      	movs	r2, #12
 80005b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	e009      	b.n	80005d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <_sbrk+0x64>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005c2:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <_sbrk+0x64>)
 80005c4:	681a      	ldr	r2, [r3, #0]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	4a05      	ldr	r2, [pc, #20]	; (80005e0 <_sbrk+0x64>)
 80005cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ce:	68fb      	ldr	r3, [r7, #12]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20005000 	.word	0x20005000
 80005dc:	00000400 	.word	0x00000400
 80005e0:	200000fc 	.word	0x200000fc
 80005e4:	20000118 	.word	0x20000118

080005e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr

080005f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005f4:	480c      	ldr	r0, [pc, #48]	; (8000628 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005f6:	490d      	ldr	r1, [pc, #52]	; (800062c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005f8:	4a0d      	ldr	r2, [pc, #52]	; (8000630 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005fc:	e002      	b.n	8000604 <LoopCopyDataInit>

080005fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000602:	3304      	adds	r3, #4

08000604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000608:	d3f9      	bcc.n	80005fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060a:	4a0a      	ldr	r2, [pc, #40]	; (8000634 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800060c:	4c0a      	ldr	r4, [pc, #40]	; (8000638 <LoopFillZerobss+0x22>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000610:	e001      	b.n	8000616 <LoopFillZerobss>

08000612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000614:	3204      	adds	r2, #4

08000616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000618:	d3fb      	bcc.n	8000612 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800061a:	f7ff ffe5 	bl	80005e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800061e:	f001 fd0b 	bl	8002038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000622:	f7ff fdd7 	bl	80001d4 <main>
  bx lr
 8000626:	4770      	bx	lr
  ldr r0, =_sdata
 8000628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800062c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000630:	080030a0 	.word	0x080030a0
  ldr r2, =_sbss
 8000634:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000638:	20000114 	.word	0x20000114

0800063c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800063c:	e7fe      	b.n	800063c <ADC1_2_IRQHandler>
	...

08000640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000644:	4b08      	ldr	r3, [pc, #32]	; (8000668 <HAL_Init+0x28>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a07      	ldr	r2, [pc, #28]	; (8000668 <HAL_Init+0x28>)
 800064a:	f043 0310 	orr.w	r3, r3, #16
 800064e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000650:	2003      	movs	r0, #3
 8000652:	f000 f923 	bl	800089c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000656:	200f      	movs	r0, #15
 8000658:	f000 f808 	bl	800066c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800065c:	f7ff fe6c 	bl	8000338 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000660:	2300      	movs	r3, #0
}
 8000662:	4618      	mov	r0, r3
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40022000 	.word	0x40022000

0800066c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000674:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <HAL_InitTick+0x54>)
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <HAL_InitTick+0x58>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	4619      	mov	r1, r3
 800067e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000682:	fbb3 f3f1 	udiv	r3, r3, r1
 8000686:	fbb2 f3f3 	udiv	r3, r2, r3
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f93b 	bl	8000906 <HAL_SYSTICK_Config>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	e00e      	b.n	80006b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b0f      	cmp	r3, #15
 800069e:	d80a      	bhi.n	80006b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a0:	2200      	movs	r2, #0
 80006a2:	6879      	ldr	r1, [r7, #4]
 80006a4:	f04f 30ff 	mov.w	r0, #4294967295
 80006a8:	f000 f903 	bl	80008b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006ac:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <HAL_InitTick+0x5c>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006b2:	2300      	movs	r3, #0
 80006b4:	e000      	b.n	80006b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000014 	.word	0x20000014
 80006c4:	2000001c 	.word	0x2000001c
 80006c8:	20000018 	.word	0x20000018

080006cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006d0:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <HAL_IncTick+0x1c>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b05      	ldr	r3, [pc, #20]	; (80006ec <HAL_IncTick+0x20>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4413      	add	r3, r2
 80006dc:	4a03      	ldr	r2, [pc, #12]	; (80006ec <HAL_IncTick+0x20>)
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	2000001c 	.word	0x2000001c
 80006ec:	20000100 	.word	0x20000100

080006f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return uwTick;
 80006f4:	4b02      	ldr	r3, [pc, #8]	; (8000700 <HAL_GetTick+0x10>)
 80006f6:	681b      	ldr	r3, [r3, #0]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr
 8000700:	20000100 	.word	0x20000100

08000704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f003 0307 	and.w	r3, r3, #7
 8000712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <__NVIC_SetPriorityGrouping+0x44>)
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000720:	4013      	ands	r3, r2
 8000722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800072c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000736:	4a04      	ldr	r2, [pc, #16]	; (8000748 <__NVIC_SetPriorityGrouping+0x44>)
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	60d3      	str	r3, [r2, #12]
}
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000750:	4b04      	ldr	r3, [pc, #16]	; (8000764 <__NVIC_GetPriorityGrouping+0x18>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	0a1b      	lsrs	r3, r3, #8
 8000756:	f003 0307 	and.w	r3, r3, #7
}
 800075a:	4618      	mov	r0, r3
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	2b00      	cmp	r3, #0
 8000778:	db0b      	blt.n	8000792 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	f003 021f 	and.w	r2, r3, #31
 8000780:	4906      	ldr	r1, [pc, #24]	; (800079c <__NVIC_EnableIRQ+0x34>)
 8000782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000786:	095b      	lsrs	r3, r3, #5
 8000788:	2001      	movs	r0, #1
 800078a:	fa00 f202 	lsl.w	r2, r0, r2
 800078e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	e000e100 	.word	0xe000e100

080007a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	db0a      	blt.n	80007ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	490c      	ldr	r1, [pc, #48]	; (80007ec <__NVIC_SetPriority+0x4c>)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	0112      	lsls	r2, r2, #4
 80007c0:	b2d2      	uxtb	r2, r2
 80007c2:	440b      	add	r3, r1
 80007c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007c8:	e00a      	b.n	80007e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	4908      	ldr	r1, [pc, #32]	; (80007f0 <__NVIC_SetPriority+0x50>)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	f003 030f 	and.w	r3, r3, #15
 80007d6:	3b04      	subs	r3, #4
 80007d8:	0112      	lsls	r2, r2, #4
 80007da:	b2d2      	uxtb	r2, r2
 80007dc:	440b      	add	r3, r1
 80007de:	761a      	strb	r2, [r3, #24]
}
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000e100 	.word	0xe000e100
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b089      	sub	sp, #36	; 0x24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	f1c3 0307 	rsb	r3, r3, #7
 800080e:	2b04      	cmp	r3, #4
 8000810:	bf28      	it	cs
 8000812:	2304      	movcs	r3, #4
 8000814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000816:	69fb      	ldr	r3, [r7, #28]
 8000818:	3304      	adds	r3, #4
 800081a:	2b06      	cmp	r3, #6
 800081c:	d902      	bls.n	8000824 <NVIC_EncodePriority+0x30>
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	3b03      	subs	r3, #3
 8000822:	e000      	b.n	8000826 <NVIC_EncodePriority+0x32>
 8000824:	2300      	movs	r3, #0
 8000826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000828:	f04f 32ff 	mov.w	r2, #4294967295
 800082c:	69bb      	ldr	r3, [r7, #24]
 800082e:	fa02 f303 	lsl.w	r3, r2, r3
 8000832:	43da      	mvns	r2, r3
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	401a      	ands	r2, r3
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800083c:	f04f 31ff 	mov.w	r1, #4294967295
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	fa01 f303 	lsl.w	r3, r1, r3
 8000846:	43d9      	mvns	r1, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800084c:	4313      	orrs	r3, r2
         );
}
 800084e:	4618      	mov	r0, r3
 8000850:	3724      	adds	r7, #36	; 0x24
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3b01      	subs	r3, #1
 8000864:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000868:	d301      	bcc.n	800086e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800086a:	2301      	movs	r3, #1
 800086c:	e00f      	b.n	800088e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800086e:	4a0a      	ldr	r2, [pc, #40]	; (8000898 <SysTick_Config+0x40>)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3b01      	subs	r3, #1
 8000874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000876:	210f      	movs	r1, #15
 8000878:	f04f 30ff 	mov.w	r0, #4294967295
 800087c:	f7ff ff90 	bl	80007a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <SysTick_Config+0x40>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000886:	4b04      	ldr	r3, [pc, #16]	; (8000898 <SysTick_Config+0x40>)
 8000888:	2207      	movs	r2, #7
 800088a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	e000e010 	.word	0xe000e010

0800089c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f7ff ff2d 	bl	8000704 <__NVIC_SetPriorityGrouping>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b086      	sub	sp, #24
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	4603      	mov	r3, r0
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	607a      	str	r2, [r7, #4]
 80008be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008c4:	f7ff ff42 	bl	800074c <__NVIC_GetPriorityGrouping>
 80008c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	68b9      	ldr	r1, [r7, #8]
 80008ce:	6978      	ldr	r0, [r7, #20]
 80008d0:	f7ff ff90 	bl	80007f4 <NVIC_EncodePriority>
 80008d4:	4602      	mov	r2, r0
 80008d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008da:	4611      	mov	r1, r2
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff5f 	bl	80007a0 <__NVIC_SetPriority>
}
 80008e2:	bf00      	nop
 80008e4:	3718      	adds	r7, #24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	4603      	mov	r3, r0
 80008f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff ff35 	bl	8000768 <__NVIC_EnableIRQ>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f7ff ffa2 	bl	8000858 <SysTick_Config>
 8000914:	4603      	mov	r3, r0
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800091e:	b480      	push	{r7}
 8000920:	b085      	sub	sp, #20
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000926:	2300      	movs	r3, #0
 8000928:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000930:	2b02      	cmp	r3, #2
 8000932:	d008      	beq.n	8000946 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2204      	movs	r2, #4
 8000938:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2200      	movs	r2, #0
 800093e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
 8000944:	e020      	b.n	8000988 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f022 020e 	bic.w	r2, r2, #14
 8000954:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f022 0201 	bic.w	r2, r2, #1
 8000964:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800096e:	2101      	movs	r1, #1
 8000970:	fa01 f202 	lsl.w	r2, r1, r2
 8000974:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2201      	movs	r2, #1
 800097a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000986:	7bfb      	ldrb	r3, [r7, #15]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
	...

08000994 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800099c:	2300      	movs	r3, #0
 800099e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d005      	beq.n	80009b6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2204      	movs	r2, #4
 80009ae:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009b0:	2301      	movs	r3, #1
 80009b2:	73fb      	strb	r3, [r7, #15]
 80009b4:	e051      	b.n	8000a5a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f022 020e 	bic.w	r2, r2, #14
 80009c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f022 0201 	bic.w	r2, r2, #1
 80009d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a22      	ldr	r2, [pc, #136]	; (8000a64 <HAL_DMA_Abort_IT+0xd0>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d029      	beq.n	8000a34 <HAL_DMA_Abort_IT+0xa0>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a20      	ldr	r2, [pc, #128]	; (8000a68 <HAL_DMA_Abort_IT+0xd4>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d022      	beq.n	8000a30 <HAL_DMA_Abort_IT+0x9c>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a1f      	ldr	r2, [pc, #124]	; (8000a6c <HAL_DMA_Abort_IT+0xd8>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d01a      	beq.n	8000a2a <HAL_DMA_Abort_IT+0x96>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <HAL_DMA_Abort_IT+0xdc>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d012      	beq.n	8000a24 <HAL_DMA_Abort_IT+0x90>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a1c      	ldr	r2, [pc, #112]	; (8000a74 <HAL_DMA_Abort_IT+0xe0>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d00a      	beq.n	8000a1e <HAL_DMA_Abort_IT+0x8a>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a1a      	ldr	r2, [pc, #104]	; (8000a78 <HAL_DMA_Abort_IT+0xe4>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d102      	bne.n	8000a18 <HAL_DMA_Abort_IT+0x84>
 8000a12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000a16:	e00e      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a1c:	e00b      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a22:	e008      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a28:	e005      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a2e:	e002      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a30:	2310      	movs	r3, #16
 8000a32:	e000      	b.n	8000a36 <HAL_DMA_Abort_IT+0xa2>
 8000a34:	2301      	movs	r3, #1
 8000a36:	4a11      	ldr	r2, [pc, #68]	; (8000a7c <HAL_DMA_Abort_IT+0xe8>)
 8000a38:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d003      	beq.n	8000a5a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	4798      	blx	r3
    } 
  }
  return status;
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40020008 	.word	0x40020008
 8000a68:	4002001c 	.word	0x4002001c
 8000a6c:	40020030 	.word	0x40020030
 8000a70:	40020044 	.word	0x40020044
 8000a74:	40020058 	.word	0x40020058
 8000a78:	4002006c 	.word	0x4002006c
 8000a7c:	40020000 	.word	0x40020000

08000a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b08b      	sub	sp, #44	; 0x2c
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a92:	e169      	b.n	8000d68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a94:	2201      	movs	r2, #1
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	69fa      	ldr	r2, [r7, #28]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	f040 8158 	bne.w	8000d62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	4a9a      	ldr	r2, [pc, #616]	; (8000d20 <HAL_GPIO_Init+0x2a0>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d05e      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000abc:	4a98      	ldr	r2, [pc, #608]	; (8000d20 <HAL_GPIO_Init+0x2a0>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d875      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ac2:	4a98      	ldr	r2, [pc, #608]	; (8000d24 <HAL_GPIO_Init+0x2a4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d058      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ac8:	4a96      	ldr	r2, [pc, #600]	; (8000d24 <HAL_GPIO_Init+0x2a4>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d86f      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ace:	4a96      	ldr	r2, [pc, #600]	; (8000d28 <HAL_GPIO_Init+0x2a8>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d052      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ad4:	4a94      	ldr	r2, [pc, #592]	; (8000d28 <HAL_GPIO_Init+0x2a8>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d869      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ada:	4a94      	ldr	r2, [pc, #592]	; (8000d2c <HAL_GPIO_Init+0x2ac>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d04c      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000ae0:	4a92      	ldr	r2, [pc, #584]	; (8000d2c <HAL_GPIO_Init+0x2ac>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d863      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000ae6:	4a92      	ldr	r2, [pc, #584]	; (8000d30 <HAL_GPIO_Init+0x2b0>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d046      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
 8000aec:	4a90      	ldr	r2, [pc, #576]	; (8000d30 <HAL_GPIO_Init+0x2b0>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d85d      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000af2:	2b12      	cmp	r3, #18
 8000af4:	d82a      	bhi.n	8000b4c <HAL_GPIO_Init+0xcc>
 8000af6:	2b12      	cmp	r3, #18
 8000af8:	d859      	bhi.n	8000bae <HAL_GPIO_Init+0x12e>
 8000afa:	a201      	add	r2, pc, #4	; (adr r2, 8000b00 <HAL_GPIO_Init+0x80>)
 8000afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b00:	08000b7b 	.word	0x08000b7b
 8000b04:	08000b55 	.word	0x08000b55
 8000b08:	08000b67 	.word	0x08000b67
 8000b0c:	08000ba9 	.word	0x08000ba9
 8000b10:	08000baf 	.word	0x08000baf
 8000b14:	08000baf 	.word	0x08000baf
 8000b18:	08000baf 	.word	0x08000baf
 8000b1c:	08000baf 	.word	0x08000baf
 8000b20:	08000baf 	.word	0x08000baf
 8000b24:	08000baf 	.word	0x08000baf
 8000b28:	08000baf 	.word	0x08000baf
 8000b2c:	08000baf 	.word	0x08000baf
 8000b30:	08000baf 	.word	0x08000baf
 8000b34:	08000baf 	.word	0x08000baf
 8000b38:	08000baf 	.word	0x08000baf
 8000b3c:	08000baf 	.word	0x08000baf
 8000b40:	08000baf 	.word	0x08000baf
 8000b44:	08000b5d 	.word	0x08000b5d
 8000b48:	08000b71 	.word	0x08000b71
 8000b4c:	4a79      	ldr	r2, [pc, #484]	; (8000d34 <HAL_GPIO_Init+0x2b4>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d013      	beq.n	8000b7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b52:	e02c      	b.n	8000bae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e029      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	3304      	adds	r3, #4
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e024      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	623b      	str	r3, [r7, #32]
          break;
 8000b6e:	e01f      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	330c      	adds	r3, #12
 8000b76:	623b      	str	r3, [r7, #32]
          break;
 8000b78:	e01a      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d102      	bne.n	8000b88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b82:	2304      	movs	r3, #4
 8000b84:	623b      	str	r3, [r7, #32]
          break;
 8000b86:	e013      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d105      	bne.n	8000b9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b90:	2308      	movs	r3, #8
 8000b92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	69fa      	ldr	r2, [r7, #28]
 8000b98:	611a      	str	r2, [r3, #16]
          break;
 8000b9a:	e009      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b9c:	2308      	movs	r3, #8
 8000b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69fa      	ldr	r2, [r7, #28]
 8000ba4:	615a      	str	r2, [r3, #20]
          break;
 8000ba6:	e003      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
          break;
 8000bac:	e000      	b.n	8000bb0 <HAL_GPIO_Init+0x130>
          break;
 8000bae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	2bff      	cmp	r3, #255	; 0xff
 8000bb4:	d801      	bhi.n	8000bba <HAL_GPIO_Init+0x13a>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	e001      	b.n	8000bbe <HAL_GPIO_Init+0x13e>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	2bff      	cmp	r3, #255	; 0xff
 8000bc4:	d802      	bhi.n	8000bcc <HAL_GPIO_Init+0x14c>
 8000bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	e002      	b.n	8000bd2 <HAL_GPIO_Init+0x152>
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bce:	3b08      	subs	r3, #8
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	210f      	movs	r1, #15
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000be0:	43db      	mvns	r3, r3
 8000be2:	401a      	ands	r2, r3
 8000be4:	6a39      	ldr	r1, [r7, #32]
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	431a      	orrs	r2, r3
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f000 80b1 	beq.w	8000d62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c00:	4b4d      	ldr	r3, [pc, #308]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a4c      	ldr	r2, [pc, #304]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b4a      	ldr	r3, [pc, #296]	; (8000d38 <HAL_GPIO_Init+0x2b8>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c18:	4a48      	ldr	r2, [pc, #288]	; (8000d3c <HAL_GPIO_Init+0x2bc>)
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	089b      	lsrs	r3, r3, #2
 8000c1e:	3302      	adds	r3, #2
 8000c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	220f      	movs	r2, #15
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_GPIO_Init+0x2c0>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d013      	beq.n	8000c6c <HAL_GPIO_Init+0x1ec>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a3f      	ldr	r2, [pc, #252]	; (8000d44 <HAL_GPIO_Init+0x2c4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d00d      	beq.n	8000c68 <HAL_GPIO_Init+0x1e8>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a3e      	ldr	r2, [pc, #248]	; (8000d48 <HAL_GPIO_Init+0x2c8>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d007      	beq.n	8000c64 <HAL_GPIO_Init+0x1e4>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a3d      	ldr	r2, [pc, #244]	; (8000d4c <HAL_GPIO_Init+0x2cc>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d101      	bne.n	8000c60 <HAL_GPIO_Init+0x1e0>
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	e006      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c60:	2304      	movs	r3, #4
 8000c62:	e004      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c64:	2302      	movs	r3, #2
 8000c66:	e002      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e000      	b.n	8000c6e <HAL_GPIO_Init+0x1ee>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c70:	f002 0203 	and.w	r2, r2, #3
 8000c74:	0092      	lsls	r2, r2, #2
 8000c76:	4093      	lsls	r3, r2
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c7e:	492f      	ldr	r1, [pc, #188]	; (8000d3c <HAL_GPIO_Init+0x2bc>)
 8000c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	3302      	adds	r3, #2
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d006      	beq.n	8000ca6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c98:	4b2d      	ldr	r3, [pc, #180]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	492c      	ldr	r1, [pc, #176]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	600b      	str	r3, [r1, #0]
 8000ca4:	e006      	b.n	8000cb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	43db      	mvns	r3, r3
 8000cae:	4928      	ldr	r1, [pc, #160]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cc0:	4b23      	ldr	r3, [pc, #140]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	4922      	ldr	r1, [pc, #136]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	604b      	str	r3, [r1, #4]
 8000ccc:	e006      	b.n	8000cdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cce:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	69bb      	ldr	r3, [r7, #24]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	491e      	ldr	r1, [pc, #120]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cd8:	4013      	ands	r3, r2
 8000cda:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d006      	beq.n	8000cf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce8:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	4918      	ldr	r1, [pc, #96]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	608b      	str	r3, [r1, #8]
 8000cf4:	e006      	b.n	8000d04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cf6:	4b16      	ldr	r3, [pc, #88]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000cf8:	689a      	ldr	r2, [r3, #8]
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	4914      	ldr	r1, [pc, #80]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d00:	4013      	ands	r3, r2
 8000d02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d021      	beq.n	8000d54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d10:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d12:	68da      	ldr	r2, [r3, #12]
 8000d14:	490e      	ldr	r1, [pc, #56]	; (8000d50 <HAL_GPIO_Init+0x2d0>)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	60cb      	str	r3, [r1, #12]
 8000d1c:	e021      	b.n	8000d62 <HAL_GPIO_Init+0x2e2>
 8000d1e:	bf00      	nop
 8000d20:	10320000 	.word	0x10320000
 8000d24:	10310000 	.word	0x10310000
 8000d28:	10220000 	.word	0x10220000
 8000d2c:	10210000 	.word	0x10210000
 8000d30:	10120000 	.word	0x10120000
 8000d34:	10110000 	.word	0x10110000
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	40010800 	.word	0x40010800
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	40011000 	.word	0x40011000
 8000d4c:	40011400 	.word	0x40011400
 8000d50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_GPIO_Init+0x304>)
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	4909      	ldr	r1, [pc, #36]	; (8000d84 <HAL_GPIO_Init+0x304>)
 8000d5e:	4013      	ands	r3, r2
 8000d60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d64:	3301      	adds	r3, #1
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f47f ae8e 	bne.w	8000a94 <HAL_GPIO_Init+0x14>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	372c      	adds	r7, #44	; 0x2c
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40010400 	.word	0x40010400

08000d88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d101      	bne.n	8000d9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e272      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 8087 	beq.w	8000eb6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000da8:	4b92      	ldr	r3, [pc, #584]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 030c 	and.w	r3, r3, #12
 8000db0:	2b04      	cmp	r3, #4
 8000db2:	d00c      	beq.n	8000dce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000db4:	4b8f      	ldr	r3, [pc, #572]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 030c 	and.w	r3, r3, #12
 8000dbc:	2b08      	cmp	r3, #8
 8000dbe:	d112      	bne.n	8000de6 <HAL_RCC_OscConfig+0x5e>
 8000dc0:	4b8c      	ldr	r3, [pc, #560]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dcc:	d10b      	bne.n	8000de6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dce:	4b89      	ldr	r3, [pc, #548]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d06c      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x12c>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d168      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e24c      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dee:	d106      	bne.n	8000dfe <HAL_RCC_OscConfig+0x76>
 8000df0:	4b80      	ldr	r3, [pc, #512]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a7f      	ldr	r2, [pc, #508]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	e02e      	b.n	8000e5c <HAL_RCC_OscConfig+0xd4>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10c      	bne.n	8000e20 <HAL_RCC_OscConfig+0x98>
 8000e06:	4b7b      	ldr	r3, [pc, #492]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a7a      	ldr	r2, [pc, #488]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e10:	6013      	str	r3, [r2, #0]
 8000e12:	4b78      	ldr	r3, [pc, #480]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a77      	ldr	r2, [pc, #476]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e1c:	6013      	str	r3, [r2, #0]
 8000e1e:	e01d      	b.n	8000e5c <HAL_RCC_OscConfig+0xd4>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e28:	d10c      	bne.n	8000e44 <HAL_RCC_OscConfig+0xbc>
 8000e2a:	4b72      	ldr	r3, [pc, #456]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a71      	ldr	r2, [pc, #452]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	4b6f      	ldr	r3, [pc, #444]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a6e      	ldr	r2, [pc, #440]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	e00b      	b.n	8000e5c <HAL_RCC_OscConfig+0xd4>
 8000e44:	4b6b      	ldr	r3, [pc, #428]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a6a      	ldr	r2, [pc, #424]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	4b68      	ldr	r3, [pc, #416]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a67      	ldr	r2, [pc, #412]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d013      	beq.n	8000e8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e64:	f7ff fc44 	bl	80006f0 <HAL_GetTick>
 8000e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e6a:	e008      	b.n	8000e7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e6c:	f7ff fc40 	bl	80006f0 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b64      	cmp	r3, #100	; 0x64
 8000e78:	d901      	bls.n	8000e7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e200      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e7e:	4b5d      	ldr	r3, [pc, #372]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d0f0      	beq.n	8000e6c <HAL_RCC_OscConfig+0xe4>
 8000e8a:	e014      	b.n	8000eb6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8c:	f7ff fc30 	bl	80006f0 <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e92:	e008      	b.n	8000ea6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e94:	f7ff fc2c 	bl	80006f0 <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b64      	cmp	r3, #100	; 0x64
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e1ec      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea6:	4b53      	ldr	r3, [pc, #332]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d1f0      	bne.n	8000e94 <HAL_RCC_OscConfig+0x10c>
 8000eb2:	e000      	b.n	8000eb6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d063      	beq.n	8000f8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ec2:	4b4c      	ldr	r3, [pc, #304]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 030c 	and.w	r3, r3, #12
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00b      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ece:	4b49      	ldr	r3, [pc, #292]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 030c 	and.w	r3, r3, #12
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	d11c      	bne.n	8000f14 <HAL_RCC_OscConfig+0x18c>
 8000eda:	4b46      	ldr	r3, [pc, #280]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d116      	bne.n	8000f14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee6:	4b43      	ldr	r3, [pc, #268]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d005      	beq.n	8000efe <HAL_RCC_OscConfig+0x176>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	691b      	ldr	r3, [r3, #16]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d001      	beq.n	8000efe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e1c0      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efe:	4b3d      	ldr	r3, [pc, #244]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	00db      	lsls	r3, r3, #3
 8000f0c:	4939      	ldr	r1, [pc, #228]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f12:	e03a      	b.n	8000f8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	691b      	ldr	r3, [r3, #16]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d020      	beq.n	8000f5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f1c:	4b36      	ldr	r3, [pc, #216]	; (8000ff8 <HAL_RCC_OscConfig+0x270>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f22:	f7ff fbe5 	bl	80006f0 <HAL_GetTick>
 8000f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f2a:	f7ff fbe1 	bl	80006f0 <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e1a1      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f3c:	4b2d      	ldr	r3, [pc, #180]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0f0      	beq.n	8000f2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f48:	4b2a      	ldr	r3, [pc, #168]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	4927      	ldr	r1, [pc, #156]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	600b      	str	r3, [r1, #0]
 8000f5c:	e015      	b.n	8000f8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f5e:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <HAL_RCC_OscConfig+0x270>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f64:	f7ff fbc4 	bl	80006f0 <HAL_GetTick>
 8000f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6a:	e008      	b.n	8000f7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f6c:	f7ff fbc0 	bl	80006f0 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e180      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f0      	bne.n	8000f6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0308 	and.w	r3, r3, #8
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d03a      	beq.n	800100c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d019      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f9e:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <HAL_RCC_OscConfig+0x274>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa4:	f7ff fba4 	bl	80006f0 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fac:	f7ff fba0 	bl	80006f0 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e160      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fbe:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d0f0      	beq.n	8000fac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fca:	2001      	movs	r0, #1
 8000fcc:	f000 fad8 	bl	8001580 <RCC_Delay>
 8000fd0:	e01c      	b.n	800100c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_RCC_OscConfig+0x274>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd8:	f7ff fb8a 	bl	80006f0 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fde:	e00f      	b.n	8001000 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fb86 	bl	80006f0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d908      	bls.n	8001000 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e146      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
 8000ff2:	bf00      	nop
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	42420000 	.word	0x42420000
 8000ffc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001000:	4b92      	ldr	r3, [pc, #584]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1e9      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0304 	and.w	r3, r3, #4
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 80a6 	beq.w	8001166 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800101a:	2300      	movs	r3, #0
 800101c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800101e:	4b8b      	ldr	r3, [pc, #556]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d10d      	bne.n	8001046 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	4b88      	ldr	r3, [pc, #544]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	4a87      	ldr	r2, [pc, #540]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001034:	61d3      	str	r3, [r2, #28]
 8001036:	4b85      	ldr	r3, [pc, #532]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001042:	2301      	movs	r3, #1
 8001044:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001046:	4b82      	ldr	r3, [pc, #520]	; (8001250 <HAL_RCC_OscConfig+0x4c8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104e:	2b00      	cmp	r3, #0
 8001050:	d118      	bne.n	8001084 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001052:	4b7f      	ldr	r3, [pc, #508]	; (8001250 <HAL_RCC_OscConfig+0x4c8>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a7e      	ldr	r2, [pc, #504]	; (8001250 <HAL_RCC_OscConfig+0x4c8>)
 8001058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800105e:	f7ff fb47 	bl	80006f0 <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001066:	f7ff fb43 	bl	80006f0 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b64      	cmp	r3, #100	; 0x64
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e103      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001078:	4b75      	ldr	r3, [pc, #468]	; (8001250 <HAL_RCC_OscConfig+0x4c8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d106      	bne.n	800109a <HAL_RCC_OscConfig+0x312>
 800108c:	4b6f      	ldr	r3, [pc, #444]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	4a6e      	ldr	r2, [pc, #440]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6213      	str	r3, [r2, #32]
 8001098:	e02d      	b.n	80010f6 <HAL_RCC_OscConfig+0x36e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0x334>
 80010a2:	4b6a      	ldr	r3, [pc, #424]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	4a69      	ldr	r2, [pc, #420]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	f023 0301 	bic.w	r3, r3, #1
 80010ac:	6213      	str	r3, [r2, #32]
 80010ae:	4b67      	ldr	r3, [pc, #412]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	4a66      	ldr	r2, [pc, #408]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010b4:	f023 0304 	bic.w	r3, r3, #4
 80010b8:	6213      	str	r3, [r2, #32]
 80010ba:	e01c      	b.n	80010f6 <HAL_RCC_OscConfig+0x36e>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	2b05      	cmp	r3, #5
 80010c2:	d10c      	bne.n	80010de <HAL_RCC_OscConfig+0x356>
 80010c4:	4b61      	ldr	r3, [pc, #388]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010c6:	6a1b      	ldr	r3, [r3, #32]
 80010c8:	4a60      	ldr	r2, [pc, #384]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	6213      	str	r3, [r2, #32]
 80010d0:	4b5e      	ldr	r3, [pc, #376]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	6a1b      	ldr	r3, [r3, #32]
 80010d4:	4a5d      	ldr	r2, [pc, #372]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010d6:	f043 0301 	orr.w	r3, r3, #1
 80010da:	6213      	str	r3, [r2, #32]
 80010dc:	e00b      	b.n	80010f6 <HAL_RCC_OscConfig+0x36e>
 80010de:	4b5b      	ldr	r3, [pc, #364]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	4a5a      	ldr	r2, [pc, #360]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	6213      	str	r3, [r2, #32]
 80010ea:	4b58      	ldr	r3, [pc, #352]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	6a1b      	ldr	r3, [r3, #32]
 80010ee:	4a57      	ldr	r2, [pc, #348]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	f023 0304 	bic.w	r3, r3, #4
 80010f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d015      	beq.n	800112a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fe:	f7ff faf7 	bl	80006f0 <HAL_GetTick>
 8001102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001104:	e00a      	b.n	800111c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001106:	f7ff faf3 	bl	80006f0 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	f241 3288 	movw	r2, #5000	; 0x1388
 8001114:	4293      	cmp	r3, r2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e0b1      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800111c:	4b4b      	ldr	r3, [pc, #300]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0ee      	beq.n	8001106 <HAL_RCC_OscConfig+0x37e>
 8001128:	e014      	b.n	8001154 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112a:	f7ff fae1 	bl	80006f0 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001130:	e00a      	b.n	8001148 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001132:	f7ff fadd 	bl	80006f0 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001140:	4293      	cmp	r3, r2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e09b      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001148:	4b40      	ldr	r3, [pc, #256]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ee      	bne.n	8001132 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001154:	7dfb      	ldrb	r3, [r7, #23]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d105      	bne.n	8001166 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800115a:	4b3c      	ldr	r3, [pc, #240]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a3b      	ldr	r2, [pc, #236]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001164:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 8087 	beq.w	800127e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001170:	4b36      	ldr	r3, [pc, #216]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 030c 	and.w	r3, r3, #12
 8001178:	2b08      	cmp	r3, #8
 800117a:	d061      	beq.n	8001240 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	69db      	ldr	r3, [r3, #28]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d146      	bne.n	8001212 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001184:	4b33      	ldr	r3, [pc, #204]	; (8001254 <HAL_RCC_OscConfig+0x4cc>)
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118a:	f7ff fab1 	bl	80006f0 <HAL_GetTick>
 800118e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001192:	f7ff faad 	bl	80006f0 <HAL_GetTick>
 8001196:	4602      	mov	r2, r0
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e06d      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011a4:	4b29      	ldr	r3, [pc, #164]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1f0      	bne.n	8001192 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b8:	d108      	bne.n	80011cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011ba:	4b24      	ldr	r3, [pc, #144]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	4921      	ldr	r1, [pc, #132]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80011c8:	4313      	orrs	r3, r2
 80011ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011cc:	4b1f      	ldr	r3, [pc, #124]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a19      	ldr	r1, [r3, #32]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	430b      	orrs	r3, r1
 80011de:	491b      	ldr	r1, [pc, #108]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <HAL_RCC_OscConfig+0x4cc>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ea:	f7ff fa81 	bl	80006f0 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011f2:	f7ff fa7d 	bl	80006f0 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e03d      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f0      	beq.n	80011f2 <HAL_RCC_OscConfig+0x46a>
 8001210:	e035      	b.n	800127e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001212:	4b10      	ldr	r3, [pc, #64]	; (8001254 <HAL_RCC_OscConfig+0x4cc>)
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001218:	f7ff fa6a 	bl	80006f0 <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001220:	f7ff fa66 	bl	80006f0 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e026      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <HAL_RCC_OscConfig+0x4c4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f0      	bne.n	8001220 <HAL_RCC_OscConfig+0x498>
 800123e:	e01e      	b.n	800127e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69db      	ldr	r3, [r3, #28]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d107      	bne.n	8001258 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e019      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
 800124c:	40021000 	.word	0x40021000
 8001250:	40007000 	.word	0x40007000
 8001254:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_RCC_OscConfig+0x500>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	429a      	cmp	r2, r3
 800126a:	d106      	bne.n	800127a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001276:	429a      	cmp	r2, r3
 8001278:	d001      	beq.n	800127e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40021000 	.word	0x40021000

0800128c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d101      	bne.n	80012a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0d0      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012a0:	4b6a      	ldr	r3, [pc, #424]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d910      	bls.n	80012d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ae:	4b67      	ldr	r3, [pc, #412]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 0207 	bic.w	r2, r3, #7
 80012b6:	4965      	ldr	r1, [pc, #404]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012be:	4b63      	ldr	r3, [pc, #396]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d001      	beq.n	80012d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e0b8      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d020      	beq.n	800131e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d005      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012e8:	4b59      	ldr	r3, [pc, #356]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	4a58      	ldr	r2, [pc, #352]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 80012ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0308 	and.w	r3, r3, #8
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d005      	beq.n	800130c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001300:	4b53      	ldr	r3, [pc, #332]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	4a52      	ldr	r2, [pc, #328]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800130a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800130c:	4b50      	ldr	r3, [pc, #320]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	494d      	ldr	r1, [pc, #308]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800131a:	4313      	orrs	r3, r2
 800131c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	2b00      	cmp	r3, #0
 8001328:	d040      	beq.n	80013ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d107      	bne.n	8001342 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001332:	4b47      	ldr	r3, [pc, #284]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d115      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e07f      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b02      	cmp	r3, #2
 8001348:	d107      	bne.n	800135a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800134a:	4b41      	ldr	r3, [pc, #260]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d109      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e073      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800135a:	4b3d      	ldr	r3, [pc, #244]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e06b      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800136a:	4b39      	ldr	r3, [pc, #228]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f023 0203 	bic.w	r2, r3, #3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	4936      	ldr	r1, [pc, #216]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001378:	4313      	orrs	r3, r2
 800137a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800137c:	f7ff f9b8 	bl	80006f0 <HAL_GetTick>
 8001380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001382:	e00a      	b.n	800139a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001384:	f7ff f9b4 	bl	80006f0 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001392:	4293      	cmp	r3, r2
 8001394:	d901      	bls.n	800139a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e053      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800139a:	4b2d      	ldr	r3, [pc, #180]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f003 020c 	and.w	r2, r3, #12
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d1eb      	bne.n	8001384 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013ac:	4b27      	ldr	r3, [pc, #156]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d210      	bcs.n	80013dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b24      	ldr	r3, [pc, #144]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4922      	ldr	r1, [pc, #136]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e032      	b.n	8001442 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d008      	beq.n	80013fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	4916      	ldr	r1, [pc, #88]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	2b00      	cmp	r3, #0
 8001404:	d009      	beq.n	800141a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	490e      	ldr	r1, [pc, #56]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001416:	4313      	orrs	r3, r2
 8001418:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800141a:	f000 f821 	bl	8001460 <HAL_RCC_GetSysClockFreq>
 800141e:	4602      	mov	r2, r0
 8001420:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	f003 030f 	and.w	r3, r3, #15
 800142a:	490a      	ldr	r1, [pc, #40]	; (8001454 <HAL_RCC_ClockConfig+0x1c8>)
 800142c:	5ccb      	ldrb	r3, [r1, r3]
 800142e:	fa22 f303 	lsr.w	r3, r2, r3
 8001432:	4a09      	ldr	r2, [pc, #36]	; (8001458 <HAL_RCC_ClockConfig+0x1cc>)
 8001434:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_RCC_ClockConfig+0x1d0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f916 	bl	800066c <HAL_InitTick>

  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40022000 	.word	0x40022000
 8001450:	40021000 	.word	0x40021000
 8001454:	08002fe8 	.word	0x08002fe8
 8001458:	20000014 	.word	0x20000014
 800145c:	20000018 	.word	0x20000018

08001460 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001460:	b490      	push	{r4, r7}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001466:	4b29      	ldr	r3, [pc, #164]	; (800150c <HAL_RCC_GetSysClockFreq+0xac>)
 8001468:	1d3c      	adds	r4, r7, #4
 800146a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800146c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001470:	f240 2301 	movw	r3, #513	; 0x201
 8001474:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800148a:	4b21      	ldr	r3, [pc, #132]	; (8001510 <HAL_RCC_GetSysClockFreq+0xb0>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	f003 030c 	and.w	r3, r3, #12
 8001496:	2b04      	cmp	r3, #4
 8001498:	d002      	beq.n	80014a0 <HAL_RCC_GetSysClockFreq+0x40>
 800149a:	2b08      	cmp	r3, #8
 800149c:	d003      	beq.n	80014a6 <HAL_RCC_GetSysClockFreq+0x46>
 800149e:	e02b      	b.n	80014f8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014a0:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014a2:	623b      	str	r3, [r7, #32]
      break;
 80014a4:	e02b      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	0c9b      	lsrs	r3, r3, #18
 80014aa:	f003 030f 	and.w	r3, r3, #15
 80014ae:	3328      	adds	r3, #40	; 0x28
 80014b0:	443b      	add	r3, r7
 80014b2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80014b6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d012      	beq.n	80014e8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014c2:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	0c5b      	lsrs	r3, r3, #17
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	3328      	adds	r3, #40	; 0x28
 80014ce:	443b      	add	r3, r7
 80014d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80014d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014da:	fb03 f202 	mul.w	r2, r3, r2
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
 80014e6:	e004      	b.n	80014f2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f4:	623b      	str	r3, [r7, #32]
      break;
 80014f6:	e002      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014fa:	623b      	str	r3, [r7, #32]
      break;
 80014fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014fe:	6a3b      	ldr	r3, [r7, #32]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3728      	adds	r7, #40	; 0x28
 8001504:	46bd      	mov	sp, r7
 8001506:	bc90      	pop	{r4, r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	08002fd8 	.word	0x08002fd8
 8001510:	40021000 	.word	0x40021000
 8001514:	007a1200 	.word	0x007a1200
 8001518:	003d0900 	.word	0x003d0900

0800151c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001520:	4b02      	ldr	r3, [pc, #8]	; (800152c <HAL_RCC_GetHCLKFreq+0x10>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	20000014 	.word	0x20000014

08001530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001534:	f7ff fff2 	bl	800151c <HAL_RCC_GetHCLKFreq>
 8001538:	4602      	mov	r2, r0
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <HAL_RCC_GetPCLK1Freq+0x20>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	0a1b      	lsrs	r3, r3, #8
 8001540:	f003 0307 	and.w	r3, r3, #7
 8001544:	4903      	ldr	r1, [pc, #12]	; (8001554 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001546:	5ccb      	ldrb	r3, [r1, r3]
 8001548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800154c:	4618      	mov	r0, r3
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40021000 	.word	0x40021000
 8001554:	08002ff8 	.word	0x08002ff8

08001558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800155c:	f7ff ffde 	bl	800151c <HAL_RCC_GetHCLKFreq>
 8001560:	4602      	mov	r2, r0
 8001562:	4b05      	ldr	r3, [pc, #20]	; (8001578 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	0adb      	lsrs	r3, r3, #11
 8001568:	f003 0307 	and.w	r3, r3, #7
 800156c:	4903      	ldr	r1, [pc, #12]	; (800157c <HAL_RCC_GetPCLK2Freq+0x24>)
 800156e:	5ccb      	ldrb	r3, [r1, r3]
 8001570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001574:	4618      	mov	r0, r3
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40021000 	.word	0x40021000
 800157c:	08002ff8 	.word	0x08002ff8

08001580 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001588:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <RCC_Delay+0x34>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <RCC_Delay+0x38>)
 800158e:	fba2 2303 	umull	r2, r3, r2, r3
 8001592:	0a5b      	lsrs	r3, r3, #9
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	fb02 f303 	mul.w	r3, r2, r3
 800159a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800159c:	bf00      	nop
  }
  while (Delay --);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	1e5a      	subs	r2, r3, #1
 80015a2:	60fa      	str	r2, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1f9      	bne.n	800159c <RCC_Delay+0x1c>
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	20000014 	.word	0x20000014
 80015b8:	10624dd3 	.word	0x10624dd3

080015bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e03f      	b.n	800164e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d106      	bne.n	80015e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7fe feda 	bl	800039c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2224      	movs	r2, #36	; 0x24
 80015ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80015fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 fc85 	bl	8001f10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	691a      	ldr	r2, [r3, #16]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001614:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	695a      	ldr	r2, [r3, #20]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001624:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68da      	ldr	r2, [r3, #12]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001634:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2220      	movs	r2, #32
 8001640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2220      	movs	r2, #32
 8001648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b08a      	sub	sp, #40	; 0x28
 800165a:	af02      	add	r7, sp, #8
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	603b      	str	r3, [r7, #0]
 8001662:	4613      	mov	r3, r2
 8001664:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b20      	cmp	r3, #32
 8001674:	d17c      	bne.n	8001770 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <HAL_UART_Transmit+0x2c>
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e075      	b.n	8001772 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800168c:	2b01      	cmp	r3, #1
 800168e:	d101      	bne.n	8001694 <HAL_UART_Transmit+0x3e>
 8001690:	2302      	movs	r3, #2
 8001692:	e06e      	b.n	8001772 <HAL_UART_Transmit+0x11c>
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2201      	movs	r2, #1
 8001698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2200      	movs	r2, #0
 80016a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2221      	movs	r2, #33	; 0x21
 80016a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80016aa:	f7ff f821 	bl	80006f0 <HAL_GetTick>
 80016ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	88fa      	ldrh	r2, [r7, #6]
 80016b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	88fa      	ldrh	r2, [r7, #6]
 80016ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016c4:	d108      	bne.n	80016d8 <HAL_UART_Transmit+0x82>
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d104      	bne.n	80016d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	61bb      	str	r3, [r7, #24]
 80016d6:	e003      	b.n	80016e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80016e8:	e02a      	b.n	8001740 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	2200      	movs	r2, #0
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f000 fa38 	bl	8001b6a <UART_WaitOnFlagUntilTimeout>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e036      	b.n	8001772 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10b      	bne.n	8001722 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001718:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	3302      	adds	r3, #2
 800171e:	61bb      	str	r3, [r7, #24]
 8001720:	e007      	b.n	8001732 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	781a      	ldrb	r2, [r3, #0]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	3301      	adds	r3, #1
 8001730:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001736:	b29b      	uxth	r3, r3
 8001738:	3b01      	subs	r3, #1
 800173a:	b29a      	uxth	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001744:	b29b      	uxth	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1cf      	bne.n	80016ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2200      	movs	r2, #0
 8001752:	2140      	movs	r1, #64	; 0x40
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f000 fa08 	bl	8001b6a <UART_WaitOnFlagUntilTimeout>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e006      	b.n	8001772 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2220      	movs	r2, #32
 8001768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	e000      	b.n	8001772 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001770:	2302      	movs	r3, #2
  }
}
 8001772:	4618      	mov	r0, r3
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b084      	sub	sp, #16
 800177e:	af00      	add	r7, sp, #0
 8001780:	60f8      	str	r0, [r7, #12]
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	4613      	mov	r3, r2
 8001786:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b20      	cmp	r3, #32
 8001792:	d11d      	bne.n	80017d0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d002      	beq.n	80017a0 <HAL_UART_Receive_IT+0x26>
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e016      	b.n	80017d2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d101      	bne.n	80017b2 <HAL_UART_Receive_IT+0x38>
 80017ae:	2302      	movs	r3, #2
 80017b0:	e00f      	b.n	80017d2 <HAL_UART_Receive_IT+0x58>
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	461a      	mov	r2, r3
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f000 fa19 	bl	8001bfe <UART_Start_Receive_IT>
 80017cc:	4603      	mov	r3, r0
 80017ce:	e000      	b.n	80017d2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80017d0:	2302      	movs	r3, #2
  }
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d10d      	bne.n	800182e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001814:	f003 0320 	and.w	r3, r3, #32
 8001818:	2b00      	cmp	r3, #0
 800181a:	d008      	beq.n	800182e <HAL_UART_IRQHandler+0x52>
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	f003 0320 	and.w	r3, r3, #32
 8001822:	2b00      	cmp	r3, #0
 8001824:	d003      	beq.n	800182e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 fac9 	bl	8001dbe <UART_Receive_IT>
      return;
 800182c:	e17b      	b.n	8001b26 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 80b1 	beq.w	8001998 <HAL_UART_IRQHandler+0x1bc>
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	2b00      	cmp	r3, #0
 800183e:	d105      	bne.n	800184c <HAL_UART_IRQHandler+0x70>
 8001840:	6a3b      	ldr	r3, [r7, #32]
 8001842:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80a6 	beq.w	8001998 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800184c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00a      	beq.n	800186c <HAL_UART_IRQHandler+0x90>
 8001856:	6a3b      	ldr	r3, [r7, #32]
 8001858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186e:	f003 0304 	and.w	r3, r3, #4
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <HAL_UART_IRQHandler+0xb0>
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001884:	f043 0202 	orr.w	r2, r3, #2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00a      	beq.n	80018ac <HAL_UART_IRQHandler+0xd0>
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a4:	f043 0204 	orr.w	r2, r3, #4
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00f      	beq.n	80018d6 <HAL_UART_IRQHandler+0xfa>
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	f003 0320 	and.w	r3, r3, #32
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d104      	bne.n	80018ca <HAL_UART_IRQHandler+0xee>
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	f043 0208 	orr.w	r2, r3, #8
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 811e 	beq.w	8001b1c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	f003 0320 	and.w	r3, r3, #32
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d007      	beq.n	80018fa <HAL_UART_IRQHandler+0x11e>
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	f003 0320 	and.w	r3, r3, #32
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f000 fa62 	bl	8001dbe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	695b      	ldr	r3, [r3, #20]
 8001900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001904:	2b00      	cmp	r3, #0
 8001906:	bf14      	ite	ne
 8001908:	2301      	movne	r3, #1
 800190a:	2300      	moveq	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001914:	f003 0308 	and.w	r3, r3, #8
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <HAL_UART_IRQHandler+0x146>
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d031      	beq.n	8001986 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f9a4 	bl	8001c70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001932:	2b00      	cmp	r3, #0
 8001934:	d023      	beq.n	800197e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001944:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194a:	2b00      	cmp	r3, #0
 800194c:	d013      	beq.n	8001976 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001952:	4a76      	ldr	r2, [pc, #472]	; (8001b2c <HAL_UART_IRQHandler+0x350>)
 8001954:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff f81a 	bl	8000994 <HAL_DMA_Abort_IT>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d016      	beq.n	8001994 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800196a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001970:	4610      	mov	r0, r2
 8001972:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001974:	e00e      	b.n	8001994 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 f8e3 	bl	8001b42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800197c:	e00a      	b.n	8001994 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f8df 	bl	8001b42 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001984:	e006      	b.n	8001994 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f8db 	bl	8001b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001992:	e0c3      	b.n	8001b1c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001994:	bf00      	nop
    return;
 8001996:	e0c1      	b.n	8001b1c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199c:	2b01      	cmp	r3, #1
 800199e:	f040 80a1 	bne.w	8001ae4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	f003 0310 	and.w	r3, r3, #16
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 809b 	beq.w	8001ae4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	f003 0310 	and.w	r3, r3, #16
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 8095 	beq.w	8001ae4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d04e      	beq.n	8001a7c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80019e8:	8a3b      	ldrh	r3, [r7, #16]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8098 	beq.w	8001b20 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80019f4:	8a3a      	ldrh	r2, [r7, #16]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	f080 8092 	bcs.w	8001b20 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	8a3a      	ldrh	r2, [r7, #16]
 8001a00:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	2b20      	cmp	r3, #32
 8001a0a:	d02b      	beq.n	8001a64 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68da      	ldr	r2, [r3, #12]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a1a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	695a      	ldr	r2, [r3, #20]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f022 0201 	bic.w	r2, r2, #1
 8001a2a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	695a      	ldr	r2, [r3, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a3a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2220      	movs	r2, #32
 8001a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0210 	bic.w	r2, r2, #16
 8001a58:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe ff5d 	bl	800091e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	4619      	mov	r1, r3
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f86d 	bl	8001b54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001a7a:	e051      	b.n	8001b20 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d047      	beq.n	8001b24 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8001a94:	8a7b      	ldrh	r3, [r7, #18]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d044      	beq.n	8001b24 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001aa8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	695a      	ldr	r2, [r3, #20]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f022 0201 	bic.w	r2, r2, #1
 8001ab8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2220      	movs	r2, #32
 8001abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0210 	bic.w	r2, r2, #16
 8001ad6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001ad8:	8a7b      	ldrh	r3, [r7, #18]
 8001ada:	4619      	mov	r1, r3
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f839 	bl	8001b54 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001ae2:	e01f      	b.n	8001b24 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d008      	beq.n	8001b00 <HAL_UART_IRQHandler+0x324>
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f8f9 	bl	8001cf0 <UART_Transmit_IT>
    return;
 8001afe:	e012      	b.n	8001b26 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00d      	beq.n	8001b26 <HAL_UART_IRQHandler+0x34a>
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f000 f93a 	bl	8001d8e <UART_EndTransmit_IT>
    return;
 8001b1a:	e004      	b.n	8001b26 <HAL_UART_IRQHandler+0x34a>
    return;
 8001b1c:	bf00      	nop
 8001b1e:	e002      	b.n	8001b26 <HAL_UART_IRQHandler+0x34a>
      return;
 8001b20:	bf00      	nop
 8001b22:	e000      	b.n	8001b26 <HAL_UART_IRQHandler+0x34a>
      return;
 8001b24:	bf00      	nop
  }
}
 8001b26:	3728      	adds	r7, #40	; 0x28
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	08001cc9 	.word	0x08001cc9

08001b30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr

08001b42 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b084      	sub	sp, #16
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	603b      	str	r3, [r7, #0]
 8001b76:	4613      	mov	r3, r2
 8001b78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b7a:	e02c      	b.n	8001bd6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b82:	d028      	beq.n	8001bd6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d007      	beq.n	8001b9a <UART_WaitOnFlagUntilTimeout+0x30>
 8001b8a:	f7fe fdb1 	bl	80006f0 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d21d      	bcs.n	8001bd6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001ba8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	695a      	ldr	r2, [r3, #20]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0201 	bic.w	r2, r2, #1
 8001bb8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2220      	movs	r2, #32
 8001bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e00f      	b.n	8001bf6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4013      	ands	r3, r2
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	bf0c      	ite	eq
 8001be6:	2301      	moveq	r3, #1
 8001be8:	2300      	movne	r3, #0
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d0c3      	beq.n	8001b7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b085      	sub	sp, #20
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	88fa      	ldrh	r2, [r7, #6]
 8001c1c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2222      	movs	r2, #34	; 0x22
 8001c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c42:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	695a      	ldr	r2, [r3, #20]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f042 0201 	orr.w	r2, r2, #1
 8001c52:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0220 	orr.w	r2, r2, #32
 8001c62:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3714      	adds	r7, #20
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr

08001c70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001c86:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	695a      	ldr	r2, [r3, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 0201 	bic.w	r2, r2, #1
 8001c96:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d107      	bne.n	8001cb0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 0210 	bic.w	r2, r2, #16
 8001cae:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2220      	movs	r2, #32
 8001cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr

08001cc8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f7ff ff2d 	bl	8001b42 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b21      	cmp	r3, #33	; 0x21
 8001d02:	d13e      	bne.n	8001d82 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d0c:	d114      	bne.n	8001d38 <UART_Transmit_IT+0x48>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d110      	bne.n	8001d38 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	461a      	mov	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d2a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	1c9a      	adds	r2, r3, #2
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	621a      	str	r2, [r3, #32]
 8001d36:	e008      	b.n	8001d4a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	1c59      	adds	r1, r3, #1
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	6211      	str	r1, [r2, #32]
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	3b01      	subs	r3, #1
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	4619      	mov	r1, r3
 8001d58:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10f      	bne.n	8001d7e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d6c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d7c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e000      	b.n	8001d84 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001d82:	2302      	movs	r3, #2
  }
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001da4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2220      	movs	r2, #32
 8001daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7ff febe 	bl	8001b30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b086      	sub	sp, #24
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b22      	cmp	r3, #34	; 0x22
 8001dd0:	f040 8099 	bne.w	8001f06 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ddc:	d117      	bne.n	8001e0e <UART_Receive_IT+0x50>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d113      	bne.n	8001e0e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dee:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e06:	1c9a      	adds	r2, r3, #2
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	629a      	str	r2, [r3, #40]	; 0x28
 8001e0c:	e026      	b.n	8001e5c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e20:	d007      	beq.n	8001e32 <UART_Receive_IT+0x74>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10a      	bne.n	8001e40 <UART_Receive_IT+0x82>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d106      	bne.n	8001e40 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e008      	b.n	8001e52 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	3b01      	subs	r3, #1
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d148      	bne.n	8001f02 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f022 0220 	bic.w	r2, r2, #32
 8001e7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68da      	ldr	r2, [r3, #12]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0201 	bic.w	r2, r2, #1
 8001e9e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d123      	bne.n	8001ef8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f022 0210 	bic.w	r2, r2, #16
 8001ec4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0310 	and.w	r3, r3, #16
 8001ed0:	2b10      	cmp	r3, #16
 8001ed2:	d10a      	bne.n	8001eea <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001eee:	4619      	mov	r1, r3
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff fe2f 	bl	8001b54 <HAL_UARTEx_RxEventCallback>
 8001ef6:	e002      	b.n	8001efe <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7fe f939 	bl	8000170 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001efe:	2300      	movs	r3, #0
 8001f00:	e002      	b.n	8001f08 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	e000      	b.n	8001f08 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001f06:	2302      	movs	r3, #2
  }
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001f4a:	f023 030c 	bic.w	r3, r3, #12
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6812      	ldr	r2, [r2, #0]
 8001f52:	68b9      	ldr	r1, [r7, #8]
 8001f54:	430b      	orrs	r3, r1
 8001f56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	699a      	ldr	r2, [r3, #24]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a2c      	ldr	r2, [pc, #176]	; (8002024 <UART_SetConfig+0x114>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d103      	bne.n	8001f80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001f78:	f7ff faee 	bl	8001558 <HAL_RCC_GetPCLK2Freq>
 8001f7c:	60f8      	str	r0, [r7, #12]
 8001f7e:	e002      	b.n	8001f86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001f80:	f7ff fad6 	bl	8001530 <HAL_RCC_GetPCLK1Freq>
 8001f84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	009a      	lsls	r2, r3, #2
 8001f90:	441a      	add	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9c:	4a22      	ldr	r2, [pc, #136]	; (8002028 <UART_SetConfig+0x118>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	0119      	lsls	r1, r3, #4
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	009a      	lsls	r2, r3, #2
 8001fb0:	441a      	add	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fbc:	4b1a      	ldr	r3, [pc, #104]	; (8002028 <UART_SetConfig+0x118>)
 8001fbe:	fba3 0302 	umull	r0, r3, r3, r2
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	2064      	movs	r0, #100	; 0x64
 8001fc6:	fb00 f303 	mul.w	r3, r0, r3
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	011b      	lsls	r3, r3, #4
 8001fce:	3332      	adds	r3, #50	; 0x32
 8001fd0:	4a15      	ldr	r2, [pc, #84]	; (8002028 <UART_SetConfig+0x118>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	095b      	lsrs	r3, r3, #5
 8001fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fdc:	4419      	add	r1, r3
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	009a      	lsls	r2, r3, #2
 8001fe8:	441a      	add	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <UART_SetConfig+0x118>)
 8001ff6:	fba3 0302 	umull	r0, r3, r3, r2
 8001ffa:	095b      	lsrs	r3, r3, #5
 8001ffc:	2064      	movs	r0, #100	; 0x64
 8001ffe:	fb00 f303 	mul.w	r3, r0, r3
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	3332      	adds	r3, #50	; 0x32
 8002008:	4a07      	ldr	r2, [pc, #28]	; (8002028 <UART_SetConfig+0x118>)
 800200a:	fba2 2303 	umull	r2, r3, r2, r3
 800200e:	095b      	lsrs	r3, r3, #5
 8002010:	f003 020f 	and.w	r2, r3, #15
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	440a      	add	r2, r1
 800201a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40013800 	.word	0x40013800
 8002028:	51eb851f 	.word	0x51eb851f

0800202c <__errno>:
 800202c:	4b01      	ldr	r3, [pc, #4]	; (8002034 <__errno+0x8>)
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	20000020 	.word	0x20000020

08002038 <__libc_init_array>:
 8002038:	b570      	push	{r4, r5, r6, lr}
 800203a:	2600      	movs	r6, #0
 800203c:	4d0c      	ldr	r5, [pc, #48]	; (8002070 <__libc_init_array+0x38>)
 800203e:	4c0d      	ldr	r4, [pc, #52]	; (8002074 <__libc_init_array+0x3c>)
 8002040:	1b64      	subs	r4, r4, r5
 8002042:	10a4      	asrs	r4, r4, #2
 8002044:	42a6      	cmp	r6, r4
 8002046:	d109      	bne.n	800205c <__libc_init_array+0x24>
 8002048:	f000 ffb6 	bl	8002fb8 <_init>
 800204c:	2600      	movs	r6, #0
 800204e:	4d0a      	ldr	r5, [pc, #40]	; (8002078 <__libc_init_array+0x40>)
 8002050:	4c0a      	ldr	r4, [pc, #40]	; (800207c <__libc_init_array+0x44>)
 8002052:	1b64      	subs	r4, r4, r5
 8002054:	10a4      	asrs	r4, r4, #2
 8002056:	42a6      	cmp	r6, r4
 8002058:	d105      	bne.n	8002066 <__libc_init_array+0x2e>
 800205a:	bd70      	pop	{r4, r5, r6, pc}
 800205c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002060:	4798      	blx	r3
 8002062:	3601      	adds	r6, #1
 8002064:	e7ee      	b.n	8002044 <__libc_init_array+0xc>
 8002066:	f855 3b04 	ldr.w	r3, [r5], #4
 800206a:	4798      	blx	r3
 800206c:	3601      	adds	r6, #1
 800206e:	e7f2      	b.n	8002056 <__libc_init_array+0x1e>
 8002070:	08003098 	.word	0x08003098
 8002074:	08003098 	.word	0x08003098
 8002078:	08003098 	.word	0x08003098
 800207c:	0800309c 	.word	0x0800309c

08002080 <memset>:
 8002080:	4603      	mov	r3, r0
 8002082:	4402      	add	r2, r0
 8002084:	4293      	cmp	r3, r2
 8002086:	d100      	bne.n	800208a <memset+0xa>
 8002088:	4770      	bx	lr
 800208a:	f803 1b01 	strb.w	r1, [r3], #1
 800208e:	e7f9      	b.n	8002084 <memset+0x4>

08002090 <iprintf>:
 8002090:	b40f      	push	{r0, r1, r2, r3}
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <iprintf+0x2c>)
 8002094:	b513      	push	{r0, r1, r4, lr}
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	b124      	cbz	r4, 80020a4 <iprintf+0x14>
 800209a:	69a3      	ldr	r3, [r4, #24]
 800209c:	b913      	cbnz	r3, 80020a4 <iprintf+0x14>
 800209e:	4620      	mov	r0, r4
 80020a0:	f000 f866 	bl	8002170 <__sinit>
 80020a4:	ab05      	add	r3, sp, #20
 80020a6:	4620      	mov	r0, r4
 80020a8:	9a04      	ldr	r2, [sp, #16]
 80020aa:	68a1      	ldr	r1, [r4, #8]
 80020ac:	9301      	str	r3, [sp, #4]
 80020ae:	f000 f9bb 	bl	8002428 <_vfiprintf_r>
 80020b2:	b002      	add	sp, #8
 80020b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020b8:	b004      	add	sp, #16
 80020ba:	4770      	bx	lr
 80020bc:	20000020 	.word	0x20000020

080020c0 <std>:
 80020c0:	2300      	movs	r3, #0
 80020c2:	b510      	push	{r4, lr}
 80020c4:	4604      	mov	r4, r0
 80020c6:	e9c0 3300 	strd	r3, r3, [r0]
 80020ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80020ce:	6083      	str	r3, [r0, #8]
 80020d0:	8181      	strh	r1, [r0, #12]
 80020d2:	6643      	str	r3, [r0, #100]	; 0x64
 80020d4:	81c2      	strh	r2, [r0, #14]
 80020d6:	6183      	str	r3, [r0, #24]
 80020d8:	4619      	mov	r1, r3
 80020da:	2208      	movs	r2, #8
 80020dc:	305c      	adds	r0, #92	; 0x5c
 80020de:	f7ff ffcf 	bl	8002080 <memset>
 80020e2:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <std+0x38>)
 80020e4:	6224      	str	r4, [r4, #32]
 80020e6:	6263      	str	r3, [r4, #36]	; 0x24
 80020e8:	4b04      	ldr	r3, [pc, #16]	; (80020fc <std+0x3c>)
 80020ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80020ec:	4b04      	ldr	r3, [pc, #16]	; (8002100 <std+0x40>)
 80020ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <std+0x44>)
 80020f2:	6323      	str	r3, [r4, #48]	; 0x30
 80020f4:	bd10      	pop	{r4, pc}
 80020f6:	bf00      	nop
 80020f8:	080029d5 	.word	0x080029d5
 80020fc:	080029f7 	.word	0x080029f7
 8002100:	08002a2f 	.word	0x08002a2f
 8002104:	08002a53 	.word	0x08002a53

08002108 <_cleanup_r>:
 8002108:	4901      	ldr	r1, [pc, #4]	; (8002110 <_cleanup_r+0x8>)
 800210a:	f000 b8af 	b.w	800226c <_fwalk_reent>
 800210e:	bf00      	nop
 8002110:	08002d25 	.word	0x08002d25

08002114 <__sfmoreglue>:
 8002114:	2268      	movs	r2, #104	; 0x68
 8002116:	b570      	push	{r4, r5, r6, lr}
 8002118:	1e4d      	subs	r5, r1, #1
 800211a:	4355      	muls	r5, r2
 800211c:	460e      	mov	r6, r1
 800211e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002122:	f000 f8e5 	bl	80022f0 <_malloc_r>
 8002126:	4604      	mov	r4, r0
 8002128:	b140      	cbz	r0, 800213c <__sfmoreglue+0x28>
 800212a:	2100      	movs	r1, #0
 800212c:	e9c0 1600 	strd	r1, r6, [r0]
 8002130:	300c      	adds	r0, #12
 8002132:	60a0      	str	r0, [r4, #8]
 8002134:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002138:	f7ff ffa2 	bl	8002080 <memset>
 800213c:	4620      	mov	r0, r4
 800213e:	bd70      	pop	{r4, r5, r6, pc}

08002140 <__sfp_lock_acquire>:
 8002140:	4801      	ldr	r0, [pc, #4]	; (8002148 <__sfp_lock_acquire+0x8>)
 8002142:	f000 b8b3 	b.w	80022ac <__retarget_lock_acquire_recursive>
 8002146:	bf00      	nop
 8002148:	20000105 	.word	0x20000105

0800214c <__sfp_lock_release>:
 800214c:	4801      	ldr	r0, [pc, #4]	; (8002154 <__sfp_lock_release+0x8>)
 800214e:	f000 b8ae 	b.w	80022ae <__retarget_lock_release_recursive>
 8002152:	bf00      	nop
 8002154:	20000105 	.word	0x20000105

08002158 <__sinit_lock_acquire>:
 8002158:	4801      	ldr	r0, [pc, #4]	; (8002160 <__sinit_lock_acquire+0x8>)
 800215a:	f000 b8a7 	b.w	80022ac <__retarget_lock_acquire_recursive>
 800215e:	bf00      	nop
 8002160:	20000106 	.word	0x20000106

08002164 <__sinit_lock_release>:
 8002164:	4801      	ldr	r0, [pc, #4]	; (800216c <__sinit_lock_release+0x8>)
 8002166:	f000 b8a2 	b.w	80022ae <__retarget_lock_release_recursive>
 800216a:	bf00      	nop
 800216c:	20000106 	.word	0x20000106

08002170 <__sinit>:
 8002170:	b510      	push	{r4, lr}
 8002172:	4604      	mov	r4, r0
 8002174:	f7ff fff0 	bl	8002158 <__sinit_lock_acquire>
 8002178:	69a3      	ldr	r3, [r4, #24]
 800217a:	b11b      	cbz	r3, 8002184 <__sinit+0x14>
 800217c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002180:	f7ff bff0 	b.w	8002164 <__sinit_lock_release>
 8002184:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002188:	6523      	str	r3, [r4, #80]	; 0x50
 800218a:	4b13      	ldr	r3, [pc, #76]	; (80021d8 <__sinit+0x68>)
 800218c:	4a13      	ldr	r2, [pc, #76]	; (80021dc <__sinit+0x6c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	62a2      	str	r2, [r4, #40]	; 0x28
 8002192:	42a3      	cmp	r3, r4
 8002194:	bf08      	it	eq
 8002196:	2301      	moveq	r3, #1
 8002198:	4620      	mov	r0, r4
 800219a:	bf08      	it	eq
 800219c:	61a3      	streq	r3, [r4, #24]
 800219e:	f000 f81f 	bl	80021e0 <__sfp>
 80021a2:	6060      	str	r0, [r4, #4]
 80021a4:	4620      	mov	r0, r4
 80021a6:	f000 f81b 	bl	80021e0 <__sfp>
 80021aa:	60a0      	str	r0, [r4, #8]
 80021ac:	4620      	mov	r0, r4
 80021ae:	f000 f817 	bl	80021e0 <__sfp>
 80021b2:	2200      	movs	r2, #0
 80021b4:	2104      	movs	r1, #4
 80021b6:	60e0      	str	r0, [r4, #12]
 80021b8:	6860      	ldr	r0, [r4, #4]
 80021ba:	f7ff ff81 	bl	80020c0 <std>
 80021be:	2201      	movs	r2, #1
 80021c0:	2109      	movs	r1, #9
 80021c2:	68a0      	ldr	r0, [r4, #8]
 80021c4:	f7ff ff7c 	bl	80020c0 <std>
 80021c8:	2202      	movs	r2, #2
 80021ca:	2112      	movs	r1, #18
 80021cc:	68e0      	ldr	r0, [r4, #12]
 80021ce:	f7ff ff77 	bl	80020c0 <std>
 80021d2:	2301      	movs	r3, #1
 80021d4:	61a3      	str	r3, [r4, #24]
 80021d6:	e7d1      	b.n	800217c <__sinit+0xc>
 80021d8:	08003000 	.word	0x08003000
 80021dc:	08002109 	.word	0x08002109

080021e0 <__sfp>:
 80021e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e2:	4607      	mov	r7, r0
 80021e4:	f7ff ffac 	bl	8002140 <__sfp_lock_acquire>
 80021e8:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <__sfp+0x84>)
 80021ea:	681e      	ldr	r6, [r3, #0]
 80021ec:	69b3      	ldr	r3, [r6, #24]
 80021ee:	b913      	cbnz	r3, 80021f6 <__sfp+0x16>
 80021f0:	4630      	mov	r0, r6
 80021f2:	f7ff ffbd 	bl	8002170 <__sinit>
 80021f6:	3648      	adds	r6, #72	; 0x48
 80021f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	d503      	bpl.n	8002208 <__sfp+0x28>
 8002200:	6833      	ldr	r3, [r6, #0]
 8002202:	b30b      	cbz	r3, 8002248 <__sfp+0x68>
 8002204:	6836      	ldr	r6, [r6, #0]
 8002206:	e7f7      	b.n	80021f8 <__sfp+0x18>
 8002208:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800220c:	b9d5      	cbnz	r5, 8002244 <__sfp+0x64>
 800220e:	4b16      	ldr	r3, [pc, #88]	; (8002268 <__sfp+0x88>)
 8002210:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002214:	60e3      	str	r3, [r4, #12]
 8002216:	6665      	str	r5, [r4, #100]	; 0x64
 8002218:	f000 f847 	bl	80022aa <__retarget_lock_init_recursive>
 800221c:	f7ff ff96 	bl	800214c <__sfp_lock_release>
 8002220:	2208      	movs	r2, #8
 8002222:	4629      	mov	r1, r5
 8002224:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002228:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800222c:	6025      	str	r5, [r4, #0]
 800222e:	61a5      	str	r5, [r4, #24]
 8002230:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002234:	f7ff ff24 	bl	8002080 <memset>
 8002238:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800223c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002240:	4620      	mov	r0, r4
 8002242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002244:	3468      	adds	r4, #104	; 0x68
 8002246:	e7d9      	b.n	80021fc <__sfp+0x1c>
 8002248:	2104      	movs	r1, #4
 800224a:	4638      	mov	r0, r7
 800224c:	f7ff ff62 	bl	8002114 <__sfmoreglue>
 8002250:	4604      	mov	r4, r0
 8002252:	6030      	str	r0, [r6, #0]
 8002254:	2800      	cmp	r0, #0
 8002256:	d1d5      	bne.n	8002204 <__sfp+0x24>
 8002258:	f7ff ff78 	bl	800214c <__sfp_lock_release>
 800225c:	230c      	movs	r3, #12
 800225e:	603b      	str	r3, [r7, #0]
 8002260:	e7ee      	b.n	8002240 <__sfp+0x60>
 8002262:	bf00      	nop
 8002264:	08003000 	.word	0x08003000
 8002268:	ffff0001 	.word	0xffff0001

0800226c <_fwalk_reent>:
 800226c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002270:	4606      	mov	r6, r0
 8002272:	4688      	mov	r8, r1
 8002274:	2700      	movs	r7, #0
 8002276:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800227a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800227e:	f1b9 0901 	subs.w	r9, r9, #1
 8002282:	d505      	bpl.n	8002290 <_fwalk_reent+0x24>
 8002284:	6824      	ldr	r4, [r4, #0]
 8002286:	2c00      	cmp	r4, #0
 8002288:	d1f7      	bne.n	800227a <_fwalk_reent+0xe>
 800228a:	4638      	mov	r0, r7
 800228c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002290:	89ab      	ldrh	r3, [r5, #12]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d907      	bls.n	80022a6 <_fwalk_reent+0x3a>
 8002296:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800229a:	3301      	adds	r3, #1
 800229c:	d003      	beq.n	80022a6 <_fwalk_reent+0x3a>
 800229e:	4629      	mov	r1, r5
 80022a0:	4630      	mov	r0, r6
 80022a2:	47c0      	blx	r8
 80022a4:	4307      	orrs	r7, r0
 80022a6:	3568      	adds	r5, #104	; 0x68
 80022a8:	e7e9      	b.n	800227e <_fwalk_reent+0x12>

080022aa <__retarget_lock_init_recursive>:
 80022aa:	4770      	bx	lr

080022ac <__retarget_lock_acquire_recursive>:
 80022ac:	4770      	bx	lr

080022ae <__retarget_lock_release_recursive>:
 80022ae:	4770      	bx	lr

080022b0 <sbrk_aligned>:
 80022b0:	b570      	push	{r4, r5, r6, lr}
 80022b2:	4e0e      	ldr	r6, [pc, #56]	; (80022ec <sbrk_aligned+0x3c>)
 80022b4:	460c      	mov	r4, r1
 80022b6:	6831      	ldr	r1, [r6, #0]
 80022b8:	4605      	mov	r5, r0
 80022ba:	b911      	cbnz	r1, 80022c2 <sbrk_aligned+0x12>
 80022bc:	f000 fb7a 	bl	80029b4 <_sbrk_r>
 80022c0:	6030      	str	r0, [r6, #0]
 80022c2:	4621      	mov	r1, r4
 80022c4:	4628      	mov	r0, r5
 80022c6:	f000 fb75 	bl	80029b4 <_sbrk_r>
 80022ca:	1c43      	adds	r3, r0, #1
 80022cc:	d00a      	beq.n	80022e4 <sbrk_aligned+0x34>
 80022ce:	1cc4      	adds	r4, r0, #3
 80022d0:	f024 0403 	bic.w	r4, r4, #3
 80022d4:	42a0      	cmp	r0, r4
 80022d6:	d007      	beq.n	80022e8 <sbrk_aligned+0x38>
 80022d8:	1a21      	subs	r1, r4, r0
 80022da:	4628      	mov	r0, r5
 80022dc:	f000 fb6a 	bl	80029b4 <_sbrk_r>
 80022e0:	3001      	adds	r0, #1
 80022e2:	d101      	bne.n	80022e8 <sbrk_aligned+0x38>
 80022e4:	f04f 34ff 	mov.w	r4, #4294967295
 80022e8:	4620      	mov	r0, r4
 80022ea:	bd70      	pop	{r4, r5, r6, pc}
 80022ec:	2000010c 	.word	0x2000010c

080022f0 <_malloc_r>:
 80022f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022f4:	1ccd      	adds	r5, r1, #3
 80022f6:	f025 0503 	bic.w	r5, r5, #3
 80022fa:	3508      	adds	r5, #8
 80022fc:	2d0c      	cmp	r5, #12
 80022fe:	bf38      	it	cc
 8002300:	250c      	movcc	r5, #12
 8002302:	2d00      	cmp	r5, #0
 8002304:	4607      	mov	r7, r0
 8002306:	db01      	blt.n	800230c <_malloc_r+0x1c>
 8002308:	42a9      	cmp	r1, r5
 800230a:	d905      	bls.n	8002318 <_malloc_r+0x28>
 800230c:	230c      	movs	r3, #12
 800230e:	2600      	movs	r6, #0
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	4630      	mov	r0, r6
 8002314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002318:	4e2e      	ldr	r6, [pc, #184]	; (80023d4 <_malloc_r+0xe4>)
 800231a:	f000 fdc5 	bl	8002ea8 <__malloc_lock>
 800231e:	6833      	ldr	r3, [r6, #0]
 8002320:	461c      	mov	r4, r3
 8002322:	bb34      	cbnz	r4, 8002372 <_malloc_r+0x82>
 8002324:	4629      	mov	r1, r5
 8002326:	4638      	mov	r0, r7
 8002328:	f7ff ffc2 	bl	80022b0 <sbrk_aligned>
 800232c:	1c43      	adds	r3, r0, #1
 800232e:	4604      	mov	r4, r0
 8002330:	d14d      	bne.n	80023ce <_malloc_r+0xde>
 8002332:	6834      	ldr	r4, [r6, #0]
 8002334:	4626      	mov	r6, r4
 8002336:	2e00      	cmp	r6, #0
 8002338:	d140      	bne.n	80023bc <_malloc_r+0xcc>
 800233a:	6823      	ldr	r3, [r4, #0]
 800233c:	4631      	mov	r1, r6
 800233e:	4638      	mov	r0, r7
 8002340:	eb04 0803 	add.w	r8, r4, r3
 8002344:	f000 fb36 	bl	80029b4 <_sbrk_r>
 8002348:	4580      	cmp	r8, r0
 800234a:	d13a      	bne.n	80023c2 <_malloc_r+0xd2>
 800234c:	6821      	ldr	r1, [r4, #0]
 800234e:	3503      	adds	r5, #3
 8002350:	1a6d      	subs	r5, r5, r1
 8002352:	f025 0503 	bic.w	r5, r5, #3
 8002356:	3508      	adds	r5, #8
 8002358:	2d0c      	cmp	r5, #12
 800235a:	bf38      	it	cc
 800235c:	250c      	movcc	r5, #12
 800235e:	4638      	mov	r0, r7
 8002360:	4629      	mov	r1, r5
 8002362:	f7ff ffa5 	bl	80022b0 <sbrk_aligned>
 8002366:	3001      	adds	r0, #1
 8002368:	d02b      	beq.n	80023c2 <_malloc_r+0xd2>
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	442b      	add	r3, r5
 800236e:	6023      	str	r3, [r4, #0]
 8002370:	e00e      	b.n	8002390 <_malloc_r+0xa0>
 8002372:	6822      	ldr	r2, [r4, #0]
 8002374:	1b52      	subs	r2, r2, r5
 8002376:	d41e      	bmi.n	80023b6 <_malloc_r+0xc6>
 8002378:	2a0b      	cmp	r2, #11
 800237a:	d916      	bls.n	80023aa <_malloc_r+0xba>
 800237c:	1961      	adds	r1, r4, r5
 800237e:	42a3      	cmp	r3, r4
 8002380:	6025      	str	r5, [r4, #0]
 8002382:	bf18      	it	ne
 8002384:	6059      	strne	r1, [r3, #4]
 8002386:	6863      	ldr	r3, [r4, #4]
 8002388:	bf08      	it	eq
 800238a:	6031      	streq	r1, [r6, #0]
 800238c:	5162      	str	r2, [r4, r5]
 800238e:	604b      	str	r3, [r1, #4]
 8002390:	4638      	mov	r0, r7
 8002392:	f104 060b 	add.w	r6, r4, #11
 8002396:	f000 fd8d 	bl	8002eb4 <__malloc_unlock>
 800239a:	f026 0607 	bic.w	r6, r6, #7
 800239e:	1d23      	adds	r3, r4, #4
 80023a0:	1af2      	subs	r2, r6, r3
 80023a2:	d0b6      	beq.n	8002312 <_malloc_r+0x22>
 80023a4:	1b9b      	subs	r3, r3, r6
 80023a6:	50a3      	str	r3, [r4, r2]
 80023a8:	e7b3      	b.n	8002312 <_malloc_r+0x22>
 80023aa:	6862      	ldr	r2, [r4, #4]
 80023ac:	42a3      	cmp	r3, r4
 80023ae:	bf0c      	ite	eq
 80023b0:	6032      	streq	r2, [r6, #0]
 80023b2:	605a      	strne	r2, [r3, #4]
 80023b4:	e7ec      	b.n	8002390 <_malloc_r+0xa0>
 80023b6:	4623      	mov	r3, r4
 80023b8:	6864      	ldr	r4, [r4, #4]
 80023ba:	e7b2      	b.n	8002322 <_malloc_r+0x32>
 80023bc:	4634      	mov	r4, r6
 80023be:	6876      	ldr	r6, [r6, #4]
 80023c0:	e7b9      	b.n	8002336 <_malloc_r+0x46>
 80023c2:	230c      	movs	r3, #12
 80023c4:	4638      	mov	r0, r7
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	f000 fd74 	bl	8002eb4 <__malloc_unlock>
 80023cc:	e7a1      	b.n	8002312 <_malloc_r+0x22>
 80023ce:	6025      	str	r5, [r4, #0]
 80023d0:	e7de      	b.n	8002390 <_malloc_r+0xa0>
 80023d2:	bf00      	nop
 80023d4:	20000108 	.word	0x20000108

080023d8 <__sfputc_r>:
 80023d8:	6893      	ldr	r3, [r2, #8]
 80023da:	b410      	push	{r4}
 80023dc:	3b01      	subs	r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	6093      	str	r3, [r2, #8]
 80023e2:	da07      	bge.n	80023f4 <__sfputc_r+0x1c>
 80023e4:	6994      	ldr	r4, [r2, #24]
 80023e6:	42a3      	cmp	r3, r4
 80023e8:	db01      	blt.n	80023ee <__sfputc_r+0x16>
 80023ea:	290a      	cmp	r1, #10
 80023ec:	d102      	bne.n	80023f4 <__sfputc_r+0x1c>
 80023ee:	bc10      	pop	{r4}
 80023f0:	f000 bb34 	b.w	8002a5c <__swbuf_r>
 80023f4:	6813      	ldr	r3, [r2, #0]
 80023f6:	1c58      	adds	r0, r3, #1
 80023f8:	6010      	str	r0, [r2, #0]
 80023fa:	7019      	strb	r1, [r3, #0]
 80023fc:	4608      	mov	r0, r1
 80023fe:	bc10      	pop	{r4}
 8002400:	4770      	bx	lr

08002402 <__sfputs_r>:
 8002402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002404:	4606      	mov	r6, r0
 8002406:	460f      	mov	r7, r1
 8002408:	4614      	mov	r4, r2
 800240a:	18d5      	adds	r5, r2, r3
 800240c:	42ac      	cmp	r4, r5
 800240e:	d101      	bne.n	8002414 <__sfputs_r+0x12>
 8002410:	2000      	movs	r0, #0
 8002412:	e007      	b.n	8002424 <__sfputs_r+0x22>
 8002414:	463a      	mov	r2, r7
 8002416:	4630      	mov	r0, r6
 8002418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800241c:	f7ff ffdc 	bl	80023d8 <__sfputc_r>
 8002420:	1c43      	adds	r3, r0, #1
 8002422:	d1f3      	bne.n	800240c <__sfputs_r+0xa>
 8002424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002428 <_vfiprintf_r>:
 8002428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800242c:	460d      	mov	r5, r1
 800242e:	4614      	mov	r4, r2
 8002430:	4698      	mov	r8, r3
 8002432:	4606      	mov	r6, r0
 8002434:	b09d      	sub	sp, #116	; 0x74
 8002436:	b118      	cbz	r0, 8002440 <_vfiprintf_r+0x18>
 8002438:	6983      	ldr	r3, [r0, #24]
 800243a:	b90b      	cbnz	r3, 8002440 <_vfiprintf_r+0x18>
 800243c:	f7ff fe98 	bl	8002170 <__sinit>
 8002440:	4b89      	ldr	r3, [pc, #548]	; (8002668 <_vfiprintf_r+0x240>)
 8002442:	429d      	cmp	r5, r3
 8002444:	d11b      	bne.n	800247e <_vfiprintf_r+0x56>
 8002446:	6875      	ldr	r5, [r6, #4]
 8002448:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800244a:	07d9      	lsls	r1, r3, #31
 800244c:	d405      	bmi.n	800245a <_vfiprintf_r+0x32>
 800244e:	89ab      	ldrh	r3, [r5, #12]
 8002450:	059a      	lsls	r2, r3, #22
 8002452:	d402      	bmi.n	800245a <_vfiprintf_r+0x32>
 8002454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002456:	f7ff ff29 	bl	80022ac <__retarget_lock_acquire_recursive>
 800245a:	89ab      	ldrh	r3, [r5, #12]
 800245c:	071b      	lsls	r3, r3, #28
 800245e:	d501      	bpl.n	8002464 <_vfiprintf_r+0x3c>
 8002460:	692b      	ldr	r3, [r5, #16]
 8002462:	b9eb      	cbnz	r3, 80024a0 <_vfiprintf_r+0x78>
 8002464:	4629      	mov	r1, r5
 8002466:	4630      	mov	r0, r6
 8002468:	f000 fb5c 	bl	8002b24 <__swsetup_r>
 800246c:	b1c0      	cbz	r0, 80024a0 <_vfiprintf_r+0x78>
 800246e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002470:	07dc      	lsls	r4, r3, #31
 8002472:	d50e      	bpl.n	8002492 <_vfiprintf_r+0x6a>
 8002474:	f04f 30ff 	mov.w	r0, #4294967295
 8002478:	b01d      	add	sp, #116	; 0x74
 800247a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800247e:	4b7b      	ldr	r3, [pc, #492]	; (800266c <_vfiprintf_r+0x244>)
 8002480:	429d      	cmp	r5, r3
 8002482:	d101      	bne.n	8002488 <_vfiprintf_r+0x60>
 8002484:	68b5      	ldr	r5, [r6, #8]
 8002486:	e7df      	b.n	8002448 <_vfiprintf_r+0x20>
 8002488:	4b79      	ldr	r3, [pc, #484]	; (8002670 <_vfiprintf_r+0x248>)
 800248a:	429d      	cmp	r5, r3
 800248c:	bf08      	it	eq
 800248e:	68f5      	ldreq	r5, [r6, #12]
 8002490:	e7da      	b.n	8002448 <_vfiprintf_r+0x20>
 8002492:	89ab      	ldrh	r3, [r5, #12]
 8002494:	0598      	lsls	r0, r3, #22
 8002496:	d4ed      	bmi.n	8002474 <_vfiprintf_r+0x4c>
 8002498:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800249a:	f7ff ff08 	bl	80022ae <__retarget_lock_release_recursive>
 800249e:	e7e9      	b.n	8002474 <_vfiprintf_r+0x4c>
 80024a0:	2300      	movs	r3, #0
 80024a2:	9309      	str	r3, [sp, #36]	; 0x24
 80024a4:	2320      	movs	r3, #32
 80024a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024aa:	2330      	movs	r3, #48	; 0x30
 80024ac:	f04f 0901 	mov.w	r9, #1
 80024b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80024b4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002674 <_vfiprintf_r+0x24c>
 80024b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024bc:	4623      	mov	r3, r4
 80024be:	469a      	mov	sl, r3
 80024c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024c4:	b10a      	cbz	r2, 80024ca <_vfiprintf_r+0xa2>
 80024c6:	2a25      	cmp	r2, #37	; 0x25
 80024c8:	d1f9      	bne.n	80024be <_vfiprintf_r+0x96>
 80024ca:	ebba 0b04 	subs.w	fp, sl, r4
 80024ce:	d00b      	beq.n	80024e8 <_vfiprintf_r+0xc0>
 80024d0:	465b      	mov	r3, fp
 80024d2:	4622      	mov	r2, r4
 80024d4:	4629      	mov	r1, r5
 80024d6:	4630      	mov	r0, r6
 80024d8:	f7ff ff93 	bl	8002402 <__sfputs_r>
 80024dc:	3001      	adds	r0, #1
 80024de:	f000 80aa 	beq.w	8002636 <_vfiprintf_r+0x20e>
 80024e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80024e4:	445a      	add	r2, fp
 80024e6:	9209      	str	r2, [sp, #36]	; 0x24
 80024e8:	f89a 3000 	ldrb.w	r3, [sl]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 80a2 	beq.w	8002636 <_vfiprintf_r+0x20e>
 80024f2:	2300      	movs	r3, #0
 80024f4:	f04f 32ff 	mov.w	r2, #4294967295
 80024f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024fc:	f10a 0a01 	add.w	sl, sl, #1
 8002500:	9304      	str	r3, [sp, #16]
 8002502:	9307      	str	r3, [sp, #28]
 8002504:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002508:	931a      	str	r3, [sp, #104]	; 0x68
 800250a:	4654      	mov	r4, sl
 800250c:	2205      	movs	r2, #5
 800250e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002512:	4858      	ldr	r0, [pc, #352]	; (8002674 <_vfiprintf_r+0x24c>)
 8002514:	f000 fcba 	bl	8002e8c <memchr>
 8002518:	9a04      	ldr	r2, [sp, #16]
 800251a:	b9d8      	cbnz	r0, 8002554 <_vfiprintf_r+0x12c>
 800251c:	06d1      	lsls	r1, r2, #27
 800251e:	bf44      	itt	mi
 8002520:	2320      	movmi	r3, #32
 8002522:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002526:	0713      	lsls	r3, r2, #28
 8002528:	bf44      	itt	mi
 800252a:	232b      	movmi	r3, #43	; 0x2b
 800252c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002530:	f89a 3000 	ldrb.w	r3, [sl]
 8002534:	2b2a      	cmp	r3, #42	; 0x2a
 8002536:	d015      	beq.n	8002564 <_vfiprintf_r+0x13c>
 8002538:	4654      	mov	r4, sl
 800253a:	2000      	movs	r0, #0
 800253c:	f04f 0c0a 	mov.w	ip, #10
 8002540:	9a07      	ldr	r2, [sp, #28]
 8002542:	4621      	mov	r1, r4
 8002544:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002548:	3b30      	subs	r3, #48	; 0x30
 800254a:	2b09      	cmp	r3, #9
 800254c:	d94e      	bls.n	80025ec <_vfiprintf_r+0x1c4>
 800254e:	b1b0      	cbz	r0, 800257e <_vfiprintf_r+0x156>
 8002550:	9207      	str	r2, [sp, #28]
 8002552:	e014      	b.n	800257e <_vfiprintf_r+0x156>
 8002554:	eba0 0308 	sub.w	r3, r0, r8
 8002558:	fa09 f303 	lsl.w	r3, r9, r3
 800255c:	4313      	orrs	r3, r2
 800255e:	46a2      	mov	sl, r4
 8002560:	9304      	str	r3, [sp, #16]
 8002562:	e7d2      	b.n	800250a <_vfiprintf_r+0xe2>
 8002564:	9b03      	ldr	r3, [sp, #12]
 8002566:	1d19      	adds	r1, r3, #4
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	9103      	str	r1, [sp, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	bfbb      	ittet	lt
 8002570:	425b      	neglt	r3, r3
 8002572:	f042 0202 	orrlt.w	r2, r2, #2
 8002576:	9307      	strge	r3, [sp, #28]
 8002578:	9307      	strlt	r3, [sp, #28]
 800257a:	bfb8      	it	lt
 800257c:	9204      	strlt	r2, [sp, #16]
 800257e:	7823      	ldrb	r3, [r4, #0]
 8002580:	2b2e      	cmp	r3, #46	; 0x2e
 8002582:	d10c      	bne.n	800259e <_vfiprintf_r+0x176>
 8002584:	7863      	ldrb	r3, [r4, #1]
 8002586:	2b2a      	cmp	r3, #42	; 0x2a
 8002588:	d135      	bne.n	80025f6 <_vfiprintf_r+0x1ce>
 800258a:	9b03      	ldr	r3, [sp, #12]
 800258c:	3402      	adds	r4, #2
 800258e:	1d1a      	adds	r2, r3, #4
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	9203      	str	r2, [sp, #12]
 8002594:	2b00      	cmp	r3, #0
 8002596:	bfb8      	it	lt
 8002598:	f04f 33ff 	movlt.w	r3, #4294967295
 800259c:	9305      	str	r3, [sp, #20]
 800259e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8002678 <_vfiprintf_r+0x250>
 80025a2:	2203      	movs	r2, #3
 80025a4:	4650      	mov	r0, sl
 80025a6:	7821      	ldrb	r1, [r4, #0]
 80025a8:	f000 fc70 	bl	8002e8c <memchr>
 80025ac:	b140      	cbz	r0, 80025c0 <_vfiprintf_r+0x198>
 80025ae:	2340      	movs	r3, #64	; 0x40
 80025b0:	eba0 000a 	sub.w	r0, r0, sl
 80025b4:	fa03 f000 	lsl.w	r0, r3, r0
 80025b8:	9b04      	ldr	r3, [sp, #16]
 80025ba:	3401      	adds	r4, #1
 80025bc:	4303      	orrs	r3, r0
 80025be:	9304      	str	r3, [sp, #16]
 80025c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025c4:	2206      	movs	r2, #6
 80025c6:	482d      	ldr	r0, [pc, #180]	; (800267c <_vfiprintf_r+0x254>)
 80025c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80025cc:	f000 fc5e 	bl	8002e8c <memchr>
 80025d0:	2800      	cmp	r0, #0
 80025d2:	d03f      	beq.n	8002654 <_vfiprintf_r+0x22c>
 80025d4:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <_vfiprintf_r+0x258>)
 80025d6:	bb1b      	cbnz	r3, 8002620 <_vfiprintf_r+0x1f8>
 80025d8:	9b03      	ldr	r3, [sp, #12]
 80025da:	3307      	adds	r3, #7
 80025dc:	f023 0307 	bic.w	r3, r3, #7
 80025e0:	3308      	adds	r3, #8
 80025e2:	9303      	str	r3, [sp, #12]
 80025e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025e6:	443b      	add	r3, r7
 80025e8:	9309      	str	r3, [sp, #36]	; 0x24
 80025ea:	e767      	b.n	80024bc <_vfiprintf_r+0x94>
 80025ec:	460c      	mov	r4, r1
 80025ee:	2001      	movs	r0, #1
 80025f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80025f4:	e7a5      	b.n	8002542 <_vfiprintf_r+0x11a>
 80025f6:	2300      	movs	r3, #0
 80025f8:	f04f 0c0a 	mov.w	ip, #10
 80025fc:	4619      	mov	r1, r3
 80025fe:	3401      	adds	r4, #1
 8002600:	9305      	str	r3, [sp, #20]
 8002602:	4620      	mov	r0, r4
 8002604:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002608:	3a30      	subs	r2, #48	; 0x30
 800260a:	2a09      	cmp	r2, #9
 800260c:	d903      	bls.n	8002616 <_vfiprintf_r+0x1ee>
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0c5      	beq.n	800259e <_vfiprintf_r+0x176>
 8002612:	9105      	str	r1, [sp, #20]
 8002614:	e7c3      	b.n	800259e <_vfiprintf_r+0x176>
 8002616:	4604      	mov	r4, r0
 8002618:	2301      	movs	r3, #1
 800261a:	fb0c 2101 	mla	r1, ip, r1, r2
 800261e:	e7f0      	b.n	8002602 <_vfiprintf_r+0x1da>
 8002620:	ab03      	add	r3, sp, #12
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	462a      	mov	r2, r5
 8002626:	4630      	mov	r0, r6
 8002628:	4b16      	ldr	r3, [pc, #88]	; (8002684 <_vfiprintf_r+0x25c>)
 800262a:	a904      	add	r1, sp, #16
 800262c:	f3af 8000 	nop.w
 8002630:	4607      	mov	r7, r0
 8002632:	1c78      	adds	r0, r7, #1
 8002634:	d1d6      	bne.n	80025e4 <_vfiprintf_r+0x1bc>
 8002636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002638:	07d9      	lsls	r1, r3, #31
 800263a:	d405      	bmi.n	8002648 <_vfiprintf_r+0x220>
 800263c:	89ab      	ldrh	r3, [r5, #12]
 800263e:	059a      	lsls	r2, r3, #22
 8002640:	d402      	bmi.n	8002648 <_vfiprintf_r+0x220>
 8002642:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002644:	f7ff fe33 	bl	80022ae <__retarget_lock_release_recursive>
 8002648:	89ab      	ldrh	r3, [r5, #12]
 800264a:	065b      	lsls	r3, r3, #25
 800264c:	f53f af12 	bmi.w	8002474 <_vfiprintf_r+0x4c>
 8002650:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002652:	e711      	b.n	8002478 <_vfiprintf_r+0x50>
 8002654:	ab03      	add	r3, sp, #12
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	462a      	mov	r2, r5
 800265a:	4630      	mov	r0, r6
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <_vfiprintf_r+0x25c>)
 800265e:	a904      	add	r1, sp, #16
 8002660:	f000 f882 	bl	8002768 <_printf_i>
 8002664:	e7e4      	b.n	8002630 <_vfiprintf_r+0x208>
 8002666:	bf00      	nop
 8002668:	08003024 	.word	0x08003024
 800266c:	08003044 	.word	0x08003044
 8002670:	08003004 	.word	0x08003004
 8002674:	08003064 	.word	0x08003064
 8002678:	0800306a 	.word	0x0800306a
 800267c:	0800306e 	.word	0x0800306e
 8002680:	00000000 	.word	0x00000000
 8002684:	08002403 	.word	0x08002403

08002688 <_printf_common>:
 8002688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800268c:	4616      	mov	r6, r2
 800268e:	4699      	mov	r9, r3
 8002690:	688a      	ldr	r2, [r1, #8]
 8002692:	690b      	ldr	r3, [r1, #16]
 8002694:	4607      	mov	r7, r0
 8002696:	4293      	cmp	r3, r2
 8002698:	bfb8      	it	lt
 800269a:	4613      	movlt	r3, r2
 800269c:	6033      	str	r3, [r6, #0]
 800269e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026a2:	460c      	mov	r4, r1
 80026a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80026a8:	b10a      	cbz	r2, 80026ae <_printf_common+0x26>
 80026aa:	3301      	adds	r3, #1
 80026ac:	6033      	str	r3, [r6, #0]
 80026ae:	6823      	ldr	r3, [r4, #0]
 80026b0:	0699      	lsls	r1, r3, #26
 80026b2:	bf42      	ittt	mi
 80026b4:	6833      	ldrmi	r3, [r6, #0]
 80026b6:	3302      	addmi	r3, #2
 80026b8:	6033      	strmi	r3, [r6, #0]
 80026ba:	6825      	ldr	r5, [r4, #0]
 80026bc:	f015 0506 	ands.w	r5, r5, #6
 80026c0:	d106      	bne.n	80026d0 <_printf_common+0x48>
 80026c2:	f104 0a19 	add.w	sl, r4, #25
 80026c6:	68e3      	ldr	r3, [r4, #12]
 80026c8:	6832      	ldr	r2, [r6, #0]
 80026ca:	1a9b      	subs	r3, r3, r2
 80026cc:	42ab      	cmp	r3, r5
 80026ce:	dc28      	bgt.n	8002722 <_printf_common+0x9a>
 80026d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80026d4:	1e13      	subs	r3, r2, #0
 80026d6:	6822      	ldr	r2, [r4, #0]
 80026d8:	bf18      	it	ne
 80026da:	2301      	movne	r3, #1
 80026dc:	0692      	lsls	r2, r2, #26
 80026de:	d42d      	bmi.n	800273c <_printf_common+0xb4>
 80026e0:	4649      	mov	r1, r9
 80026e2:	4638      	mov	r0, r7
 80026e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026e8:	47c0      	blx	r8
 80026ea:	3001      	adds	r0, #1
 80026ec:	d020      	beq.n	8002730 <_printf_common+0xa8>
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	68e5      	ldr	r5, [r4, #12]
 80026f2:	f003 0306 	and.w	r3, r3, #6
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	bf18      	it	ne
 80026fa:	2500      	movne	r5, #0
 80026fc:	6832      	ldr	r2, [r6, #0]
 80026fe:	f04f 0600 	mov.w	r6, #0
 8002702:	68a3      	ldr	r3, [r4, #8]
 8002704:	bf08      	it	eq
 8002706:	1aad      	subeq	r5, r5, r2
 8002708:	6922      	ldr	r2, [r4, #16]
 800270a:	bf08      	it	eq
 800270c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002710:	4293      	cmp	r3, r2
 8002712:	bfc4      	itt	gt
 8002714:	1a9b      	subgt	r3, r3, r2
 8002716:	18ed      	addgt	r5, r5, r3
 8002718:	341a      	adds	r4, #26
 800271a:	42b5      	cmp	r5, r6
 800271c:	d11a      	bne.n	8002754 <_printf_common+0xcc>
 800271e:	2000      	movs	r0, #0
 8002720:	e008      	b.n	8002734 <_printf_common+0xac>
 8002722:	2301      	movs	r3, #1
 8002724:	4652      	mov	r2, sl
 8002726:	4649      	mov	r1, r9
 8002728:	4638      	mov	r0, r7
 800272a:	47c0      	blx	r8
 800272c:	3001      	adds	r0, #1
 800272e:	d103      	bne.n	8002738 <_printf_common+0xb0>
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002738:	3501      	adds	r5, #1
 800273a:	e7c4      	b.n	80026c6 <_printf_common+0x3e>
 800273c:	2030      	movs	r0, #48	; 0x30
 800273e:	18e1      	adds	r1, r4, r3
 8002740:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800274a:	4422      	add	r2, r4
 800274c:	3302      	adds	r3, #2
 800274e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002752:	e7c5      	b.n	80026e0 <_printf_common+0x58>
 8002754:	2301      	movs	r3, #1
 8002756:	4622      	mov	r2, r4
 8002758:	4649      	mov	r1, r9
 800275a:	4638      	mov	r0, r7
 800275c:	47c0      	blx	r8
 800275e:	3001      	adds	r0, #1
 8002760:	d0e6      	beq.n	8002730 <_printf_common+0xa8>
 8002762:	3601      	adds	r6, #1
 8002764:	e7d9      	b.n	800271a <_printf_common+0x92>
	...

08002768 <_printf_i>:
 8002768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800276c:	7e0f      	ldrb	r7, [r1, #24]
 800276e:	4691      	mov	r9, r2
 8002770:	2f78      	cmp	r7, #120	; 0x78
 8002772:	4680      	mov	r8, r0
 8002774:	460c      	mov	r4, r1
 8002776:	469a      	mov	sl, r3
 8002778:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800277a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800277e:	d807      	bhi.n	8002790 <_printf_i+0x28>
 8002780:	2f62      	cmp	r7, #98	; 0x62
 8002782:	d80a      	bhi.n	800279a <_printf_i+0x32>
 8002784:	2f00      	cmp	r7, #0
 8002786:	f000 80d9 	beq.w	800293c <_printf_i+0x1d4>
 800278a:	2f58      	cmp	r7, #88	; 0x58
 800278c:	f000 80a4 	beq.w	80028d8 <_printf_i+0x170>
 8002790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002794:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002798:	e03a      	b.n	8002810 <_printf_i+0xa8>
 800279a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800279e:	2b15      	cmp	r3, #21
 80027a0:	d8f6      	bhi.n	8002790 <_printf_i+0x28>
 80027a2:	a101      	add	r1, pc, #4	; (adr r1, 80027a8 <_printf_i+0x40>)
 80027a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80027a8:	08002801 	.word	0x08002801
 80027ac:	08002815 	.word	0x08002815
 80027b0:	08002791 	.word	0x08002791
 80027b4:	08002791 	.word	0x08002791
 80027b8:	08002791 	.word	0x08002791
 80027bc:	08002791 	.word	0x08002791
 80027c0:	08002815 	.word	0x08002815
 80027c4:	08002791 	.word	0x08002791
 80027c8:	08002791 	.word	0x08002791
 80027cc:	08002791 	.word	0x08002791
 80027d0:	08002791 	.word	0x08002791
 80027d4:	08002923 	.word	0x08002923
 80027d8:	08002845 	.word	0x08002845
 80027dc:	08002905 	.word	0x08002905
 80027e0:	08002791 	.word	0x08002791
 80027e4:	08002791 	.word	0x08002791
 80027e8:	08002945 	.word	0x08002945
 80027ec:	08002791 	.word	0x08002791
 80027f0:	08002845 	.word	0x08002845
 80027f4:	08002791 	.word	0x08002791
 80027f8:	08002791 	.word	0x08002791
 80027fc:	0800290d 	.word	0x0800290d
 8002800:	682b      	ldr	r3, [r5, #0]
 8002802:	1d1a      	adds	r2, r3, #4
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	602a      	str	r2, [r5, #0]
 8002808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800280c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002810:	2301      	movs	r3, #1
 8002812:	e0a4      	b.n	800295e <_printf_i+0x1f6>
 8002814:	6820      	ldr	r0, [r4, #0]
 8002816:	6829      	ldr	r1, [r5, #0]
 8002818:	0606      	lsls	r6, r0, #24
 800281a:	f101 0304 	add.w	r3, r1, #4
 800281e:	d50a      	bpl.n	8002836 <_printf_i+0xce>
 8002820:	680e      	ldr	r6, [r1, #0]
 8002822:	602b      	str	r3, [r5, #0]
 8002824:	2e00      	cmp	r6, #0
 8002826:	da03      	bge.n	8002830 <_printf_i+0xc8>
 8002828:	232d      	movs	r3, #45	; 0x2d
 800282a:	4276      	negs	r6, r6
 800282c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002830:	230a      	movs	r3, #10
 8002832:	485e      	ldr	r0, [pc, #376]	; (80029ac <_printf_i+0x244>)
 8002834:	e019      	b.n	800286a <_printf_i+0x102>
 8002836:	680e      	ldr	r6, [r1, #0]
 8002838:	f010 0f40 	tst.w	r0, #64	; 0x40
 800283c:	602b      	str	r3, [r5, #0]
 800283e:	bf18      	it	ne
 8002840:	b236      	sxthne	r6, r6
 8002842:	e7ef      	b.n	8002824 <_printf_i+0xbc>
 8002844:	682b      	ldr	r3, [r5, #0]
 8002846:	6820      	ldr	r0, [r4, #0]
 8002848:	1d19      	adds	r1, r3, #4
 800284a:	6029      	str	r1, [r5, #0]
 800284c:	0601      	lsls	r1, r0, #24
 800284e:	d501      	bpl.n	8002854 <_printf_i+0xec>
 8002850:	681e      	ldr	r6, [r3, #0]
 8002852:	e002      	b.n	800285a <_printf_i+0xf2>
 8002854:	0646      	lsls	r6, r0, #25
 8002856:	d5fb      	bpl.n	8002850 <_printf_i+0xe8>
 8002858:	881e      	ldrh	r6, [r3, #0]
 800285a:	2f6f      	cmp	r7, #111	; 0x6f
 800285c:	bf0c      	ite	eq
 800285e:	2308      	moveq	r3, #8
 8002860:	230a      	movne	r3, #10
 8002862:	4852      	ldr	r0, [pc, #328]	; (80029ac <_printf_i+0x244>)
 8002864:	2100      	movs	r1, #0
 8002866:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800286a:	6865      	ldr	r5, [r4, #4]
 800286c:	2d00      	cmp	r5, #0
 800286e:	bfa8      	it	ge
 8002870:	6821      	ldrge	r1, [r4, #0]
 8002872:	60a5      	str	r5, [r4, #8]
 8002874:	bfa4      	itt	ge
 8002876:	f021 0104 	bicge.w	r1, r1, #4
 800287a:	6021      	strge	r1, [r4, #0]
 800287c:	b90e      	cbnz	r6, 8002882 <_printf_i+0x11a>
 800287e:	2d00      	cmp	r5, #0
 8002880:	d04d      	beq.n	800291e <_printf_i+0x1b6>
 8002882:	4615      	mov	r5, r2
 8002884:	fbb6 f1f3 	udiv	r1, r6, r3
 8002888:	fb03 6711 	mls	r7, r3, r1, r6
 800288c:	5dc7      	ldrb	r7, [r0, r7]
 800288e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002892:	4637      	mov	r7, r6
 8002894:	42bb      	cmp	r3, r7
 8002896:	460e      	mov	r6, r1
 8002898:	d9f4      	bls.n	8002884 <_printf_i+0x11c>
 800289a:	2b08      	cmp	r3, #8
 800289c:	d10b      	bne.n	80028b6 <_printf_i+0x14e>
 800289e:	6823      	ldr	r3, [r4, #0]
 80028a0:	07de      	lsls	r6, r3, #31
 80028a2:	d508      	bpl.n	80028b6 <_printf_i+0x14e>
 80028a4:	6923      	ldr	r3, [r4, #16]
 80028a6:	6861      	ldr	r1, [r4, #4]
 80028a8:	4299      	cmp	r1, r3
 80028aa:	bfde      	ittt	le
 80028ac:	2330      	movle	r3, #48	; 0x30
 80028ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028b6:	1b52      	subs	r2, r2, r5
 80028b8:	6122      	str	r2, [r4, #16]
 80028ba:	464b      	mov	r3, r9
 80028bc:	4621      	mov	r1, r4
 80028be:	4640      	mov	r0, r8
 80028c0:	f8cd a000 	str.w	sl, [sp]
 80028c4:	aa03      	add	r2, sp, #12
 80028c6:	f7ff fedf 	bl	8002688 <_printf_common>
 80028ca:	3001      	adds	r0, #1
 80028cc:	d14c      	bne.n	8002968 <_printf_i+0x200>
 80028ce:	f04f 30ff 	mov.w	r0, #4294967295
 80028d2:	b004      	add	sp, #16
 80028d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028d8:	4834      	ldr	r0, [pc, #208]	; (80029ac <_printf_i+0x244>)
 80028da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80028de:	6829      	ldr	r1, [r5, #0]
 80028e0:	6823      	ldr	r3, [r4, #0]
 80028e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80028e6:	6029      	str	r1, [r5, #0]
 80028e8:	061d      	lsls	r5, r3, #24
 80028ea:	d514      	bpl.n	8002916 <_printf_i+0x1ae>
 80028ec:	07df      	lsls	r7, r3, #31
 80028ee:	bf44      	itt	mi
 80028f0:	f043 0320 	orrmi.w	r3, r3, #32
 80028f4:	6023      	strmi	r3, [r4, #0]
 80028f6:	b91e      	cbnz	r6, 8002900 <_printf_i+0x198>
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	f023 0320 	bic.w	r3, r3, #32
 80028fe:	6023      	str	r3, [r4, #0]
 8002900:	2310      	movs	r3, #16
 8002902:	e7af      	b.n	8002864 <_printf_i+0xfc>
 8002904:	6823      	ldr	r3, [r4, #0]
 8002906:	f043 0320 	orr.w	r3, r3, #32
 800290a:	6023      	str	r3, [r4, #0]
 800290c:	2378      	movs	r3, #120	; 0x78
 800290e:	4828      	ldr	r0, [pc, #160]	; (80029b0 <_printf_i+0x248>)
 8002910:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002914:	e7e3      	b.n	80028de <_printf_i+0x176>
 8002916:	0659      	lsls	r1, r3, #25
 8002918:	bf48      	it	mi
 800291a:	b2b6      	uxthmi	r6, r6
 800291c:	e7e6      	b.n	80028ec <_printf_i+0x184>
 800291e:	4615      	mov	r5, r2
 8002920:	e7bb      	b.n	800289a <_printf_i+0x132>
 8002922:	682b      	ldr	r3, [r5, #0]
 8002924:	6826      	ldr	r6, [r4, #0]
 8002926:	1d18      	adds	r0, r3, #4
 8002928:	6961      	ldr	r1, [r4, #20]
 800292a:	6028      	str	r0, [r5, #0]
 800292c:	0635      	lsls	r5, r6, #24
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	d501      	bpl.n	8002936 <_printf_i+0x1ce>
 8002932:	6019      	str	r1, [r3, #0]
 8002934:	e002      	b.n	800293c <_printf_i+0x1d4>
 8002936:	0670      	lsls	r0, r6, #25
 8002938:	d5fb      	bpl.n	8002932 <_printf_i+0x1ca>
 800293a:	8019      	strh	r1, [r3, #0]
 800293c:	2300      	movs	r3, #0
 800293e:	4615      	mov	r5, r2
 8002940:	6123      	str	r3, [r4, #16]
 8002942:	e7ba      	b.n	80028ba <_printf_i+0x152>
 8002944:	682b      	ldr	r3, [r5, #0]
 8002946:	2100      	movs	r1, #0
 8002948:	1d1a      	adds	r2, r3, #4
 800294a:	602a      	str	r2, [r5, #0]
 800294c:	681d      	ldr	r5, [r3, #0]
 800294e:	6862      	ldr	r2, [r4, #4]
 8002950:	4628      	mov	r0, r5
 8002952:	f000 fa9b 	bl	8002e8c <memchr>
 8002956:	b108      	cbz	r0, 800295c <_printf_i+0x1f4>
 8002958:	1b40      	subs	r0, r0, r5
 800295a:	6060      	str	r0, [r4, #4]
 800295c:	6863      	ldr	r3, [r4, #4]
 800295e:	6123      	str	r3, [r4, #16]
 8002960:	2300      	movs	r3, #0
 8002962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002966:	e7a8      	b.n	80028ba <_printf_i+0x152>
 8002968:	462a      	mov	r2, r5
 800296a:	4649      	mov	r1, r9
 800296c:	4640      	mov	r0, r8
 800296e:	6923      	ldr	r3, [r4, #16]
 8002970:	47d0      	blx	sl
 8002972:	3001      	adds	r0, #1
 8002974:	d0ab      	beq.n	80028ce <_printf_i+0x166>
 8002976:	6823      	ldr	r3, [r4, #0]
 8002978:	079b      	lsls	r3, r3, #30
 800297a:	d413      	bmi.n	80029a4 <_printf_i+0x23c>
 800297c:	68e0      	ldr	r0, [r4, #12]
 800297e:	9b03      	ldr	r3, [sp, #12]
 8002980:	4298      	cmp	r0, r3
 8002982:	bfb8      	it	lt
 8002984:	4618      	movlt	r0, r3
 8002986:	e7a4      	b.n	80028d2 <_printf_i+0x16a>
 8002988:	2301      	movs	r3, #1
 800298a:	4632      	mov	r2, r6
 800298c:	4649      	mov	r1, r9
 800298e:	4640      	mov	r0, r8
 8002990:	47d0      	blx	sl
 8002992:	3001      	adds	r0, #1
 8002994:	d09b      	beq.n	80028ce <_printf_i+0x166>
 8002996:	3501      	adds	r5, #1
 8002998:	68e3      	ldr	r3, [r4, #12]
 800299a:	9903      	ldr	r1, [sp, #12]
 800299c:	1a5b      	subs	r3, r3, r1
 800299e:	42ab      	cmp	r3, r5
 80029a0:	dcf2      	bgt.n	8002988 <_printf_i+0x220>
 80029a2:	e7eb      	b.n	800297c <_printf_i+0x214>
 80029a4:	2500      	movs	r5, #0
 80029a6:	f104 0619 	add.w	r6, r4, #25
 80029aa:	e7f5      	b.n	8002998 <_printf_i+0x230>
 80029ac:	08003075 	.word	0x08003075
 80029b0:	08003086 	.word	0x08003086

080029b4 <_sbrk_r>:
 80029b4:	b538      	push	{r3, r4, r5, lr}
 80029b6:	2300      	movs	r3, #0
 80029b8:	4d05      	ldr	r5, [pc, #20]	; (80029d0 <_sbrk_r+0x1c>)
 80029ba:	4604      	mov	r4, r0
 80029bc:	4608      	mov	r0, r1
 80029be:	602b      	str	r3, [r5, #0]
 80029c0:	f7fd fddc 	bl	800057c <_sbrk>
 80029c4:	1c43      	adds	r3, r0, #1
 80029c6:	d102      	bne.n	80029ce <_sbrk_r+0x1a>
 80029c8:	682b      	ldr	r3, [r5, #0]
 80029ca:	b103      	cbz	r3, 80029ce <_sbrk_r+0x1a>
 80029cc:	6023      	str	r3, [r4, #0]
 80029ce:	bd38      	pop	{r3, r4, r5, pc}
 80029d0:	20000110 	.word	0x20000110

080029d4 <__sread>:
 80029d4:	b510      	push	{r4, lr}
 80029d6:	460c      	mov	r4, r1
 80029d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029dc:	f000 fab8 	bl	8002f50 <_read_r>
 80029e0:	2800      	cmp	r0, #0
 80029e2:	bfab      	itete	ge
 80029e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80029e6:	89a3      	ldrhlt	r3, [r4, #12]
 80029e8:	181b      	addge	r3, r3, r0
 80029ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80029ee:	bfac      	ite	ge
 80029f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80029f2:	81a3      	strhlt	r3, [r4, #12]
 80029f4:	bd10      	pop	{r4, pc}

080029f6 <__swrite>:
 80029f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029fa:	461f      	mov	r7, r3
 80029fc:	898b      	ldrh	r3, [r1, #12]
 80029fe:	4605      	mov	r5, r0
 8002a00:	05db      	lsls	r3, r3, #23
 8002a02:	460c      	mov	r4, r1
 8002a04:	4616      	mov	r6, r2
 8002a06:	d505      	bpl.n	8002a14 <__swrite+0x1e>
 8002a08:	2302      	movs	r3, #2
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a10:	f000 f9c4 	bl	8002d9c <_lseek_r>
 8002a14:	89a3      	ldrh	r3, [r4, #12]
 8002a16:	4632      	mov	r2, r6
 8002a18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a1c:	81a3      	strh	r3, [r4, #12]
 8002a1e:	4628      	mov	r0, r5
 8002a20:	463b      	mov	r3, r7
 8002a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a2a:	f000 b869 	b.w	8002b00 <_write_r>

08002a2e <__sseek>:
 8002a2e:	b510      	push	{r4, lr}
 8002a30:	460c      	mov	r4, r1
 8002a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a36:	f000 f9b1 	bl	8002d9c <_lseek_r>
 8002a3a:	1c43      	adds	r3, r0, #1
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	bf15      	itete	ne
 8002a40:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a4a:	81a3      	strheq	r3, [r4, #12]
 8002a4c:	bf18      	it	ne
 8002a4e:	81a3      	strhne	r3, [r4, #12]
 8002a50:	bd10      	pop	{r4, pc}

08002a52 <__sclose>:
 8002a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a56:	f000 b8d3 	b.w	8002c00 <_close_r>
	...

08002a5c <__swbuf_r>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	460e      	mov	r6, r1
 8002a60:	4614      	mov	r4, r2
 8002a62:	4605      	mov	r5, r0
 8002a64:	b118      	cbz	r0, 8002a6e <__swbuf_r+0x12>
 8002a66:	6983      	ldr	r3, [r0, #24]
 8002a68:	b90b      	cbnz	r3, 8002a6e <__swbuf_r+0x12>
 8002a6a:	f7ff fb81 	bl	8002170 <__sinit>
 8002a6e:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <__swbuf_r+0x98>)
 8002a70:	429c      	cmp	r4, r3
 8002a72:	d12b      	bne.n	8002acc <__swbuf_r+0x70>
 8002a74:	686c      	ldr	r4, [r5, #4]
 8002a76:	69a3      	ldr	r3, [r4, #24]
 8002a78:	60a3      	str	r3, [r4, #8]
 8002a7a:	89a3      	ldrh	r3, [r4, #12]
 8002a7c:	071a      	lsls	r2, r3, #28
 8002a7e:	d52f      	bpl.n	8002ae0 <__swbuf_r+0x84>
 8002a80:	6923      	ldr	r3, [r4, #16]
 8002a82:	b36b      	cbz	r3, 8002ae0 <__swbuf_r+0x84>
 8002a84:	6923      	ldr	r3, [r4, #16]
 8002a86:	6820      	ldr	r0, [r4, #0]
 8002a88:	b2f6      	uxtb	r6, r6
 8002a8a:	1ac0      	subs	r0, r0, r3
 8002a8c:	6963      	ldr	r3, [r4, #20]
 8002a8e:	4637      	mov	r7, r6
 8002a90:	4283      	cmp	r3, r0
 8002a92:	dc04      	bgt.n	8002a9e <__swbuf_r+0x42>
 8002a94:	4621      	mov	r1, r4
 8002a96:	4628      	mov	r0, r5
 8002a98:	f000 f944 	bl	8002d24 <_fflush_r>
 8002a9c:	bb30      	cbnz	r0, 8002aec <__swbuf_r+0x90>
 8002a9e:	68a3      	ldr	r3, [r4, #8]
 8002aa0:	3001      	adds	r0, #1
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	60a3      	str	r3, [r4, #8]
 8002aa6:	6823      	ldr	r3, [r4, #0]
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	6022      	str	r2, [r4, #0]
 8002aac:	701e      	strb	r6, [r3, #0]
 8002aae:	6963      	ldr	r3, [r4, #20]
 8002ab0:	4283      	cmp	r3, r0
 8002ab2:	d004      	beq.n	8002abe <__swbuf_r+0x62>
 8002ab4:	89a3      	ldrh	r3, [r4, #12]
 8002ab6:	07db      	lsls	r3, r3, #31
 8002ab8:	d506      	bpl.n	8002ac8 <__swbuf_r+0x6c>
 8002aba:	2e0a      	cmp	r6, #10
 8002abc:	d104      	bne.n	8002ac8 <__swbuf_r+0x6c>
 8002abe:	4621      	mov	r1, r4
 8002ac0:	4628      	mov	r0, r5
 8002ac2:	f000 f92f 	bl	8002d24 <_fflush_r>
 8002ac6:	b988      	cbnz	r0, 8002aec <__swbuf_r+0x90>
 8002ac8:	4638      	mov	r0, r7
 8002aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002acc:	4b0a      	ldr	r3, [pc, #40]	; (8002af8 <__swbuf_r+0x9c>)
 8002ace:	429c      	cmp	r4, r3
 8002ad0:	d101      	bne.n	8002ad6 <__swbuf_r+0x7a>
 8002ad2:	68ac      	ldr	r4, [r5, #8]
 8002ad4:	e7cf      	b.n	8002a76 <__swbuf_r+0x1a>
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <__swbuf_r+0xa0>)
 8002ad8:	429c      	cmp	r4, r3
 8002ada:	bf08      	it	eq
 8002adc:	68ec      	ldreq	r4, [r5, #12]
 8002ade:	e7ca      	b.n	8002a76 <__swbuf_r+0x1a>
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f000 f81e 	bl	8002b24 <__swsetup_r>
 8002ae8:	2800      	cmp	r0, #0
 8002aea:	d0cb      	beq.n	8002a84 <__swbuf_r+0x28>
 8002aec:	f04f 37ff 	mov.w	r7, #4294967295
 8002af0:	e7ea      	b.n	8002ac8 <__swbuf_r+0x6c>
 8002af2:	bf00      	nop
 8002af4:	08003024 	.word	0x08003024
 8002af8:	08003044 	.word	0x08003044
 8002afc:	08003004 	.word	0x08003004

08002b00 <_write_r>:
 8002b00:	b538      	push	{r3, r4, r5, lr}
 8002b02:	4604      	mov	r4, r0
 8002b04:	4608      	mov	r0, r1
 8002b06:	4611      	mov	r1, r2
 8002b08:	2200      	movs	r2, #0
 8002b0a:	4d05      	ldr	r5, [pc, #20]	; (8002b20 <_write_r+0x20>)
 8002b0c:	602a      	str	r2, [r5, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f7fd fce7 	bl	80004e2 <_write>
 8002b14:	1c43      	adds	r3, r0, #1
 8002b16:	d102      	bne.n	8002b1e <_write_r+0x1e>
 8002b18:	682b      	ldr	r3, [r5, #0]
 8002b1a:	b103      	cbz	r3, 8002b1e <_write_r+0x1e>
 8002b1c:	6023      	str	r3, [r4, #0]
 8002b1e:	bd38      	pop	{r3, r4, r5, pc}
 8002b20:	20000110 	.word	0x20000110

08002b24 <__swsetup_r>:
 8002b24:	4b32      	ldr	r3, [pc, #200]	; (8002bf0 <__swsetup_r+0xcc>)
 8002b26:	b570      	push	{r4, r5, r6, lr}
 8002b28:	681d      	ldr	r5, [r3, #0]
 8002b2a:	4606      	mov	r6, r0
 8002b2c:	460c      	mov	r4, r1
 8002b2e:	b125      	cbz	r5, 8002b3a <__swsetup_r+0x16>
 8002b30:	69ab      	ldr	r3, [r5, #24]
 8002b32:	b913      	cbnz	r3, 8002b3a <__swsetup_r+0x16>
 8002b34:	4628      	mov	r0, r5
 8002b36:	f7ff fb1b 	bl	8002170 <__sinit>
 8002b3a:	4b2e      	ldr	r3, [pc, #184]	; (8002bf4 <__swsetup_r+0xd0>)
 8002b3c:	429c      	cmp	r4, r3
 8002b3e:	d10f      	bne.n	8002b60 <__swsetup_r+0x3c>
 8002b40:	686c      	ldr	r4, [r5, #4]
 8002b42:	89a3      	ldrh	r3, [r4, #12]
 8002b44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b48:	0719      	lsls	r1, r3, #28
 8002b4a:	d42c      	bmi.n	8002ba6 <__swsetup_r+0x82>
 8002b4c:	06dd      	lsls	r5, r3, #27
 8002b4e:	d411      	bmi.n	8002b74 <__swsetup_r+0x50>
 8002b50:	2309      	movs	r3, #9
 8002b52:	6033      	str	r3, [r6, #0]
 8002b54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	81a3      	strh	r3, [r4, #12]
 8002b5e:	e03e      	b.n	8002bde <__swsetup_r+0xba>
 8002b60:	4b25      	ldr	r3, [pc, #148]	; (8002bf8 <__swsetup_r+0xd4>)
 8002b62:	429c      	cmp	r4, r3
 8002b64:	d101      	bne.n	8002b6a <__swsetup_r+0x46>
 8002b66:	68ac      	ldr	r4, [r5, #8]
 8002b68:	e7eb      	b.n	8002b42 <__swsetup_r+0x1e>
 8002b6a:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <__swsetup_r+0xd8>)
 8002b6c:	429c      	cmp	r4, r3
 8002b6e:	bf08      	it	eq
 8002b70:	68ec      	ldreq	r4, [r5, #12]
 8002b72:	e7e6      	b.n	8002b42 <__swsetup_r+0x1e>
 8002b74:	0758      	lsls	r0, r3, #29
 8002b76:	d512      	bpl.n	8002b9e <__swsetup_r+0x7a>
 8002b78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b7a:	b141      	cbz	r1, 8002b8e <__swsetup_r+0x6a>
 8002b7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b80:	4299      	cmp	r1, r3
 8002b82:	d002      	beq.n	8002b8a <__swsetup_r+0x66>
 8002b84:	4630      	mov	r0, r6
 8002b86:	f000 f99b 	bl	8002ec0 <_free_r>
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	6363      	str	r3, [r4, #52]	; 0x34
 8002b8e:	89a3      	ldrh	r3, [r4, #12]
 8002b90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002b94:	81a3      	strh	r3, [r4, #12]
 8002b96:	2300      	movs	r3, #0
 8002b98:	6063      	str	r3, [r4, #4]
 8002b9a:	6923      	ldr	r3, [r4, #16]
 8002b9c:	6023      	str	r3, [r4, #0]
 8002b9e:	89a3      	ldrh	r3, [r4, #12]
 8002ba0:	f043 0308 	orr.w	r3, r3, #8
 8002ba4:	81a3      	strh	r3, [r4, #12]
 8002ba6:	6923      	ldr	r3, [r4, #16]
 8002ba8:	b94b      	cbnz	r3, 8002bbe <__swsetup_r+0x9a>
 8002baa:	89a3      	ldrh	r3, [r4, #12]
 8002bac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bb4:	d003      	beq.n	8002bbe <__swsetup_r+0x9a>
 8002bb6:	4621      	mov	r1, r4
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f000 f927 	bl	8002e0c <__smakebuf_r>
 8002bbe:	89a0      	ldrh	r0, [r4, #12]
 8002bc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bc4:	f010 0301 	ands.w	r3, r0, #1
 8002bc8:	d00a      	beq.n	8002be0 <__swsetup_r+0xbc>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60a3      	str	r3, [r4, #8]
 8002bce:	6963      	ldr	r3, [r4, #20]
 8002bd0:	425b      	negs	r3, r3
 8002bd2:	61a3      	str	r3, [r4, #24]
 8002bd4:	6923      	ldr	r3, [r4, #16]
 8002bd6:	b943      	cbnz	r3, 8002bea <__swsetup_r+0xc6>
 8002bd8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002bdc:	d1ba      	bne.n	8002b54 <__swsetup_r+0x30>
 8002bde:	bd70      	pop	{r4, r5, r6, pc}
 8002be0:	0781      	lsls	r1, r0, #30
 8002be2:	bf58      	it	pl
 8002be4:	6963      	ldrpl	r3, [r4, #20]
 8002be6:	60a3      	str	r3, [r4, #8]
 8002be8:	e7f4      	b.n	8002bd4 <__swsetup_r+0xb0>
 8002bea:	2000      	movs	r0, #0
 8002bec:	e7f7      	b.n	8002bde <__swsetup_r+0xba>
 8002bee:	bf00      	nop
 8002bf0:	20000020 	.word	0x20000020
 8002bf4:	08003024 	.word	0x08003024
 8002bf8:	08003044 	.word	0x08003044
 8002bfc:	08003004 	.word	0x08003004

08002c00 <_close_r>:
 8002c00:	b538      	push	{r3, r4, r5, lr}
 8002c02:	2300      	movs	r3, #0
 8002c04:	4d05      	ldr	r5, [pc, #20]	; (8002c1c <_close_r+0x1c>)
 8002c06:	4604      	mov	r4, r0
 8002c08:	4608      	mov	r0, r1
 8002c0a:	602b      	str	r3, [r5, #0]
 8002c0c:	f7fd fc85 	bl	800051a <_close>
 8002c10:	1c43      	adds	r3, r0, #1
 8002c12:	d102      	bne.n	8002c1a <_close_r+0x1a>
 8002c14:	682b      	ldr	r3, [r5, #0]
 8002c16:	b103      	cbz	r3, 8002c1a <_close_r+0x1a>
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	bd38      	pop	{r3, r4, r5, pc}
 8002c1c:	20000110 	.word	0x20000110

08002c20 <__sflush_r>:
 8002c20:	898a      	ldrh	r2, [r1, #12]
 8002c22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c24:	4605      	mov	r5, r0
 8002c26:	0710      	lsls	r0, r2, #28
 8002c28:	460c      	mov	r4, r1
 8002c2a:	d457      	bmi.n	8002cdc <__sflush_r+0xbc>
 8002c2c:	684b      	ldr	r3, [r1, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	dc04      	bgt.n	8002c3c <__sflush_r+0x1c>
 8002c32:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	dc01      	bgt.n	8002c3c <__sflush_r+0x1c>
 8002c38:	2000      	movs	r0, #0
 8002c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c3e:	2e00      	cmp	r6, #0
 8002c40:	d0fa      	beq.n	8002c38 <__sflush_r+0x18>
 8002c42:	2300      	movs	r3, #0
 8002c44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002c48:	682f      	ldr	r7, [r5, #0]
 8002c4a:	602b      	str	r3, [r5, #0]
 8002c4c:	d032      	beq.n	8002cb4 <__sflush_r+0x94>
 8002c4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c50:	89a3      	ldrh	r3, [r4, #12]
 8002c52:	075a      	lsls	r2, r3, #29
 8002c54:	d505      	bpl.n	8002c62 <__sflush_r+0x42>
 8002c56:	6863      	ldr	r3, [r4, #4]
 8002c58:	1ac0      	subs	r0, r0, r3
 8002c5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c5c:	b10b      	cbz	r3, 8002c62 <__sflush_r+0x42>
 8002c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c60:	1ac0      	subs	r0, r0, r3
 8002c62:	2300      	movs	r3, #0
 8002c64:	4602      	mov	r2, r0
 8002c66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c68:	4628      	mov	r0, r5
 8002c6a:	6a21      	ldr	r1, [r4, #32]
 8002c6c:	47b0      	blx	r6
 8002c6e:	1c43      	adds	r3, r0, #1
 8002c70:	89a3      	ldrh	r3, [r4, #12]
 8002c72:	d106      	bne.n	8002c82 <__sflush_r+0x62>
 8002c74:	6829      	ldr	r1, [r5, #0]
 8002c76:	291d      	cmp	r1, #29
 8002c78:	d82c      	bhi.n	8002cd4 <__sflush_r+0xb4>
 8002c7a:	4a29      	ldr	r2, [pc, #164]	; (8002d20 <__sflush_r+0x100>)
 8002c7c:	40ca      	lsrs	r2, r1
 8002c7e:	07d6      	lsls	r6, r2, #31
 8002c80:	d528      	bpl.n	8002cd4 <__sflush_r+0xb4>
 8002c82:	2200      	movs	r2, #0
 8002c84:	6062      	str	r2, [r4, #4]
 8002c86:	6922      	ldr	r2, [r4, #16]
 8002c88:	04d9      	lsls	r1, r3, #19
 8002c8a:	6022      	str	r2, [r4, #0]
 8002c8c:	d504      	bpl.n	8002c98 <__sflush_r+0x78>
 8002c8e:	1c42      	adds	r2, r0, #1
 8002c90:	d101      	bne.n	8002c96 <__sflush_r+0x76>
 8002c92:	682b      	ldr	r3, [r5, #0]
 8002c94:	b903      	cbnz	r3, 8002c98 <__sflush_r+0x78>
 8002c96:	6560      	str	r0, [r4, #84]	; 0x54
 8002c98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c9a:	602f      	str	r7, [r5, #0]
 8002c9c:	2900      	cmp	r1, #0
 8002c9e:	d0cb      	beq.n	8002c38 <__sflush_r+0x18>
 8002ca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ca4:	4299      	cmp	r1, r3
 8002ca6:	d002      	beq.n	8002cae <__sflush_r+0x8e>
 8002ca8:	4628      	mov	r0, r5
 8002caa:	f000 f909 	bl	8002ec0 <_free_r>
 8002cae:	2000      	movs	r0, #0
 8002cb0:	6360      	str	r0, [r4, #52]	; 0x34
 8002cb2:	e7c2      	b.n	8002c3a <__sflush_r+0x1a>
 8002cb4:	6a21      	ldr	r1, [r4, #32]
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	4628      	mov	r0, r5
 8002cba:	47b0      	blx	r6
 8002cbc:	1c41      	adds	r1, r0, #1
 8002cbe:	d1c7      	bne.n	8002c50 <__sflush_r+0x30>
 8002cc0:	682b      	ldr	r3, [r5, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0c4      	beq.n	8002c50 <__sflush_r+0x30>
 8002cc6:	2b1d      	cmp	r3, #29
 8002cc8:	d001      	beq.n	8002cce <__sflush_r+0xae>
 8002cca:	2b16      	cmp	r3, #22
 8002ccc:	d101      	bne.n	8002cd2 <__sflush_r+0xb2>
 8002cce:	602f      	str	r7, [r5, #0]
 8002cd0:	e7b2      	b.n	8002c38 <__sflush_r+0x18>
 8002cd2:	89a3      	ldrh	r3, [r4, #12]
 8002cd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cd8:	81a3      	strh	r3, [r4, #12]
 8002cda:	e7ae      	b.n	8002c3a <__sflush_r+0x1a>
 8002cdc:	690f      	ldr	r7, [r1, #16]
 8002cde:	2f00      	cmp	r7, #0
 8002ce0:	d0aa      	beq.n	8002c38 <__sflush_r+0x18>
 8002ce2:	0793      	lsls	r3, r2, #30
 8002ce4:	bf18      	it	ne
 8002ce6:	2300      	movne	r3, #0
 8002ce8:	680e      	ldr	r6, [r1, #0]
 8002cea:	bf08      	it	eq
 8002cec:	694b      	ldreq	r3, [r1, #20]
 8002cee:	1bf6      	subs	r6, r6, r7
 8002cf0:	600f      	str	r7, [r1, #0]
 8002cf2:	608b      	str	r3, [r1, #8]
 8002cf4:	2e00      	cmp	r6, #0
 8002cf6:	dd9f      	ble.n	8002c38 <__sflush_r+0x18>
 8002cf8:	4633      	mov	r3, r6
 8002cfa:	463a      	mov	r2, r7
 8002cfc:	4628      	mov	r0, r5
 8002cfe:	6a21      	ldr	r1, [r4, #32]
 8002d00:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002d04:	47e0      	blx	ip
 8002d06:	2800      	cmp	r0, #0
 8002d08:	dc06      	bgt.n	8002d18 <__sflush_r+0xf8>
 8002d0a:	89a3      	ldrh	r3, [r4, #12]
 8002d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d14:	81a3      	strh	r3, [r4, #12]
 8002d16:	e790      	b.n	8002c3a <__sflush_r+0x1a>
 8002d18:	4407      	add	r7, r0
 8002d1a:	1a36      	subs	r6, r6, r0
 8002d1c:	e7ea      	b.n	8002cf4 <__sflush_r+0xd4>
 8002d1e:	bf00      	nop
 8002d20:	20400001 	.word	0x20400001

08002d24 <_fflush_r>:
 8002d24:	b538      	push	{r3, r4, r5, lr}
 8002d26:	690b      	ldr	r3, [r1, #16]
 8002d28:	4605      	mov	r5, r0
 8002d2a:	460c      	mov	r4, r1
 8002d2c:	b913      	cbnz	r3, 8002d34 <_fflush_r+0x10>
 8002d2e:	2500      	movs	r5, #0
 8002d30:	4628      	mov	r0, r5
 8002d32:	bd38      	pop	{r3, r4, r5, pc}
 8002d34:	b118      	cbz	r0, 8002d3e <_fflush_r+0x1a>
 8002d36:	6983      	ldr	r3, [r0, #24]
 8002d38:	b90b      	cbnz	r3, 8002d3e <_fflush_r+0x1a>
 8002d3a:	f7ff fa19 	bl	8002170 <__sinit>
 8002d3e:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <_fflush_r+0x6c>)
 8002d40:	429c      	cmp	r4, r3
 8002d42:	d11b      	bne.n	8002d7c <_fflush_r+0x58>
 8002d44:	686c      	ldr	r4, [r5, #4]
 8002d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0ef      	beq.n	8002d2e <_fflush_r+0xa>
 8002d4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002d50:	07d0      	lsls	r0, r2, #31
 8002d52:	d404      	bmi.n	8002d5e <_fflush_r+0x3a>
 8002d54:	0599      	lsls	r1, r3, #22
 8002d56:	d402      	bmi.n	8002d5e <_fflush_r+0x3a>
 8002d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d5a:	f7ff faa7 	bl	80022ac <__retarget_lock_acquire_recursive>
 8002d5e:	4628      	mov	r0, r5
 8002d60:	4621      	mov	r1, r4
 8002d62:	f7ff ff5d 	bl	8002c20 <__sflush_r>
 8002d66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d68:	4605      	mov	r5, r0
 8002d6a:	07da      	lsls	r2, r3, #31
 8002d6c:	d4e0      	bmi.n	8002d30 <_fflush_r+0xc>
 8002d6e:	89a3      	ldrh	r3, [r4, #12]
 8002d70:	059b      	lsls	r3, r3, #22
 8002d72:	d4dd      	bmi.n	8002d30 <_fflush_r+0xc>
 8002d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d76:	f7ff fa9a 	bl	80022ae <__retarget_lock_release_recursive>
 8002d7a:	e7d9      	b.n	8002d30 <_fflush_r+0xc>
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <_fflush_r+0x70>)
 8002d7e:	429c      	cmp	r4, r3
 8002d80:	d101      	bne.n	8002d86 <_fflush_r+0x62>
 8002d82:	68ac      	ldr	r4, [r5, #8]
 8002d84:	e7df      	b.n	8002d46 <_fflush_r+0x22>
 8002d86:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <_fflush_r+0x74>)
 8002d88:	429c      	cmp	r4, r3
 8002d8a:	bf08      	it	eq
 8002d8c:	68ec      	ldreq	r4, [r5, #12]
 8002d8e:	e7da      	b.n	8002d46 <_fflush_r+0x22>
 8002d90:	08003024 	.word	0x08003024
 8002d94:	08003044 	.word	0x08003044
 8002d98:	08003004 	.word	0x08003004

08002d9c <_lseek_r>:
 8002d9c:	b538      	push	{r3, r4, r5, lr}
 8002d9e:	4604      	mov	r4, r0
 8002da0:	4608      	mov	r0, r1
 8002da2:	4611      	mov	r1, r2
 8002da4:	2200      	movs	r2, #0
 8002da6:	4d05      	ldr	r5, [pc, #20]	; (8002dbc <_lseek_r+0x20>)
 8002da8:	602a      	str	r2, [r5, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	f7fd fbd9 	bl	8000562 <_lseek>
 8002db0:	1c43      	adds	r3, r0, #1
 8002db2:	d102      	bne.n	8002dba <_lseek_r+0x1e>
 8002db4:	682b      	ldr	r3, [r5, #0]
 8002db6:	b103      	cbz	r3, 8002dba <_lseek_r+0x1e>
 8002db8:	6023      	str	r3, [r4, #0]
 8002dba:	bd38      	pop	{r3, r4, r5, pc}
 8002dbc:	20000110 	.word	0x20000110

08002dc0 <__swhatbuf_r>:
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	460e      	mov	r6, r1
 8002dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dc8:	4614      	mov	r4, r2
 8002dca:	2900      	cmp	r1, #0
 8002dcc:	461d      	mov	r5, r3
 8002dce:	b096      	sub	sp, #88	; 0x58
 8002dd0:	da08      	bge.n	8002de4 <__swhatbuf_r+0x24>
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002dd8:	602a      	str	r2, [r5, #0]
 8002dda:	061a      	lsls	r2, r3, #24
 8002ddc:	d410      	bmi.n	8002e00 <__swhatbuf_r+0x40>
 8002dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002de2:	e00e      	b.n	8002e02 <__swhatbuf_r+0x42>
 8002de4:	466a      	mov	r2, sp
 8002de6:	f000 f8c5 	bl	8002f74 <_fstat_r>
 8002dea:	2800      	cmp	r0, #0
 8002dec:	dbf1      	blt.n	8002dd2 <__swhatbuf_r+0x12>
 8002dee:	9a01      	ldr	r2, [sp, #4]
 8002df0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002df4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002df8:	425a      	negs	r2, r3
 8002dfa:	415a      	adcs	r2, r3
 8002dfc:	602a      	str	r2, [r5, #0]
 8002dfe:	e7ee      	b.n	8002dde <__swhatbuf_r+0x1e>
 8002e00:	2340      	movs	r3, #64	; 0x40
 8002e02:	2000      	movs	r0, #0
 8002e04:	6023      	str	r3, [r4, #0]
 8002e06:	b016      	add	sp, #88	; 0x58
 8002e08:	bd70      	pop	{r4, r5, r6, pc}
	...

08002e0c <__smakebuf_r>:
 8002e0c:	898b      	ldrh	r3, [r1, #12]
 8002e0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e10:	079d      	lsls	r5, r3, #30
 8002e12:	4606      	mov	r6, r0
 8002e14:	460c      	mov	r4, r1
 8002e16:	d507      	bpl.n	8002e28 <__smakebuf_r+0x1c>
 8002e18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	6123      	str	r3, [r4, #16]
 8002e20:	2301      	movs	r3, #1
 8002e22:	6163      	str	r3, [r4, #20]
 8002e24:	b002      	add	sp, #8
 8002e26:	bd70      	pop	{r4, r5, r6, pc}
 8002e28:	466a      	mov	r2, sp
 8002e2a:	ab01      	add	r3, sp, #4
 8002e2c:	f7ff ffc8 	bl	8002dc0 <__swhatbuf_r>
 8002e30:	9900      	ldr	r1, [sp, #0]
 8002e32:	4605      	mov	r5, r0
 8002e34:	4630      	mov	r0, r6
 8002e36:	f7ff fa5b 	bl	80022f0 <_malloc_r>
 8002e3a:	b948      	cbnz	r0, 8002e50 <__smakebuf_r+0x44>
 8002e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e40:	059a      	lsls	r2, r3, #22
 8002e42:	d4ef      	bmi.n	8002e24 <__smakebuf_r+0x18>
 8002e44:	f023 0303 	bic.w	r3, r3, #3
 8002e48:	f043 0302 	orr.w	r3, r3, #2
 8002e4c:	81a3      	strh	r3, [r4, #12]
 8002e4e:	e7e3      	b.n	8002e18 <__smakebuf_r+0xc>
 8002e50:	4b0d      	ldr	r3, [pc, #52]	; (8002e88 <__smakebuf_r+0x7c>)
 8002e52:	62b3      	str	r3, [r6, #40]	; 0x28
 8002e54:	89a3      	ldrh	r3, [r4, #12]
 8002e56:	6020      	str	r0, [r4, #0]
 8002e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e5c:	81a3      	strh	r3, [r4, #12]
 8002e5e:	9b00      	ldr	r3, [sp, #0]
 8002e60:	6120      	str	r0, [r4, #16]
 8002e62:	6163      	str	r3, [r4, #20]
 8002e64:	9b01      	ldr	r3, [sp, #4]
 8002e66:	b15b      	cbz	r3, 8002e80 <__smakebuf_r+0x74>
 8002e68:	4630      	mov	r0, r6
 8002e6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e6e:	f000 f893 	bl	8002f98 <_isatty_r>
 8002e72:	b128      	cbz	r0, 8002e80 <__smakebuf_r+0x74>
 8002e74:	89a3      	ldrh	r3, [r4, #12]
 8002e76:	f023 0303 	bic.w	r3, r3, #3
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	81a3      	strh	r3, [r4, #12]
 8002e80:	89a0      	ldrh	r0, [r4, #12]
 8002e82:	4305      	orrs	r5, r0
 8002e84:	81a5      	strh	r5, [r4, #12]
 8002e86:	e7cd      	b.n	8002e24 <__smakebuf_r+0x18>
 8002e88:	08002109 	.word	0x08002109

08002e8c <memchr>:
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	b510      	push	{r4, lr}
 8002e90:	b2c9      	uxtb	r1, r1
 8002e92:	4402      	add	r2, r0
 8002e94:	4293      	cmp	r3, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	d101      	bne.n	8002e9e <memchr+0x12>
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	e003      	b.n	8002ea6 <memchr+0x1a>
 8002e9e:	7804      	ldrb	r4, [r0, #0]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	428c      	cmp	r4, r1
 8002ea4:	d1f6      	bne.n	8002e94 <memchr+0x8>
 8002ea6:	bd10      	pop	{r4, pc}

08002ea8 <__malloc_lock>:
 8002ea8:	4801      	ldr	r0, [pc, #4]	; (8002eb0 <__malloc_lock+0x8>)
 8002eaa:	f7ff b9ff 	b.w	80022ac <__retarget_lock_acquire_recursive>
 8002eae:	bf00      	nop
 8002eb0:	20000104 	.word	0x20000104

08002eb4 <__malloc_unlock>:
 8002eb4:	4801      	ldr	r0, [pc, #4]	; (8002ebc <__malloc_unlock+0x8>)
 8002eb6:	f7ff b9fa 	b.w	80022ae <__retarget_lock_release_recursive>
 8002eba:	bf00      	nop
 8002ebc:	20000104 	.word	0x20000104

08002ec0 <_free_r>:
 8002ec0:	b538      	push	{r3, r4, r5, lr}
 8002ec2:	4605      	mov	r5, r0
 8002ec4:	2900      	cmp	r1, #0
 8002ec6:	d040      	beq.n	8002f4a <_free_r+0x8a>
 8002ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ecc:	1f0c      	subs	r4, r1, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	bfb8      	it	lt
 8002ed2:	18e4      	addlt	r4, r4, r3
 8002ed4:	f7ff ffe8 	bl	8002ea8 <__malloc_lock>
 8002ed8:	4a1c      	ldr	r2, [pc, #112]	; (8002f4c <_free_r+0x8c>)
 8002eda:	6813      	ldr	r3, [r2, #0]
 8002edc:	b933      	cbnz	r3, 8002eec <_free_r+0x2c>
 8002ede:	6063      	str	r3, [r4, #4]
 8002ee0:	6014      	str	r4, [r2, #0]
 8002ee2:	4628      	mov	r0, r5
 8002ee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ee8:	f7ff bfe4 	b.w	8002eb4 <__malloc_unlock>
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d908      	bls.n	8002f02 <_free_r+0x42>
 8002ef0:	6820      	ldr	r0, [r4, #0]
 8002ef2:	1821      	adds	r1, r4, r0
 8002ef4:	428b      	cmp	r3, r1
 8002ef6:	bf01      	itttt	eq
 8002ef8:	6819      	ldreq	r1, [r3, #0]
 8002efa:	685b      	ldreq	r3, [r3, #4]
 8002efc:	1809      	addeq	r1, r1, r0
 8002efe:	6021      	streq	r1, [r4, #0]
 8002f00:	e7ed      	b.n	8002ede <_free_r+0x1e>
 8002f02:	461a      	mov	r2, r3
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	b10b      	cbz	r3, 8002f0c <_free_r+0x4c>
 8002f08:	42a3      	cmp	r3, r4
 8002f0a:	d9fa      	bls.n	8002f02 <_free_r+0x42>
 8002f0c:	6811      	ldr	r1, [r2, #0]
 8002f0e:	1850      	adds	r0, r2, r1
 8002f10:	42a0      	cmp	r0, r4
 8002f12:	d10b      	bne.n	8002f2c <_free_r+0x6c>
 8002f14:	6820      	ldr	r0, [r4, #0]
 8002f16:	4401      	add	r1, r0
 8002f18:	1850      	adds	r0, r2, r1
 8002f1a:	4283      	cmp	r3, r0
 8002f1c:	6011      	str	r1, [r2, #0]
 8002f1e:	d1e0      	bne.n	8002ee2 <_free_r+0x22>
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4401      	add	r1, r0
 8002f26:	6011      	str	r1, [r2, #0]
 8002f28:	6053      	str	r3, [r2, #4]
 8002f2a:	e7da      	b.n	8002ee2 <_free_r+0x22>
 8002f2c:	d902      	bls.n	8002f34 <_free_r+0x74>
 8002f2e:	230c      	movs	r3, #12
 8002f30:	602b      	str	r3, [r5, #0]
 8002f32:	e7d6      	b.n	8002ee2 <_free_r+0x22>
 8002f34:	6820      	ldr	r0, [r4, #0]
 8002f36:	1821      	adds	r1, r4, r0
 8002f38:	428b      	cmp	r3, r1
 8002f3a:	bf01      	itttt	eq
 8002f3c:	6819      	ldreq	r1, [r3, #0]
 8002f3e:	685b      	ldreq	r3, [r3, #4]
 8002f40:	1809      	addeq	r1, r1, r0
 8002f42:	6021      	streq	r1, [r4, #0]
 8002f44:	6063      	str	r3, [r4, #4]
 8002f46:	6054      	str	r4, [r2, #4]
 8002f48:	e7cb      	b.n	8002ee2 <_free_r+0x22>
 8002f4a:	bd38      	pop	{r3, r4, r5, pc}
 8002f4c:	20000108 	.word	0x20000108

08002f50 <_read_r>:
 8002f50:	b538      	push	{r3, r4, r5, lr}
 8002f52:	4604      	mov	r4, r0
 8002f54:	4608      	mov	r0, r1
 8002f56:	4611      	mov	r1, r2
 8002f58:	2200      	movs	r2, #0
 8002f5a:	4d05      	ldr	r5, [pc, #20]	; (8002f70 <_read_r+0x20>)
 8002f5c:	602a      	str	r2, [r5, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	f7fd faa2 	bl	80004a8 <_read>
 8002f64:	1c43      	adds	r3, r0, #1
 8002f66:	d102      	bne.n	8002f6e <_read_r+0x1e>
 8002f68:	682b      	ldr	r3, [r5, #0]
 8002f6a:	b103      	cbz	r3, 8002f6e <_read_r+0x1e>
 8002f6c:	6023      	str	r3, [r4, #0]
 8002f6e:	bd38      	pop	{r3, r4, r5, pc}
 8002f70:	20000110 	.word	0x20000110

08002f74 <_fstat_r>:
 8002f74:	b538      	push	{r3, r4, r5, lr}
 8002f76:	2300      	movs	r3, #0
 8002f78:	4d06      	ldr	r5, [pc, #24]	; (8002f94 <_fstat_r+0x20>)
 8002f7a:	4604      	mov	r4, r0
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	4611      	mov	r1, r2
 8002f80:	602b      	str	r3, [r5, #0]
 8002f82:	f7fd fad5 	bl	8000530 <_fstat>
 8002f86:	1c43      	adds	r3, r0, #1
 8002f88:	d102      	bne.n	8002f90 <_fstat_r+0x1c>
 8002f8a:	682b      	ldr	r3, [r5, #0]
 8002f8c:	b103      	cbz	r3, 8002f90 <_fstat_r+0x1c>
 8002f8e:	6023      	str	r3, [r4, #0]
 8002f90:	bd38      	pop	{r3, r4, r5, pc}
 8002f92:	bf00      	nop
 8002f94:	20000110 	.word	0x20000110

08002f98 <_isatty_r>:
 8002f98:	b538      	push	{r3, r4, r5, lr}
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	4d05      	ldr	r5, [pc, #20]	; (8002fb4 <_isatty_r+0x1c>)
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	4608      	mov	r0, r1
 8002fa2:	602b      	str	r3, [r5, #0]
 8002fa4:	f7fd fad3 	bl	800054e <_isatty>
 8002fa8:	1c43      	adds	r3, r0, #1
 8002faa:	d102      	bne.n	8002fb2 <_isatty_r+0x1a>
 8002fac:	682b      	ldr	r3, [r5, #0]
 8002fae:	b103      	cbz	r3, 8002fb2 <_isatty_r+0x1a>
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	20000110 	.word	0x20000110

08002fb8 <_init>:
 8002fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fba:	bf00      	nop
 8002fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fbe:	bc08      	pop	{r3}
 8002fc0:	469e      	mov	lr, r3
 8002fc2:	4770      	bx	lr

08002fc4 <_fini>:
 8002fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc6:	bf00      	nop
 8002fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fca:	bc08      	pop	{r3}
 8002fcc:	469e      	mov	lr, r3
 8002fce:	4770      	bx	lr
