vio_0.vhd,vhdl,xil_defaultlib,../../../../UART_cont_project.srcs/sources_1/ip/vio_0/sim/vio_0.vhd,incdir="../../../../UART_cont_project.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../UART_cont_project.srcs/sources_1/ip/vio_0/hdl"
