# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:08 on Oct 15,2025
# vlog -reportprogress 300 tb_seq.v 
# -- Compiling module pattern
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:48:08 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 21:48:08 on Oct 15,2025
# Loading work.top
# Loading work.pattern
# Count=4
# ** Note: $finish    : tb_seq.v(23)
#    Time: 2115 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_seq.v line 23
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:01 on Oct 15,2025
# vlog -reportprogress 300 tb_seq.v 
# -- Compiling module pattern
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:50:01 on Oct 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:06 on Oct 15,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 21:50:06 on Oct 15,2025
# Loading work.top
# Loading work.pattern
# Count=9
# ** Note: $finish    : tb_seq.v(24)
#    Time: 2115 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_seq.v line 24
# End time: 21:54:51 on Oct 15,2025, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
