; Top Design: "Anatinae_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="Anatinae_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
#uselib "ckt" , "Hybrid180"
Hybrid180:HYB1  N__5 N__4 N__2 N__7 Loss=0 dB GainBal=0 dB PhaseBal=0 Rref=50 Ohm CheckPassivity=1 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=1.0 GHz Stop=100.0 GHz Lin=100 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
Port:Term1  N__5 N__4 Num=1 Z=100 Ohm Noise=yes 
Port:Term2  N__2 0 Num=2 Z=50 Ohm Noise=yes 
Port:Term3  N__7 0 Num=3 Z=50 Ohm Noise=yes 
