============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/SoftWare/Anlogic/TD4.6/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Thu Aug  8 14:20:02 2019

   Run on =     DESKTOP-E3KO8FJ
============================================================
RUN-1002 : start command "open_project VGA_Demo.al"
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db VGA_Demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.12906.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(37)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(37)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(39)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(41)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(41)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(43)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(43)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(45)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(45)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(47)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(47)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(49)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(49)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(110)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(37)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(37)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(39)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(41)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(41)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(43)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(43)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(45)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(45)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(47)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(47)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(49)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(49)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(110)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(35)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(37)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(37)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(39)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(41)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(41)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(43)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(43)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(45)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(45)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(47)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(47)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(49)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(49)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(110)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(38)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(38)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(40)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(40)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(42)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(42)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(44)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(44)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(46)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(46)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(48)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(48)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(111)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(38)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(38)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(40)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(40)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(42)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(42)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(44)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(44)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(46)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(46)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(48)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(48)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(111)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(17)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 202/2 useful/useless nets, 132/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 189/13 useful/useless nets, 119/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           57
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |30     |27     |109    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |7      |24     |14     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 189/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 222/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 378/0 useful/useless nets, 308/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1828, tnet num: 727, tinst num: 559, tnode num: 2170, tedge num: 2524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2774.37 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2774.53 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1828, tnet num: 727, tinst num: 559, tnode num: 2170, tedge num: 2524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2774.57 sec
SYN-3001 : Mapper mapped 114 instances into 81 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1832, tnet num: 694, tinst num: 526, tnode num: 2174, tedge num: 2598.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2774.68 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 35/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/35 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 341/0 useful/useless nets, 271/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 81 LUT to BLE ...
SYN-4008 : Packed 81 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 81/155 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  418   out of  19600    2.13%
#reg                   27   out of  19600    0.14%
#le                   418
  #lut only           391   out of    418   93.54%
  #reg only             0   out of    418    0.00%
  #lut&reg             27   out of    418    6.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |418   |418   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |225   |225   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 9 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 240 instances
RUN-1001 : 147 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 313 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 238 instances, 205 slices, 25 macros(163 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1117, tnet num: 311, tinst num: 238, tnode num: 1178, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 311 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023371s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (200.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59415.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 39407.8, overlap = 0
PHY-3002 : Step(2): len = 36331.3, overlap = 0
PHY-3002 : Step(3): len = 26071, overlap = 0
PHY-3002 : Step(4): len = 24266.3, overlap = 0
PHY-3002 : Step(5): len = 21027.9, overlap = 0
PHY-3002 : Step(6): len = 17233.6, overlap = 0
PHY-3002 : Step(7): len = 15974.5, overlap = 0
PHY-3002 : Step(8): len = 14631.7, overlap = 0
PHY-3002 : Step(9): len = 12913, overlap = 0
PHY-3002 : Step(10): len = 13028.2, overlap = 0
PHY-3002 : Step(11): len = 11845, overlap = 0
PHY-3002 : Step(12): len = 10960.6, overlap = 0
PHY-3002 : Step(13): len = 10285.9, overlap = 0
PHY-3002 : Step(14): len = 9749.7, overlap = 0
PHY-3002 : Step(15): len = 8903.1, overlap = 0
PHY-3002 : Step(16): len = 8749.3, overlap = 0
PHY-3002 : Step(17): len = 8292.5, overlap = 0
PHY-3002 : Step(18): len = 8139.1, overlap = 0
PHY-3002 : Step(19): len = 7993.4, overlap = 0
PHY-3002 : Step(20): len = 7428, overlap = 0
PHY-3002 : Step(21): len = 7347.4, overlap = 0
PHY-3002 : Step(22): len = 7240.8, overlap = 0
PHY-3002 : Step(23): len = 7178, overlap = 0
PHY-3002 : Step(24): len = 6781, overlap = 0
PHY-3002 : Step(25): len = 6693.2, overlap = 0
PHY-3002 : Step(26): len = 6612.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.64318e-06
PHY-3002 : Step(27): len = 6421.2, overlap = 1.25
PHY-3002 : Step(28): len = 6430.4, overlap = 1.25
PHY-3002 : Step(29): len = 6450.3, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12864e-05
PHY-3002 : Step(30): len = 6484.8, overlap = 1
PHY-3002 : Step(31): len = 6484.8, overlap = 1
PHY-3002 : Step(32): len = 6531.9, overlap = 1
PHY-3002 : Step(33): len = 6531.9, overlap = 1
PHY-3002 : Step(34): len = 6541.6, overlap = 1
PHY-3002 : Step(35): len = 6541.6, overlap = 1
PHY-3002 : Step(36): len = 6557.3, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.25727e-05
PHY-3002 : Step(37): len = 6739.7, overlap = 1
PHY-3002 : Step(38): len = 6739.7, overlap = 1
PHY-3002 : Step(39): len = 6724.1, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.4294e-06
PHY-3002 : Step(40): len = 6811, overlap = 2.5
PHY-3002 : Step(41): len = 6811, overlap = 2.5
PHY-3002 : Step(42): len = 6738, overlap = 2.5
PHY-3002 : Step(43): len = 6738, overlap = 2.5
PHY-3002 : Step(44): len = 6755.5, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.85879e-06
PHY-3002 : Step(45): len = 7150.4, overlap = 2
PHY-3002 : Step(46): len = 7150.4, overlap = 2
PHY-3002 : Step(47): len = 7083.1, overlap = 2
PHY-3002 : Step(48): len = 7098, overlap = 2
PHY-3002 : Step(49): len = 7098, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77176e-05
PHY-3002 : Step(50): len = 7834.1, overlap = 2
PHY-3002 : Step(51): len = 7871, overlap = 2.25
PHY-3002 : Step(52): len = 8009, overlap = 2.25
PHY-3002 : Step(53): len = 7848.3, overlap = 2.5
PHY-3002 : Step(54): len = 7848.3, overlap = 2.5
PHY-3002 : Step(55): len = 7932, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.54352e-05
PHY-3002 : Step(56): len = 8301, overlap = 2.5
PHY-3002 : Step(57): len = 8301, overlap = 2.5
PHY-3002 : Step(58): len = 8308.8, overlap = 2.5
PHY-3002 : Step(59): len = 8308.8, overlap = 2.5
PHY-3002 : Step(60): len = 8316.7, overlap = 2.5
PHY-3002 : Step(61): len = 8316.7, overlap = 2.5
PHY-3002 : Step(62): len = 8348.5, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.08704e-05
PHY-3002 : Step(63): len = 8636.3, overlap = 2.25
PHY-3002 : Step(64): len = 8664.1, overlap = 1.5
PHY-3002 : Step(65): len = 8717.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(66): len = 9842.4, overlap = 4.25
PHY-3002 : Step(67): len = 9799.2, overlap = 4.25
PHY-3002 : Step(68): len = 9532.9, overlap = 4.25
PHY-3002 : Step(69): len = 9529.3, overlap = 4.25
PHY-3002 : Step(70): len = 9526, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.81541e-05
PHY-3002 : Step(71): len = 9489.7, overlap = 3.75
PHY-3002 : Step(72): len = 9492.9, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116308
PHY-3002 : Step(73): len = 9512.1, overlap = 4
PHY-3002 : Step(74): len = 9512.1, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10247.8, Over = 0
PHY-3001 : Final: Len = 10247.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 18480, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058599s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.7%)

RUN-1003 : finish command "place" in  1.064162s wall, 1.687500s user + 0.640625s system = 2.328125s CPU (218.8%)

RUN-1004 : used memory is 140 MB, reserved memory is 110 MB, peak memory is 148 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 90
PHY-1001 : Pin misalignment score is improved from 90 to 90
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 240 instances
RUN-1001 : 147 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 313 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 18480, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041759s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 10 to 4
PHY-1001 : End pin swap;  0.001594s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1960.9%)

PHY-1001 : End global routing;  0.177833s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (123.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046875s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 45% nets.
PHY-1002 : len = 28920, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.366544s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28872
PHY-1001 : End DR Iter 1; 0.008493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.733023s wall, 5.515625s user + 0.296875s system = 5.812500s CPU (101.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.016366s wall, 5.812500s user + 0.328125s system = 6.140625s CPU (102.1%)

RUN-1004 : used memory is 241 MB, reserved memory is 217 MB, peak memory is 673 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  408   out of  19600    2.08%
#reg                   27   out of  19600    0.14%
#le                   408
  #lut only           381   out of    408   93.38%
  #reg only             0   out of    408    0.00%
  #lut&reg             27   out of    408    6.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1117, tnet num: 311, tinst num: 238, tnode num: 1178, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 311 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 240
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 313, pip num: 2323
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 410 valid insts, and 8597 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.092163s wall, 3.031250s user + 0.046875s system = 3.078125s CPU (281.8%)

RUN-1004 : used memory is 680 MB, reserved memory is 657 MB, peak memory is 700 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.419568s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.2%)

RUN-1004 : used memory is 847 MB, reserved memory is 825 MB, peak memory is 849 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.143810s wall, 0.390625s user + 0.187500s system = 0.578125s CPU (8.1%)

RUN-1004 : used memory is 881 MB, reserved memory is 860 MB, peak memory is 882 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.102604s wall, 1.937500s user + 0.203125s system = 2.140625s CPU (23.5%)

RUN-1004 : used memory is 739 MB, reserved memory is 713 MB, peak memory is 882 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(3)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 202/2 useful/useless nets, 132/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 189/13 useful/useless nets, 119/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           57
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |30     |27     |109    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |7      |24     |14     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 189/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 222/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 222/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 378/0 useful/useless nets, 308/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1828, tnet num: 727, tinst num: 559, tnode num: 2170, tedge num: 2524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3071.60 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3071.72 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1828, tnet num: 727, tinst num: 559, tnode num: 2170, tedge num: 2524.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.74)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3071.75 sec
SYN-3001 : Mapper mapped 114 instances into 81 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1832, tnet num: 694, tinst num: 526, tnode num: 2174, tedge num: 2598.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3071.86 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 35/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/35 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 341/0 useful/useless nets, 271/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 81 LUT to BLE ...
SYN-4008 : Packed 81 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 81/155 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  418   out of  19600    2.13%
#reg                   27   out of  19600    0.14%
#le                   418
  #lut only           391   out of    418   93.54%
  #reg only             0   out of    418    0.00%
  #lut&reg             27   out of    418    6.46%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |418   |418   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |225   |225   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 9 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 240 instances
RUN-1001 : 147 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 313 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 238 instances, 205 slices, 25 macros(163 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1117, tnet num: 311, tinst num: 238, tnode num: 1178, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 311 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59415.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(75): len = 39407.8, overlap = 0
PHY-3002 : Step(76): len = 36331.3, overlap = 0
PHY-3002 : Step(77): len = 26071, overlap = 0
PHY-3002 : Step(78): len = 24266.3, overlap = 0
PHY-3002 : Step(79): len = 21027.9, overlap = 0
PHY-3002 : Step(80): len = 17233.6, overlap = 0
PHY-3002 : Step(81): len = 15974.5, overlap = 0
PHY-3002 : Step(82): len = 14631.7, overlap = 0
PHY-3002 : Step(83): len = 12913, overlap = 0
PHY-3002 : Step(84): len = 13028.2, overlap = 0
PHY-3002 : Step(85): len = 11845, overlap = 0
PHY-3002 : Step(86): len = 10960.6, overlap = 0
PHY-3002 : Step(87): len = 10285.9, overlap = 0
PHY-3002 : Step(88): len = 9749.7, overlap = 0
PHY-3002 : Step(89): len = 8903.1, overlap = 0
PHY-3002 : Step(90): len = 8749.3, overlap = 0
PHY-3002 : Step(91): len = 8292.5, overlap = 0
PHY-3002 : Step(92): len = 8139.1, overlap = 0
PHY-3002 : Step(93): len = 7993.4, overlap = 0
PHY-3002 : Step(94): len = 7428, overlap = 0
PHY-3002 : Step(95): len = 7347.4, overlap = 0
PHY-3002 : Step(96): len = 7240.8, overlap = 0
PHY-3002 : Step(97): len = 7178, overlap = 0
PHY-3002 : Step(98): len = 6781, overlap = 0
PHY-3002 : Step(99): len = 6693.2, overlap = 0
PHY-3002 : Step(100): len = 6612.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003360s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.64318e-06
PHY-3002 : Step(101): len = 6421.2, overlap = 1.25
PHY-3002 : Step(102): len = 6430.4, overlap = 1.25
PHY-3002 : Step(103): len = 6450.3, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12864e-05
PHY-3002 : Step(104): len = 6484.8, overlap = 1
PHY-3002 : Step(105): len = 6484.8, overlap = 1
PHY-3002 : Step(106): len = 6531.9, overlap = 1
PHY-3002 : Step(107): len = 6531.9, overlap = 1
PHY-3002 : Step(108): len = 6541.6, overlap = 1
PHY-3002 : Step(109): len = 6541.6, overlap = 1
PHY-3002 : Step(110): len = 6557.3, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.25727e-05
PHY-3002 : Step(111): len = 6739.7, overlap = 1
PHY-3002 : Step(112): len = 6739.7, overlap = 1
PHY-3002 : Step(113): len = 6724.1, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.4294e-06
PHY-3002 : Step(114): len = 6811, overlap = 2.5
PHY-3002 : Step(115): len = 6811, overlap = 2.5
PHY-3002 : Step(116): len = 6738, overlap = 2.5
PHY-3002 : Step(117): len = 6738, overlap = 2.5
PHY-3002 : Step(118): len = 6755.5, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.85879e-06
PHY-3002 : Step(119): len = 7150.4, overlap = 2
PHY-3002 : Step(120): len = 7150.4, overlap = 2
PHY-3002 : Step(121): len = 7083.1, overlap = 2
PHY-3002 : Step(122): len = 7098, overlap = 2
PHY-3002 : Step(123): len = 7098, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77176e-05
PHY-3002 : Step(124): len = 7834.1, overlap = 2
PHY-3002 : Step(125): len = 7871, overlap = 2.25
PHY-3002 : Step(126): len = 8009, overlap = 2.25
PHY-3002 : Step(127): len = 7848.3, overlap = 2.5
PHY-3002 : Step(128): len = 7848.3, overlap = 2.5
PHY-3002 : Step(129): len = 7932, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.54352e-05
PHY-3002 : Step(130): len = 8301, overlap = 2.5
PHY-3002 : Step(131): len = 8301, overlap = 2.5
PHY-3002 : Step(132): len = 8308.8, overlap = 2.5
PHY-3002 : Step(133): len = 8308.8, overlap = 2.5
PHY-3002 : Step(134): len = 8316.7, overlap = 2.5
PHY-3002 : Step(135): len = 8316.7, overlap = 2.5
PHY-3002 : Step(136): len = 8348.5, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.08704e-05
PHY-3002 : Step(137): len = 8636.3, overlap = 2.25
PHY-3002 : Step(138): len = 8664.1, overlap = 1.5
PHY-3002 : Step(139): len = 8717.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021945s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(140): len = 9842.4, overlap = 4.25
PHY-3002 : Step(141): len = 9799.2, overlap = 4.25
PHY-3002 : Step(142): len = 9532.9, overlap = 4.25
PHY-3002 : Step(143): len = 9529.3, overlap = 4.25
PHY-3002 : Step(144): len = 9526, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.81541e-05
PHY-3002 : Step(145): len = 9489.7, overlap = 3.75
PHY-3002 : Step(146): len = 9492.9, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116308
PHY-3002 : Step(147): len = 9512.1, overlap = 4
PHY-3002 : Step(148): len = 9512.1, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10247.8, Over = 0
PHY-3001 : Final: Len = 10247.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 18480, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024971s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.6%)

RUN-1003 : finish command "place" in  1.348629s wall, 1.578125s user + 0.843750s system = 2.421875s CPU (179.6%)

RUN-1004 : used memory is 315 MB, reserved memory is 296 MB, peak memory is 882 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 90
PHY-1001 : Pin misalignment score is improved from 90 to 90
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 240 instances
RUN-1001 : 147 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 313 nets
RUN-1001 : 244 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 18480, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 18512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042306s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 10 to 4
PHY-1001 : End pin swap;  0.001568s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.178542s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048761s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 45% nets.
PHY-1002 : len = 28920, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.363811s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28872
PHY-1001 : End DR Iter 1; 0.007422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.323684s wall, 2.171875s user + 0.265625s system = 2.437500s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.606747s wall, 2.453125s user + 0.265625s system = 2.718750s CPU (104.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 283 MB, peak memory is 882 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  408   out of  19600    2.08%
#reg                   27   out of  19600    0.14%
#le                   408
  #lut only           381   out of    408   93.38%
  #reg only             0   out of    408    0.00%
  #lut&reg             27   out of    408    6.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1117, tnet num: 311, tinst num: 238, tnode num: 1178, tedge num: 1690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 311 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 240
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 313, pip num: 2323
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 410 valid insts, and 8597 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.086166s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (284.8%)

RUN-1004 : used memory is 742 MB, reserved memory is 721 MB, peak memory is 882 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.427355s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (102.9%)

RUN-1004 : used memory is 870 MB, reserved memory is 849 MB, peak memory is 882 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.121390s wall, 0.421875s user + 0.125000s system = 0.546875s CPU (7.7%)

RUN-1004 : used memory is 899 MB, reserved memory is 880 MB, peak memory is 900 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.100158s wall, 1.937500s user + 0.203125s system = 2.140625s CPU (23.5%)

RUN-1004 : used memory is 757 MB, reserved memory is 731 MB, peak memory is 900 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-5007 WARNING: use of undefined macro 'V_SYNC' in source/rtl/Driver.v(81)
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.410598s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (99.7%)

RUN-1004 : used memory is 871 MB, reserved memory is 851 MB, peak memory is 900 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.161367s wall, 0.343750s user + 0.218750s system = 0.562500s CPU (7.9%)

RUN-1004 : used memory is 900 MB, reserved memory is 881 MB, peak memory is 901 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.126011s wall, 1.859375s user + 0.250000s system = 2.109375s CPU (23.1%)

RUN-1004 : used memory is 760 MB, reserved memory is 734 MB, peak memory is 901 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(3)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/2 useful/useless nets, 134/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3221.32 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3221.35 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3221.47 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023982s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (195.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66380.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(149): len = 40829.3, overlap = 0
PHY-3002 : Step(150): len = 37540.5, overlap = 0
PHY-3002 : Step(151): len = 24788.7, overlap = 0
PHY-3002 : Step(152): len = 22026.7, overlap = 0
PHY-3002 : Step(153): len = 18682.3, overlap = 0
PHY-3002 : Step(154): len = 14309.1, overlap = 0
PHY-3002 : Step(155): len = 12710.9, overlap = 0
PHY-3002 : Step(156): len = 11284.1, overlap = 0
PHY-3002 : Step(157): len = 9162.9, overlap = 0
PHY-3002 : Step(158): len = 9119.7, overlap = 0
PHY-3002 : Step(159): len = 8573.9, overlap = 0
PHY-3002 : Step(160): len = 7568.4, overlap = 0
PHY-3002 : Step(161): len = 7425.4, overlap = 0
PHY-3002 : Step(162): len = 7175.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.21094e-06
PHY-3002 : Step(163): len = 6771.7, overlap = 1.25
PHY-3002 : Step(164): len = 6789.2, overlap = 1.5
PHY-3002 : Step(165): len = 6831.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24219e-05
PHY-3002 : Step(166): len = 7046.8, overlap = 1.75
PHY-3002 : Step(167): len = 7085.5, overlap = 1.75
PHY-3002 : Step(168): len = 7624.1, overlap = 1.25
PHY-3002 : Step(169): len = 7700.2, overlap = 1.25
PHY-3002 : Step(170): len = 7567.7, overlap = 1.25
PHY-3002 : Step(171): len = 7294.4, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48437e-05
PHY-3002 : Step(172): len = 7742, overlap = 0.25
PHY-3002 : Step(173): len = 7800.5, overlap = 0.25
PHY-3002 : Step(174): len = 7951.1, overlap = 0
PHY-3002 : Step(175): len = 7775.7, overlap = 0
PHY-3002 : Step(176): len = 7802.8, overlap = 0
PHY-3002 : Step(177): len = 7719.6, overlap = 0
PHY-3002 : Step(178): len = 7730.9, overlap = 0
PHY-3002 : Step(179): len = 7751.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.5767e-06
PHY-3002 : Step(180): len = 8134, overlap = 2.5
PHY-3002 : Step(181): len = 8134, overlap = 2.5
PHY-3002 : Step(182): len = 7898.1, overlap = 2.5
PHY-3002 : Step(183): len = 7912.4, overlap = 2.5
PHY-3002 : Step(184): len = 7912.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91534e-05
PHY-3002 : Step(185): len = 8301.5, overlap = 2.75
PHY-3002 : Step(186): len = 8301.5, overlap = 2.75
PHY-3002 : Step(187): len = 8206.3, overlap = 2.75
PHY-3002 : Step(188): len = 8206.3, overlap = 2.75
PHY-3002 : Step(189): len = 8255.3, overlap = 3
PHY-3002 : Step(190): len = 8255.3, overlap = 3
PHY-3002 : Step(191): len = 8210.9, overlap = 3
PHY-3002 : Step(192): len = 8210.9, overlap = 3
PHY-3002 : Step(193): len = 8246.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83068e-05
PHY-3002 : Step(194): len = 8453.9, overlap = 3.25
PHY-3002 : Step(195): len = 8453.9, overlap = 3.25
PHY-3002 : Step(196): len = 8489.3, overlap = 3.25
PHY-3002 : Step(197): len = 8489.3, overlap = 3.25
PHY-3002 : Step(198): len = 8483.2, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.66136e-05
PHY-3002 : Step(199): len = 8757.5, overlap = 3.25
PHY-3002 : Step(200): len = 8788.2, overlap = 3.25
PHY-3002 : Step(201): len = 8897.1, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023023s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (203.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(202): len = 9637, overlap = 3
PHY-3002 : Step(203): len = 9569.2, overlap = 3.75
PHY-3002 : Step(204): len = 9451.7, overlap = 4.25
PHY-3002 : Step(205): len = 9366.4, overlap = 4.25
PHY-3002 : Step(206): len = 9367.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10891e-05
PHY-3002 : Step(207): len = 9398.5, overlap = 4.25
PHY-3002 : Step(208): len = 9398.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142178
PHY-3002 : Step(209): len = 9414, overlap = 4.25
PHY-3002 : Step(210): len = 9414, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9934.4, Over = 0
PHY-3001 : Final: Len = 9934.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023450s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (133.3%)

RUN-1003 : finish command "place" in  1.184973s wall, 1.562500s user + 0.500000s system = 2.062500s CPU (174.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 331 MB, peak memory is 901 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041454s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 16 to 11
PHY-1001 : End pin swap;  0.001504s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.179117s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048761s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 28376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.352600s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (101.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28376
PHY-1001 : End DR Iter 1; 0.006129s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.309086s wall, 2.015625s user + 0.296875s system = 2.312500s CPU (100.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.590919s wall, 2.296875s user + 0.312500s system = 2.609375s CPU (100.7%)

RUN-1004 : used memory is 351 MB, reserved memory is 321 MB, peak memory is 901 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2338
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8762 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.138248s wall, 3.109375s user + 0.062500s system = 3.171875s CPU (278.7%)

RUN-1004 : used memory is 772 MB, reserved memory is 755 MB, peak memory is 901 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.420054s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (101.2%)

RUN-1004 : used memory is 884 MB, reserved memory is 865 MB, peak memory is 901 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.231771s wall, 0.421875s user + 0.156250s system = 0.578125s CPU (8.0%)

RUN-1004 : used memory is 913 MB, reserved memory is 896 MB, peak memory is 913 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.207414s wall, 1.937500s user + 0.234375s system = 2.171875s CPU (23.6%)

RUN-1004 : used memory is 787 MB, reserved memory is 762 MB, peak memory is 913 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(3)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/2 useful/useless nets, 134/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3312.53 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3312.57 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3312.68 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023805s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (196.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66380.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 40829.3, overlap = 0
PHY-3002 : Step(212): len = 37540.5, overlap = 0
PHY-3002 : Step(213): len = 24788.7, overlap = 0
PHY-3002 : Step(214): len = 22026.7, overlap = 0
PHY-3002 : Step(215): len = 18682.3, overlap = 0
PHY-3002 : Step(216): len = 14309.1, overlap = 0
PHY-3002 : Step(217): len = 12710.9, overlap = 0
PHY-3002 : Step(218): len = 11284.1, overlap = 0
PHY-3002 : Step(219): len = 9162.9, overlap = 0
PHY-3002 : Step(220): len = 9119.7, overlap = 0
PHY-3002 : Step(221): len = 8573.9, overlap = 0
PHY-3002 : Step(222): len = 7568.4, overlap = 0
PHY-3002 : Step(223): len = 7425.4, overlap = 0
PHY-3002 : Step(224): len = 7175.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003594s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (869.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.21094e-06
PHY-3002 : Step(225): len = 6771.7, overlap = 1.25
PHY-3002 : Step(226): len = 6789.2, overlap = 1.5
PHY-3002 : Step(227): len = 6831.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24219e-05
PHY-3002 : Step(228): len = 7046.8, overlap = 1.75
PHY-3002 : Step(229): len = 7085.5, overlap = 1.75
PHY-3002 : Step(230): len = 7624.1, overlap = 1.25
PHY-3002 : Step(231): len = 7700.2, overlap = 1.25
PHY-3002 : Step(232): len = 7567.7, overlap = 1.25
PHY-3002 : Step(233): len = 7294.4, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48437e-05
PHY-3002 : Step(234): len = 7742, overlap = 0.25
PHY-3002 : Step(235): len = 7800.5, overlap = 0.25
PHY-3002 : Step(236): len = 7951.1, overlap = 0
PHY-3002 : Step(237): len = 7775.7, overlap = 0
PHY-3002 : Step(238): len = 7802.8, overlap = 0
PHY-3002 : Step(239): len = 7719.6, overlap = 0
PHY-3002 : Step(240): len = 7730.9, overlap = 0
PHY-3002 : Step(241): len = 7751.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.5767e-06
PHY-3002 : Step(242): len = 8134, overlap = 2.5
PHY-3002 : Step(243): len = 8134, overlap = 2.5
PHY-3002 : Step(244): len = 7898.1, overlap = 2.5
PHY-3002 : Step(245): len = 7912.4, overlap = 2.5
PHY-3002 : Step(246): len = 7912.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91534e-05
PHY-3002 : Step(247): len = 8301.5, overlap = 2.75
PHY-3002 : Step(248): len = 8301.5, overlap = 2.75
PHY-3002 : Step(249): len = 8206.3, overlap = 2.75
PHY-3002 : Step(250): len = 8206.3, overlap = 2.75
PHY-3002 : Step(251): len = 8255.3, overlap = 3
PHY-3002 : Step(252): len = 8255.3, overlap = 3
PHY-3002 : Step(253): len = 8210.9, overlap = 3
PHY-3002 : Step(254): len = 8210.9, overlap = 3
PHY-3002 : Step(255): len = 8246.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83068e-05
PHY-3002 : Step(256): len = 8453.9, overlap = 3.25
PHY-3002 : Step(257): len = 8453.9, overlap = 3.25
PHY-3002 : Step(258): len = 8489.3, overlap = 3.25
PHY-3002 : Step(259): len = 8489.3, overlap = 3.25
PHY-3002 : Step(260): len = 8483.2, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.66136e-05
PHY-3002 : Step(261): len = 8757.5, overlap = 3.25
PHY-3002 : Step(262): len = 8788.2, overlap = 3.25
PHY-3002 : Step(263): len = 8897.1, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023926s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (261.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(264): len = 9637, overlap = 3
PHY-3002 : Step(265): len = 9569.2, overlap = 3.75
PHY-3002 : Step(266): len = 9451.7, overlap = 4.25
PHY-3002 : Step(267): len = 9366.4, overlap = 4.25
PHY-3002 : Step(268): len = 9367.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10891e-05
PHY-3002 : Step(269): len = 9398.5, overlap = 4.25
PHY-3002 : Step(270): len = 9398.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142178
PHY-3002 : Step(271): len = 9414, overlap = 4.25
PHY-3002 : Step(272): len = 9414, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9934.4, Over = 0
PHY-3001 : Final: Len = 9934.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023529s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.8%)

RUN-1003 : finish command "place" in  1.197685s wall, 1.968750s user + 0.375000s system = 2.343750s CPU (195.7%)

RUN-1004 : used memory is 362 MB, reserved memory is 344 MB, peak memory is 913 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041404s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (151.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 16 to 11
PHY-1001 : End pin swap;  0.001530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.181685s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (120.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047057s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 28376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.354292s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (132.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28376
PHY-1001 : End DR Iter 1; 0.006160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.339764s wall, 2.281250s user + 0.187500s system = 2.468750s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.626129s wall, 2.593750s user + 0.203125s system = 2.796875s CPU (106.5%)

RUN-1004 : used memory is 371 MB, reserved memory is 351 MB, peak memory is 913 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2369
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8824 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.138147s wall, 3.062500s user + 0.031250s system = 3.093750s CPU (271.8%)

RUN-1004 : used memory is 785 MB, reserved memory is 767 MB, peak memory is 913 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.405287s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.1%)

RUN-1004 : used memory is 894 MB, reserved memory is 875 MB, peak memory is 913 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.232260s wall, 0.375000s user + 0.187500s system = 0.562500s CPU (7.8%)

RUN-1004 : used memory is 924 MB, reserved memory is 905 MB, peak memory is 924 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.192026s wall, 1.890625s user + 0.234375s system = 2.125000s CPU (23.1%)

RUN-1004 : used memory is 802 MB, reserved memory is 781 MB, peak memory is 924 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/2 useful/useless nets, 134/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3455.60 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3455.64 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3455.75 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66356.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 40831.1, overlap = 0
PHY-3002 : Step(274): len = 37541.7, overlap = 0
PHY-3002 : Step(275): len = 24779, overlap = 0
PHY-3002 : Step(276): len = 22019, overlap = 0
PHY-3002 : Step(277): len = 18695.7, overlap = 0
PHY-3002 : Step(278): len = 14351.9, overlap = 0
PHY-3002 : Step(279): len = 13093.4, overlap = 0
PHY-3002 : Step(280): len = 10709, overlap = 0
PHY-3002 : Step(281): len = 9294.3, overlap = 0
PHY-3002 : Step(282): len = 9086.9, overlap = 0
PHY-3002 : Step(283): len = 8334.9, overlap = 0
PHY-3002 : Step(284): len = 7841.5, overlap = 0
PHY-3002 : Step(285): len = 7219.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003429s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45108e-06
PHY-3002 : Step(286): len = 6940.7, overlap = 0.5
PHY-3002 : Step(287): len = 6952, overlap = 0.5
PHY-3002 : Step(288): len = 6971.3, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09022e-05
PHY-3002 : Step(289): len = 6967.2, overlap = 1.5
PHY-3002 : Step(290): len = 6991.7, overlap = 1.5
PHY-3002 : Step(291): len = 7232.7, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18043e-05
PHY-3002 : Step(292): len = 7421.3, overlap = 1.5
PHY-3002 : Step(293): len = 7498.6, overlap = 1.5
PHY-3002 : Step(294): len = 8121, overlap = 1.25
PHY-3002 : Step(295): len = 8292.5, overlap = 1.25
PHY-3002 : Step(296): len = 7880.3, overlap = 0.25
PHY-3002 : Step(297): len = 7879.4, overlap = 0
PHY-3002 : Step(298): len = 7896.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17161e-05
PHY-3002 : Step(299): len = 8424.9, overlap = 3
PHY-3002 : Step(300): len = 8447.3, overlap = 3
PHY-3002 : Step(301): len = 8102.7, overlap = 3
PHY-3002 : Step(302): len = 8110.6, overlap = 3
PHY-3002 : Step(303): len = 8110.6, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34322e-05
PHY-3002 : Step(304): len = 8386.2, overlap = 2.5
PHY-3002 : Step(305): len = 8415.3, overlap = 2.5
PHY-3002 : Step(306): len = 8543.9, overlap = 2.5
PHY-3002 : Step(307): len = 8387.2, overlap = 2.5
PHY-3002 : Step(308): len = 8387.2, overlap = 2.5
PHY-3002 : Step(309): len = 8367.1, overlap = 2.5
PHY-3002 : Step(310): len = 8367.1, overlap = 2.5
PHY-3002 : Step(311): len = 8317.1, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68644e-05
PHY-3002 : Step(312): len = 8617.4, overlap = 2.5
PHY-3002 : Step(313): len = 8617.4, overlap = 2.5
PHY-3002 : Step(314): len = 8568.7, overlap = 2.5
PHY-3002 : Step(315): len = 8568.7, overlap = 2.5
PHY-3002 : Step(316): len = 8612.7, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.37287e-05
PHY-3002 : Step(317): len = 8880.2, overlap = 3.25
PHY-3002 : Step(318): len = 8880.2, overlap = 3.25
PHY-3002 : Step(319): len = 8861.8, overlap = 3.25
PHY-3002 : Step(320): len = 8861.8, overlap = 3.25
PHY-3002 : Step(321): len = 8905.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024731s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (252.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(322): len = 9718, overlap = 4
PHY-3002 : Step(323): len = 9658.6, overlap = 4
PHY-3002 : Step(324): len = 9487.5, overlap = 4.25
PHY-3002 : Step(325): len = 9490.2, overlap = 4.25
PHY-3002 : Step(326): len = 9500.1, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152647
PHY-3002 : Step(327): len = 9493.5, overlap = 4.25
PHY-3002 : Step(328): len = 9493.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305294
PHY-3002 : Step(329): len = 9502.4, overlap = 3.25
PHY-3002 : Step(330): len = 9507.8, overlap = 2.75
PHY-3002 : Step(331): len = 9487.5, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005365s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9978.4, Over = 0
PHY-3001 : Final: Len = 9978.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20328, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 20320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.5%)

RUN-1003 : finish command "place" in  1.161516s wall, 1.750000s user + 0.578125s system = 2.328125s CPU (200.4%)

RUN-1004 : used memory is 390 MB, reserved memory is 374 MB, peak memory is 924 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 89
PHY-1001 : Pin misalignment score is improved from 89 to 87
PHY-1001 : Pin misalignment score is improved from 87 to 87
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20328, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 20320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041779s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 16 to 6
PHY-1001 : End pin swap;  0.001594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.179409s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048026s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (130.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 29368, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.361764s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (151.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29360
PHY-1001 : End DR Iter 1; 0.006441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.292802s wall, 2.281250s user + 0.250000s system = 2.531250s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.587874s wall, 2.578125s user + 0.250000s system = 2.828125s CPU (109.3%)

RUN-1004 : used memory is 403 MB, reserved memory is 386 MB, peak memory is 924 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2380
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 426 valid insts, and 8847 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.210948s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (276.1%)

RUN-1004 : used memory is 800 MB, reserved memory is 788 MB, peak memory is 924 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.411935s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (99.6%)

RUN-1004 : used memory is 908 MB, reserved memory is 891 MB, peak memory is 924 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.199478s wall, 0.312500s user + 0.203125s system = 0.515625s CPU (7.2%)

RUN-1004 : used memory is 937 MB, reserved memory is 921 MB, peak memory is 938 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.159077s wall, 1.750000s user + 0.375000s system = 2.125000s CPU (23.2%)

RUN-1004 : used memory is 876 MB, reserved memory is 858 MB, peak memory is 938 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 32 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 75/4 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/2 useful/useless nets, 134/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 46/0 useful/useless nets, 20/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           41
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 32
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               2
#MACRO_MUX             80

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |9      |32     |97     |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |0      |8      |1      |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 105/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 105/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 105/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 45/0 useful/useless nets, 19/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 45/0 useful/useless nets, 19/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 58/0 useful/useless nets, 32/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1378, tnet num: 564, tinst num: 387, tnode num: 1785, tedge num: 2013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3496.81 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1378, tnet num: 564, tinst num: 387, tnode num: 1785, tedge num: 2013.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3496.84 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1382, tnet num: 531, tinst num: 354, tnode num: 1789, tedge num: 2087.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (3.00), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (3.00), #lev = 1 (0.80)
SYN-2581 : Mapping with K=3, #lut = 8 (3.00), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3496.95 sec
SYN-3001 : Mapper mapped 8 instances into 8 LUTs, name keeping = 100%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 105/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 58/0 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 8 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 8 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 8/17 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  263   out of  19600    1.34%
#reg                   32   out of  19600    0.16%
#le                   263
  #lut only           231   out of    263   87.83%
  #reg only             0   out of    263    0.00%
  #lut&reg             32   out of    263   12.17%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |263   |263   |32    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |22    |22    |8     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 3 instances.
SYN-1046 : remove 9 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (16 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 167 instances
RUN-1001 : 70 mslices, 62 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 200 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 165 instances, 132 slices, 14 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 867, tnet num: 251, tinst num: 165, tnode num: 937, tedge num: 1353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61786.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(332): len = 32443.6, overlap = 0
PHY-3002 : Step(333): len = 28882.8, overlap = 0
PHY-3002 : Step(334): len = 18102.9, overlap = 0
PHY-3002 : Step(335): len = 15535.7, overlap = 0
PHY-3002 : Step(336): len = 12385.9, overlap = 0
PHY-3002 : Step(337): len = 10675.8, overlap = 0
PHY-3002 : Step(338): len = 10389.8, overlap = 0
PHY-3002 : Step(339): len = 9186, overlap = 0
PHY-3002 : Step(340): len = 8968.4, overlap = 0
PHY-3002 : Step(341): len = 8694.3, overlap = 0
PHY-3002 : Step(342): len = 7723, overlap = 0
PHY-3002 : Step(343): len = 7724.2, overlap = 0
PHY-3002 : Step(344): len = 7729.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003481s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110546
PHY-3002 : Step(345): len = 7506.9, overlap = 0.5
PHY-3002 : Step(346): len = 7506.9, overlap = 0.5
PHY-3002 : Step(347): len = 7490.1, overlap = 0
PHY-3002 : Step(348): len = 7490.1, overlap = 0
PHY-3002 : Step(349): len = 7443.2, overlap = 1
PHY-3002 : Step(350): len = 7443.2, overlap = 1
PHY-3002 : Step(351): len = 7391.4, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000221093
PHY-3002 : Step(352): len = 7419.9, overlap = 1
PHY-3002 : Step(353): len = 7419.9, overlap = 1
PHY-3002 : Step(354): len = 7350.6, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000442185
PHY-3002 : Step(355): len = 7355.1, overlap = 1
PHY-3002 : Step(356): len = 7355.1, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.62746e-06
PHY-3002 : Step(357): len = 7429.7, overlap = 3.25
PHY-3002 : Step(358): len = 7429.7, overlap = 3.25
PHY-3002 : Step(359): len = 7347.5, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.25492e-06
PHY-3002 : Step(360): len = 7531.1, overlap = 3.25
PHY-3002 : Step(361): len = 7531.1, overlap = 3.25
PHY-3002 : Step(362): len = 7471.3, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85098e-05
PHY-3002 : Step(363): len = 7783.5, overlap = 2.5
PHY-3002 : Step(364): len = 7783.5, overlap = 2.5
PHY-3002 : Step(365): len = 7707.4, overlap = 2.5
PHY-3002 : Step(366): len = 7707.4, overlap = 2.5
PHY-3002 : Step(367): len = 7821.6, overlap = 3.5
PHY-3002 : Step(368): len = 7821.6, overlap = 3.5
PHY-3002 : Step(369): len = 7788.6, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00396388
PHY-3002 : Step(370): len = 9272.5, overlap = 1.25
PHY-3002 : Step(371): len = 9243, overlap = 1.75
PHY-3002 : Step(372): len = 8985.9, overlap = 2.5
PHY-3002 : Step(373): len = 8985.9, overlap = 2.5
PHY-3002 : Step(374): len = 8992.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005421s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (288.2%)

PHY-3001 : Legalized: Len = 9378.8, Over = 0
PHY-3001 : Final: Len = 9378.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 13704, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020071s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.8%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 82
PHY-1001 : Pin misalignment score is improved from 82 to 82
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 167 instances
RUN-1001 : 70 mslices, 62 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 200 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 13704, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 13720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033792s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 8 to 6
PHY-1001 : End pin swap;  0.000977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.152773s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 58% nets.
PHY-1002 : len = 24024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 24024
PHY-1001 : End Routed; 0.268018s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (122.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.153096s wall, 1.984375s user + 0.265625s system = 2.250000s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.395152s wall, 2.234375s user + 0.281250s system = 2.515625s CPU (105.0%)

RUN-1004 : used memory is 545 MB, reserved memory is 535 MB, peak memory is 938 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  263   out of  19600    1.34%
#reg                   32   out of  19600    0.16%
#le                   263
  #lut only           231   out of    263   87.83%
  #reg only             0   out of    263    0.00%
  #lut&reg             32   out of    263   12.17%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 867, tnet num: 251, tinst num: 165, tnode num: 937, tedge num: 1353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 167
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 253, pip num: 1797
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 370 valid insts, and 6323 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.141062s wall, 2.750000s user + 0.078125s system = 2.828125s CPU (247.9%)

RUN-1004 : used memory is 813 MB, reserved memory is 804 MB, peak memory is 938 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.404817s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (101.2%)

RUN-1004 : used memory is 912 MB, reserved memory is 898 MB, peak memory is 938 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.236073s wall, 0.500000s user + 0.218750s system = 0.718750s CPU (9.9%)

RUN-1004 : used memory is 942 MB, reserved memory is 929 MB, peak memory is 942 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.179637s wall, 2.031250s user + 0.250000s system = 2.281250s CPU (24.9%)

RUN-1004 : used memory is 876 MB, reserved memory is 861 MB, peak memory is 942 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(11)
HDL-1007 : elaborate module Display in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 30/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 105/1 useful/useless nets, 29/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/2 useful/useless nets, 134/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           57
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 48
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ               2
#MACRO_MULT             1
#MACRO_MUX             72

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance    |Module   |gates  |seq    |macros |
+----------------------------------------------+
|top         |VGA_Demo |9      |48     |89     |
|  u0_PLL    |Clk_div  |1      |0      |1      |
|    uut     |PLL      |0      |0      |1      |
|  u1_Driver |Driver   |8      |24     |15     |
+----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 135/0 useful/useless nets, 60/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 111/24 useful/useless nets, 36/24 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 110/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 110/1 useful/useless nets, 35/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1259, tnet num: 512, tinst num: 357, tnode num: 1564, tedge num: 1819.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3545.45 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3545.56 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1259, tnet num: 512, tinst num: 357, tnode num: 1564, tedge num: 1819.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3545.59 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 110/0 useful/useless nets, 35/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/35 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  241   out of  19600    1.23%
#reg                   24   out of  19600    0.12%
#le                   241
  #lut only           217   out of    241   90.04%
  #reg only             0   out of    241    0.00%
  #lut&reg             24   out of    241    9.96%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance    |Module   |le    |lut   |seq   |
+-------------------------------------------+
|top         |VGA_Demo |241   |241   |24    |
|  u0_PLL    |Clk_div  |1     |1     |0     |
|    uut     |PLL      |0     |0     |0     |
|  u1_Driver |Driver   |240   |240   |24    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1016 : Merged 2 instances.
SYN-1046 : remove 1 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (13 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 157 instances
RUN-1001 : 63 mslices, 58 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 266 nets
RUN-1001 : 230 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 155 instances, 121 slices, 13 macros(79 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 856, tnet num: 264, tinst num: 155, tnode num: 912, tedge num: 1343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 264 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017952s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (261.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66390.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(375): len = 59149.3, overlap = 2.25
PHY-3002 : Step(376): len = 56405.2, overlap = 2.25
PHY-3002 : Step(377): len = 34059.2, overlap = 2.25
PHY-3002 : Step(378): len = 32043.7, overlap = 2.25
PHY-3002 : Step(379): len = 23912.2, overlap = 2.25
PHY-3002 : Step(380): len = 21897.8, overlap = 2.25
PHY-3002 : Step(381): len = 17144.5, overlap = 0
PHY-3002 : Step(382): len = 16369.8, overlap = 0
PHY-3002 : Step(383): len = 16222.3, overlap = 2.25
PHY-3002 : Step(384): len = 14770, overlap = 2.25
PHY-3002 : Step(385): len = 13818.7, overlap = 2.25
PHY-3002 : Step(386): len = 13904.6, overlap = 2.25
PHY-3002 : Step(387): len = 12708.2, overlap = 2.25
PHY-3002 : Step(388): len = 12440.3, overlap = 2.25
PHY-3002 : Step(389): len = 12055.6, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000240496
PHY-3002 : Step(390): len = 12480.4, overlap = 2.25
PHY-3002 : Step(391): len = 12518.2, overlap = 2.25
PHY-3002 : Step(392): len = 12533, overlap = 0
PHY-3002 : Step(393): len = 11832.8, overlap = 2.25
PHY-3002 : Step(394): len = 11433.1, overlap = 2.25
PHY-3002 : Step(395): len = 11666.5, overlap = 2.25
PHY-3002 : Step(396): len = 11414.7, overlap = 0
PHY-3002 : Step(397): len = 11425.3, overlap = 0
PHY-3002 : Step(398): len = 11443.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004747s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (658.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(399): len = 11856.9, overlap = 1.25
PHY-3002 : Step(400): len = 11975.6, overlap = 1.25
PHY-3002 : Step(401): len = 11298.8, overlap = 0
PHY-3002 : Step(402): len = 11423.4, overlap = 0
PHY-3002 : Step(403): len = 11431.1, overlap = 0
PHY-3002 : Step(404): len = 11223.2, overlap = 0
PHY-3002 : Step(405): len = 10462.9, overlap = 0
PHY-3002 : Step(406): len = 10180.5, overlap = 0.25
PHY-3002 : Step(407): len = 10180.5, overlap = 0.25
PHY-3002 : Step(408): len = 10125.2, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.1067e-06
PHY-3002 : Step(409): len = 10238.1, overlap = 4.25
PHY-3002 : Step(410): len = 10238.1, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.21339e-06
PHY-3002 : Step(411): len = 10234.7, overlap = 3.75
PHY-3002 : Step(412): len = 10234.7, overlap = 3.75
PHY-3002 : Step(413): len = 10230.3, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77351e-06
PHY-3002 : Step(414): len = 10342.4, overlap = 4
PHY-3002 : Step(415): len = 10342.4, overlap = 4
PHY-3002 : Step(416): len = 10334.8, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017726s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0003753
PHY-3002 : Step(417): len = 11945.6, overlap = 3
PHY-3002 : Step(418): len = 12035.3, overlap = 2.25
PHY-3002 : Step(419): len = 12242.2, overlap = 1.5
PHY-3002 : Step(420): len = 12264.1, overlap = 1.25
PHY-3002 : Step(421): len = 12176.2, overlap = 1.75
PHY-3002 : Step(422): len = 11936.6, overlap = 2.25
PHY-3002 : Step(423): len = 11898.1, overlap = 2
PHY-3002 : Step(424): len = 11840.5, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12529.4, Over = 0
PHY-3001 : Final: Len = 12529.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 16104, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 16016, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022607s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (207.3%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 70 to 68
PHY-1001 : Pin misalignment score is improved from 68 to 68
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 63 mslices, 58 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 266 nets
RUN-1001 : 230 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 16104, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 16016, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035862s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 12 to 5
PHY-1001 : End pin swap;  0.001352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.157446s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (129.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046986s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 22160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.305305s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (138.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22160
PHY-1001 : End DR Iter 1; 0.006405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.184980s wall, 2.125000s user + 0.171875s system = 2.296875s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.431893s wall, 2.421875s user + 0.171875s system = 2.593750s CPU (106.7%)

RUN-1004 : used memory is 595 MB, reserved memory is 576 MB, peak memory is 942 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  241   out of  19600    1.23%
#reg                   24   out of  19600    0.12%
#le                   241
  #lut only           217   out of    241   90.04%
  #reg only             0   out of    241    0.00%
  #lut&reg             24   out of    241    9.96%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 856, tnet num: 264, tinst num: 155, tnode num: 912, tedge num: 1343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 264 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 266, pip num: 1787
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 5911 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.104605s wall, 2.750000s user + 0.015625s system = 2.765625s CPU (250.4%)

RUN-1004 : used memory is 849 MB, reserved memory is 831 MB, peak memory is 942 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.405601s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (100.0%)

RUN-1004 : used memory is 927 MB, reserved memory is 911 MB, peak memory is 942 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.209802s wall, 0.437500s user + 0.140625s system = 0.578125s CPU (8.0%)

RUN-1004 : used memory is 956 MB, reserved memory is 942 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.163468s wall, 1.937500s user + 0.203125s system = 2.140625s CPU (23.4%)

RUN-1004 : used memory is 894 MB, reserved memory is 878 MB, peak memory is 957 MB
GUI-1001 : Download success!
