
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000240                       # Number of seconds simulated
sim_ticks                                   239952000                       # Number of ticks simulated
final_tick                                  239952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75386                       # Simulator instruction rate (inst/s)
host_op_rate                                   137375                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101086128                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448144                       # Number of bytes of host memory used
host_seconds                                     2.37                       # Real time elapsed on the host
sim_insts                                      178945                       # Number of instructions simulated
sim_ops                                        326091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         206400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             295744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         372341135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         860172034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1232513169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    372341135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        372341135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160032006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160032006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160032006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        372341135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        860172034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1392545176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000095679250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1482                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 292544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  295808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                94848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     239950000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.606286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.394564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.760992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          394     32.59%     32.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          320     26.47%     59.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          136     11.25%     70.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      6.87%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      4.38%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      2.89%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      2.56%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.15%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          131     10.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.191011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.516405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.996292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             47     52.81%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            26     29.21%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10     11.24%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.37%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.12%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      2.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.213784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.617046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               78     87.64%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.25%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     10.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       205632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 362205774.488230943680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 856971394.278855681419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 385143695.405747830868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1482                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51662500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    116496000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5565362000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36981.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36122.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3755304.99                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     82452250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168158500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18038.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36788.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1219.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       385.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1232.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    395.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1138                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39310.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6226080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3282675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21170100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5449680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39897150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               409440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        68340150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          585120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              163799595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            682.634839                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            151266000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       169000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1521500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80568500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    149893000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11459700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2088000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             36732510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               881280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        67492560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3492000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              144404010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            601.803736                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            157113500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1228500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      9090500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      73810000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    148023000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   97617                       # Number of BP lookups
system.cpu.branchPred.condPredicted             97617                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8102                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                78774                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                512                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           78774                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30822                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            47952                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4268                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       77572                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       19525                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1462                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           125                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       52423                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           326                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       239952000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           479905                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              93914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         453113                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       97617                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              33404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        295576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  187                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1226                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          112                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     52206                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2678                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             399362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.096471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.261126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   266305     66.68%     66.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5599      1.40%     68.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7560      1.89%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    13166      3.30%     73.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8201      2.05%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10234      2.56%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4894      1.23%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3528      0.88%     80.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    79875     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               399362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203409                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.944172                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    76254                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                206585                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     93914                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14262                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8347                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 758758                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8347                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    84279                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  150584                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5431                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     98087                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 52634                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 721910                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2927                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13564                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    509                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  35433                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              895877                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1835231                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1057612                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             34070                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                408324                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   487553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            102                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     58229                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                90699                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               24229                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1758                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              944                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     658472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    551077                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3664                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          332605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       482582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        399362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.379893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.230069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              257867     64.57%     64.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23699      5.93%     70.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18533      4.64%     75.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21088      5.28%     80.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               23012      5.76%     86.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19673      4.93%     91.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18404      4.61%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10477      2.62%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6609      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          399362                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9936     83.64%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    27      0.23%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.10%     83.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.17%     84.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     84.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.04%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                51      0.43%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               58      0.49%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1042      8.77%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   604      5.08%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                64      0.54%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               59      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5475      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                431113     78.23%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  195      0.04%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1601      0.29%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3142      0.57%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  714      0.13%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1740      0.32%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1746      0.32%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 945      0.17%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                742      0.13%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             978      0.18%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.02%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            873      0.16%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                76738     13.93%     95.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               19122      3.47%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4556      0.83%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1218      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 551077                       # Type of FU issued
system.cpu.iq.rate                           1.148304                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       11880                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021558                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1480448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            959911                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       502640                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36612                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              31470                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        16714                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 539167                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   18315                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4667                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        45833                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9517                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           737                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8347                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  105920                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7547                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              658697                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               390                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 90699                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                24229                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    898                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6176                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2280                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8352                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10632                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                534319                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 77454                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16758                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        96972                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    50505                       # Number of branches executed
system.cpu.iew.exec_stores                      19518                       # Number of stores executed
system.cpu.iew.exec_rate                     1.113385                       # Inst execution rate
system.cpu.iew.wb_sent                         524512                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        519354                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    405136                       # num instructions producing a value
system.cpu.iew.wb_consumers                    653526                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.082202                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619923                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          332634                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8283                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       349502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.933016                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.094552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       263084     75.27%     75.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23765      6.80%     82.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11053      3.16%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17319      4.96%     90.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6718      1.92%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3907      1.12%     93.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2723      0.78%     94.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1946      0.56%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        18987      5.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       349502                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               178945                       # Number of instructions committed
system.cpu.commit.committedOps                 326091                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59578                       # Number of memory references committed
system.cpu.commit.loads                         44866                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      36104                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12346                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    315901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1208                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1953      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           255191     78.26%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.05%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.45%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2242      0.69%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.14%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             925      0.28%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.33%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.22%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          972      0.30%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          108      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          864      0.26%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42224     12.95%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13726      4.21%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2642      0.81%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          986      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            326091                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 18987                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       989240                       # The number of ROB reads
system.cpu.rob.rob_writes                     1367796                       # The number of ROB writes
system.cpu.timesIdled                             800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      178945                       # Number of Instructions Simulated
system.cpu.committedOps                        326091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.681858                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.681858                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.372876                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.372876                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   723235                       # number of integer regfile reads
system.cpu.int_regfile_writes                  437593                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     22588                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    14985                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    264127                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   182852                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  217508                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.552823                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               54319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.021747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.552823                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.895611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.895611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            174195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           174195                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        55795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           55795                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        14132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14132                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        69927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            69927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        69927                       # number of overall hits
system.cpu.dcache.overall_hits::total           69927                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14974                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          584                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15558                       # number of overall misses
system.cpu.dcache.overall_misses::total         15558                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    805217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    805217500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40297999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40297999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    845515499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    845515499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    845515499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    845515499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        85485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85485                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.211590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.211590                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039685                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.181997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.181997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.181997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.181997                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53774.375584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53774.375584                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69003.422945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69003.422945                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54346.027703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54346.027703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54346.027703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54346.027703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17285                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          635                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.504310                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          600                       # number of writebacks
system.cpu.dcache.writebacks::total               600                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12328                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12333                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2646                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          579                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3225                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    179521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    179521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39425999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39425999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    218947499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218947499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    218947499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218947499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037726                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67846.371882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67846.371882                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68093.262522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68093.262522                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67890.697364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67890.697364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67890.697364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67890.697364                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2713                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.551856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               36925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               884                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.770362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.551856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            105808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           105808                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        50356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           50356                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        50356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            50356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        50356                       # number of overall hits
system.cpu.icache.overall_hits::total           50356                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1850                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1850                       # number of overall misses
system.cpu.icache.overall_misses::total          1850                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120124000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120124000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120124000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120124000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120124000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        52206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        52206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        52206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        52206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        52206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        52206                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035437                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035437                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035437                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035437                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035437                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035437                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64931.891892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64931.891892                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64931.891892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64931.891892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64931.891892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64931.891892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          884                       # number of writebacks
system.cpu.icache.writebacks::total               884                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1397                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1397                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96461500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96461500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026759                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026759                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026759                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026759                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69049.033644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69049.033644                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69049.033644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69049.033644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69049.033644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69049.033644                       # average overall mshr miss latency
system.cpu.icache.replacements                    884                       # number of replacements
system.membus.snoop_filter.tot_requests          8219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    239952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4042                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          600                       # Transaction distribution
system.membus.trans_dist::WritebackClean          884                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2113                       # Transaction distribution
system.membus.trans_dist::ReadExReq               579                       # Transaction distribution
system.membus.trans_dist::ReadExResp              579                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2646                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       145920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       244800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       244800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  390720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4622                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002813                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052965                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4609     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4622                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15024000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7412247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17084750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
