#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 01:58:08 2019
# Process ID: 4976
# Current directory: C:/Users/RAGHAV/Desktop/DS Project/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37836 C:\Users\RAGHAV\Desktop\DS Project\THE_ENDGAME_FPGA\FPGA_IMPLEMENTATION_ENDGAME\FPGA_IMPLEMENTATION_ENDGAME.xpr
# Log file: C:/Users/RAGHAV/Desktop/DS Project/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/vivado.log
# Journal file: C:/Users/RAGHAV/Desktop/DS Project/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/RAGHAV/Desktop/DS Project/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 830.016 ; gain = 171.555
update_compile_order -fileset sources_1
save_project_as FFFFFINAL_IMPLEMENTATION {C:/Users/RAGHAV/Desktop/DS Project/FFFFFINAL_IMPLEMENTATION} -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 02:00:08 2019...
