{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520805922023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520805922023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 19:05:21 2018 " "Processing started: Sun Mar 11 19:05:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520805922023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520805922023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA8bits -c ULA8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA8bits -c ULA8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520805922024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520805922368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA8bits-hardware " "Found design unit 1: ULA8bits-hardware" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA8bits " "Found entity 1: ULA8bits" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805922819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file arithmeticunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnitPkg " "Found design unit 1: ArithmeticUnitPkg" {  } { { "ArithmeticUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ArithmeticUnitPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922822 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ArithmeticUnitPkg-body " "Found design unit 2: ArithmeticUnitPkg-body" {  } { { "ArithmeticUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ArithmeticUnitPkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805922822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file logicunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnitPkg " "Found design unit 1: LogicUnitPkg" {  } { { "LogicUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/LogicUnitPkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LogicUnitPkg-body " "Found design unit 2: LogicUnitPkg-body" {  } { { "LogicUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/LogicUnitPkg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805922826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iotunitpkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file iotunitpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IoTUnitPkg " "Found design unit 1: IoTUnitPkg" {  } { { "IoTUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/IoTUnitPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922831 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 IoTUnitPkg-body " "Found design unit 2: IoTUnitPkg-body" {  } { { "IoTUnitPkg.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/IoTUnitPkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805922831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805922831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA8bits " "Elaborating entity \"ULA8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520805922871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(45) " "VHDL Process Statement warning at ULA8bits.vhd(45): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805922875 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(47) " "VHDL Process Statement warning at ULA8bits.vhd(47): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805922875 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_logger ULA8bits.vhd(48) " "VHDL Process Statement warning at ULA8bits.vhd(48): signal \"reg_logger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805922875 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RFID ULA8bits.vhd(49) " "VHDL Process Statement warning at ULA8bits.vhd(49): signal \"RFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805922875 "|ULA8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_logger ULA8bits.vhd(50) " "VHDL Process Statement warning at ULA8bits.vhd(50): signal \"reg_logger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520805922875 "|ULA8bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O ULA8bits.vhd(24) " "VHDL Process Statement warning at ULA8bits.vhd(24): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1520805922876 "|ULA8bits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LedOut ULA8bits.vhd(24) " "VHDL Process Statement warning at ULA8bits.vhd(24): inferring latch(es) for signal or variable \"LedOut\", which holds its previous value in one or more paths through the process" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1520805922876 "|ULA8bits"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "reg_logger ULA8bits.vhd(21) " "Using initial value X (don't care) for net \"reg_logger\" at ULA8bits.vhd(21)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922876 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedOut\[0\] ULA8bits.vhd(24) " "Inferred latch for \"LedOut\[0\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedOut\[1\] ULA8bits.vhd(24) " "Inferred latch for \"LedOut\[1\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] ULA8bits.vhd(24) " "Inferred latch for \"O\[0\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] ULA8bits.vhd(24) " "Inferred latch for \"O\[1\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] ULA8bits.vhd(24) " "Inferred latch for \"O\[2\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] ULA8bits.vhd(24) " "Inferred latch for \"O\[3\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] ULA8bits.vhd(24) " "Inferred latch for \"O\[4\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[5\] ULA8bits.vhd(24) " "Inferred latch for \"O\[5\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922877 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[6\] ULA8bits.vhd(24) " "Inferred latch for \"O\[6\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[7\] ULA8bits.vhd(24) " "Inferred latch for \"O\[7\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[8\] ULA8bits.vhd(24) " "Inferred latch for \"O\[8\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[9\] ULA8bits.vhd(24) " "Inferred latch for \"O\[9\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[10\] ULA8bits.vhd(24) " "Inferred latch for \"O\[10\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[11\] ULA8bits.vhd(24) " "Inferred latch for \"O\[11\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[12\] ULA8bits.vhd(24) " "Inferred latch for \"O\[12\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[13\] ULA8bits.vhd(24) " "Inferred latch for \"O\[13\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[14\] ULA8bits.vhd(24) " "Inferred latch for \"O\[14\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922878 "|ULA8bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[15\] ULA8bits.vhd(24) " "Inferred latch for \"O\[15\]\" at ULA8bits.vhd(24)" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520805922879 "|ULA8bits"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805923115 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1520805923115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520805923156 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1520805923156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520805923214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520805923214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[0\]\$latch " "Latch O\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[3\] " "Ports D and ENA on the latch are fed by the same signal Selector\[3\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923468 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[0\]_205 " "Latch O\[0\]_205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923468 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[1\]\$latch " "Latch O\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923468 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[2\]\$latch " "Latch O\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923468 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[3\]\$latch " "Latch O\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[4\]\$latch " "Latch O\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[5\]\$latch " "Latch O\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[6\]\$latch " "Latch O\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[4\] " "Ports D and ENA on the latch are fed by the same signal Selector\[4\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[7\]\$latch " "Latch O\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[3\] " "Ports D and ENA on the latch are fed by the same signal Selector\[3\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[8\]\$latch " "Latch O\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[1\] " "Ports D and ENA on the latch are fed by the same signal Selector\[1\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[9\]\$latch " "Latch O\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[10\]\$latch " "Latch O\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[11\]\$latch " "Latch O\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923469 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[12\]\$latch " "Latch O\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923470 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[13\]\$latch " "Latch O\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923470 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[14\]\$latch " "Latch O\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923470 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[15\]\$latch " "Latch O\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector\[2\] " "Ports D and ENA on the latch are fed by the same signal Selector\[2\]" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1520805923470 ""}  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1520805923470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LedOut\[0\] GND " "Pin \"LedOut\[0\]\" is stuck at GND" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520805923557 "|ULA8bits|LedOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedOut\[1\] GND " "Pin \"LedOut\[1\]\" is stuck at GND" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520805923557 "|ULA8bits|LedOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1520805923557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520805924436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[0\] " "No output dependent on input pin \"RFID\[0\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[1\] " "No output dependent on input pin \"RFID\[1\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[2\] " "No output dependent on input pin \"RFID\[2\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[3\] " "No output dependent on input pin \"RFID\[3\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[4\] " "No output dependent on input pin \"RFID\[4\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[5\] " "No output dependent on input pin \"RFID\[5\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[6\] " "No output dependent on input pin \"RFID\[6\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RFID\[7\] " "No output dependent on input pin \"RFID\[7\]\"" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Nanas/Documents/github/CircuitosLab/myULA/ULA8bits.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520805924548 "|ULA8bits|RFID[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1520805924548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520805924549 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520805924549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520805924549 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1520805924549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520805924549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520805924706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 19:05:24 2018 " "Processing ended: Sun Mar 11 19:05:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520805924706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520805924706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520805924706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520805924706 ""}
