<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseInstrInfo.h source code [llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMBaseInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseInstrInfo.h.html'>ARMBaseInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Base ARM implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/array.html">&lt;array&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#include <span class='error' title="&apos;ARMGenInstrInfo.inc&apos; file not found">"ARMGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" id="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" id="llvm::ARMSubtarget">ARMSubtarget</a>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type def" id="llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</dfn> : <b>public</b> ARMGenInstrInfo {</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="decl" id="llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>protected</b>:</td></tr>
<tr><th id="39">39</th><td>  <i>// Can be only subclassed.</i></td></tr>
<tr><th id="40">40</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">ARMBaseInstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="70STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="70STI">STI</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="71MI">MI</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                <em>unsigned</em> <dfn class="local col2 decl" id="72LoadImmOpc" title='LoadImmOpc' data-type='unsigned int' data-ref="72LoadImmOpc">LoadImmOpc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="73LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="73LoadOpc">LoadOpc</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Build the equivalent inputs of a REG_SEQUENCE for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputRegs of the equivalent REG_SEQUENCE. Each element of</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;.</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">  /// two elements:</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// - %2&lt;:0&gt;, sub1</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isRegSequenceLike().</i></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRi" title='llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRi">getRegSequenceLikeInputs</dfn>(</td></tr>
<tr><th id="59">59</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="74MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75DefIdx" title='DefIdx' data-type='unsigned int' data-ref="75DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="60">60</th><td>      SmallVectorImpl&lt;RegSubRegPairAndIdx&gt; &amp;<dfn class="local col6 decl" id="76InputRegs" title='InputRegs' data-type='int &amp;' data-ref="76InputRegs">InputRegs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc">/// Build the equivalent inputs of a EXTRACT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="64">64</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputReg of the equivalent EXTRACT_SUBREG.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isExtractSubregLike().</i></td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRi" title='llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRi">getExtractSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78DefIdx" title='DefIdx' data-type='unsigned int' data-ref="78DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                  RegSubRegPairAndIdx &amp;<dfn class="local col9 decl" id="79InputReg" title='InputReg' data-type='int &amp;' data-ref="79InputReg">InputReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Build the equivalent inputs of a INSERT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> BaseReg and<span class="command"> \p</span> <span class="arg">[out]</span> InsertedReg contain</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// the equivalent inputs of INSERT_SUBREG.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// - BaseReg: %0:sub0</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// - InsertedReg: %1:sub1, sub3</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isInsertSubregLike().</i></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em></td></tr>
<tr><th id="88">88</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRiS4_" title='llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRiS4_">getInsertSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="80MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="81DefIdx" title='DefIdx' data-type='unsigned int' data-ref="81DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="89">89</th><td>                            RegSubRegPair &amp;<dfn class="local col2 decl" id="82BaseReg" title='BaseReg' data-type='int &amp;' data-ref="82BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="90">90</th><td>                            RegSubRegPairAndIdx &amp;<dfn class="local col3 decl" id="83InsertedReg" title='InsertedReg' data-type='int &amp;' data-ref="83InsertedReg">InsertedReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Commutes the operands in the given instruction.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or for</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::ARMBaseInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="85NewMI" title='NewMI' data-type='bool' data-ref="85NewMI">NewMI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="86OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="86OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="87OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="87OpIdx2">OpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// value from one register to another register return true along with</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  ///<span class="command"> @Source</span> machine operand and<span class="command"> @Destination</span> machine operand.</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::ARMBaseInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="88MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="89Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="89Source">Source</dfn>,</td></tr>
<tr><th id="107">107</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col0 decl" id="90Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="90Destination">Destination</dfn>) <em>const</em> override;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>public</b>:</td></tr>
<tr><th id="110">110</th><td>  <i>// Return whether the target has an explicit NOP encoding.</i></td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" title='llvm::ARMBaseInstrInfo::hasNOP' data-ref="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv">hasNOP</dfn>() <em>const</em>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i>// Return the non-pre/post incrementing version of 'Opc'. Return 0</i></td></tr>
<tr><th id="114">114</th><td><i>  // if there is not such an opcode.</i></td></tr>
<tr><th id="115">115</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" title='llvm::ARMBaseInstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91Opc" title='Opc' data-type='unsigned int' data-ref="91Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN15499751" title='llvm::ARMBaseInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN15499751">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="92MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="92MFI">MFI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="93MI">MI</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col4 decl" id="94LV" title='LV' data-type='llvm::LiveVariables *' data-ref="94LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="virtual decl" id="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>; }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="125">125</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col5 decl" id="95STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="95STI">STI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col6 decl" id="96DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="96DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="129">129</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="97II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="97II">II</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col8 decl" id="98DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="98DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::ARMBaseInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="99MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="100TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="100TBB">TBB</dfn>,</td></tr>
<tr><th id="134">134</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="101FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="101FBB">FBB</dfn>,</td></tr>
<tr><th id="135">135</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="102Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="102Cond">Cond</dfn>,</td></tr>
<tr><th id="136">136</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="103AllowModify" title='AllowModify' data-type='bool' data-ref="103AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::ARMBaseInstrInfo::removeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="104MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="104MBB">MBB</dfn>,</td></tr>
<tr><th id="138">138</th><td>                        <em>int</em> *<dfn class="local col5 decl" id="105BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="105BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::ARMBaseInstrInfo::insertBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="106MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="106MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="107TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="107TBB">TBB</dfn>,</td></tr>
<tr><th id="140">140</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="108FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="108FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="109Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="109Cond">Cond</dfn>,</td></tr>
<tr><th id="141">141</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="110DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="110DL">DL</dfn>,</td></tr>
<tr><th id="142">142</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="111BytesAdded" title='BytesAdded' data-type='int *' data-ref="111BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em></td></tr>
<tr><th id="145">145</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="112Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="112Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// Predication support.</i></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12getPredicateERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getPredicateERKNS_12MachineInstrE">getPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="114MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="151">151</th><td>    <em>int</em> <dfn class="local col5 decl" id="115PIdx" title='PIdx' data-type='int' data-ref="115PIdx">PIdx</dfn> = <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <a class="local col5 ref" href="#115PIdx" title='PIdx' data-ref="115PIdx">PIdx</a> != -<var>1</var> ? (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115PIdx" title='PIdx' data-ref="115PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="153">153</th><td>                      : <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="116MI">MI</dfn>,</td></tr>
<tr><th id="157">157</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="117Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="117Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::ARMBaseInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="118Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="118Pred1">Pred1</dfn>,</td></tr>
<tr><th id="160">160</th><td>                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="119Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="119Pred2">Pred2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo16DefinesPredicateERNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo16DefinesPredicateERNS_12MachineInstrERi">DefinesPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                        std::vector&lt;MachineOperand&gt; &amp;<dfn class="local col1 decl" id="121Pred" title='Pred' data-type='int &amp;' data-ref="121Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicable' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="122MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// CPSR defined in instruction</i></td></tr>
<tr><th id="168">168</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCPSRDefined' data-ref="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE">isCPSRDefined</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="123MI">MI</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo16isAddrMode3OpImmERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAddrMode3OpImm' data-ref="_ZNK4llvm16ARMBaseInstrInfo16isAddrMode3OpImmERKNS_12MachineInstrEj">isAddrMode3OpImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125Op" title='Op' data-type='unsigned int' data-ref="125Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo21isAddrMode3OpMinusRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo21isAddrMode3OpMinusRegERKNS_12MachineInstrEj">isAddrMode3OpMinusReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="126MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127Op" title='Op' data-type='unsigned int' data-ref="127Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// Load, scaled register offset</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15isLdstScaledRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstScaledReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isLdstScaledRegERKNS_12MachineInstrEj">isLdstScaledReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="128MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129Op" title='Op' data-type='unsigned int' data-ref="129Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td>  <i>// Load, scaled register offset, not plus LSL2</i></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo26isLdstScaledRegNotPlusLsl2ERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2' data-ref="_ZNK4llvm16ARMBaseInstrInfo26isLdstScaledRegNotPlusLsl2ERKNS_12MachineInstrEj">isLdstScaledRegNotPlusLsl2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="130MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131Op" title='Op' data-type='unsigned int' data-ref="131Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td>  <i>// Minus reg for ldstso addr mode</i></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo16isLdstSoMinusRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstSoMinusReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo16isLdstSoMinusRegERKNS_12MachineInstrEj">isLdstSoMinusReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="132MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Op" title='Op' data-type='unsigned int' data-ref="133Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="178">178</th><td>  <i>// Scaled register offset in address mode 2</i></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14isAm2ScaledRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAm2ScaledReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo14isAm2ScaledRegERKNS_12MachineInstrEj">isAm2ScaledReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="134MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135Op" title='Op' data-type='unsigned int' data-ref="135Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td>  <i>// Load multiple, base reg in list</i></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18isLDMBaseRegInListERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isLDMBaseRegInList' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isLDMBaseRegInListERKNS_12MachineInstrE">isLDMBaseRegInList</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="136MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="182">182</th><td>  <i>// get LDM variable defs size</i></td></tr>
<tr><th id="183">183</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo22getLDMVariableDefsSizeERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getLDMVariableDefsSize' data-ref="_ZNK4llvm16ARMBaseInstrInfo22getLDMVariableDefsSizeERKNS_12MachineInstrE">getLDMVariableDefsSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="137MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i class="doc">/// GetInstSize - Returns the size of the specified MachineInstr.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="139MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="139MI">MI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                               <em>int</em> &amp;<dfn class="local col0 decl" id="140FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="140FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="141MI">MI</dfn>,</td></tr>
<tr><th id="192">192</th><td>                              <em>int</em> &amp;<dfn class="local col2 decl" id="142FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="142FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="143MI">MI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                     <em>int</em> &amp;<dfn class="local col4 decl" id="144FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="144FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="195">195</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="145MI">MI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                    <em>int</em> &amp;<dfn class="local col6 decl" id="146FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="146FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="147MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="147MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="148I" title='I' data-type='MachineBasicBlock::iterator' data-ref="148I">I</dfn>,</td></tr>
<tr><th id="199">199</th><td>                  <em>unsigned</em> <dfn class="local col9 decl" id="149SrcReg" title='SrcReg' data-type='unsigned int' data-ref="149SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="150KillSrc" title='KillSrc' data-type='bool' data-ref="150KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="200">200</th><td>                  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="151Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="151Subtarget">Subtarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="201">201</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="152MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="153I" title='I' data-type='MachineBasicBlock::iterator' data-ref="153I">I</dfn>,</td></tr>
<tr><th id="202">202</th><td>                    <em>unsigned</em> <dfn class="local col4 decl" id="154DestReg" title='DestReg' data-type='unsigned int' data-ref="154DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="155KillSrc" title='KillSrc' data-type='bool' data-ref="155KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="203">203</th><td>                    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="156Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="156Subtarget">Subtarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="157MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="158I" title='I' data-type='MachineBasicBlock::iterator' data-ref="158I">I</dfn>,</td></tr>
<tr><th id="206">206</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="159DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="159DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="160DestReg" title='DestReg' data-type='unsigned int' data-ref="160DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="161SrcReg" title='SrcReg' data-type='unsigned int' data-ref="161SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="207">207</th><td>                   <em>bool</em> <dfn class="local col2 decl" id="162KillSrc" title='KillSrc' data-type='bool' data-ref="162KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis618472" title='llvm::ARMBaseInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis618472">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="163MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="163MBB">MBB</dfn>,</td></tr>
<tr><th id="210">210</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="164MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="164MBBI">MBBI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="165SrcReg" title='SrcReg' data-type='unsigned int' data-ref="165SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="166isKill" title='isKill' data-type='bool' data-ref="166isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="167FrameIndex" title='FrameIndex' data-type='int' data-ref="167FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="212">212</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="168RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="168RC">RC</dfn>,</td></tr>
<tr><th id="213">213</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="169TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="169TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis13135432" title='llvm::ARMBaseInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis13135432">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="170MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="170MBB">MBB</dfn>,</td></tr>
<tr><th id="216">216</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="171MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="171MBBI">MBBI</dfn>,</td></tr>
<tr><th id="217">217</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="172DestReg" title='DestReg' data-type='unsigned int' data-ref="172DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col3 decl" id="173FrameIndex" title='FrameIndex' data-type='int' data-ref="173FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="218">218</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="174RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="174RC">RC</dfn>,</td></tr>
<tr><th id="219">219</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="175TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="175TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::shouldSink' data-ref="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="177MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::reMaterialize' data-ref="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="178MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="178MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="179MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="179MI">MI</dfn>,</td></tr>
<tr><th id="226">226</th><td>                     <em>unsigned</em> <dfn class="local col0 decl" id="180DestReg" title='DestReg' data-type='unsigned int' data-ref="180DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181SubIdx" title='SubIdx' data-type='unsigned int' data-ref="181SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="227">227</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="182Orig">Orig</dfn>,</td></tr>
<tr><th id="228">228</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="183TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="183TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="231">231</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::ARMBaseInstrInfo::duplicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="184MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="184MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="185InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="185InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="232">232</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="186Orig">Orig</dfn>) <em>const</em> override;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="187MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="187MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="188Reg" title='Reg' data-type='unsigned int' data-ref="188Reg">Reg</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="189SubIdx" title='SubIdx' data-type='unsigned int' data-ref="189SubIdx">SubIdx</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190State" title='State' data-type='unsigned int' data-ref="190State">State</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="191TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="191TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="192MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="192MI0">MI0</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="193MI1">MI1</dfn>,</td></tr>
<tr><th id="239">239</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="194MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="194MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// determine if two loads are loading from the same base address. It should</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// only return true if the base pointers are the same and the only</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// differences between the two addresses is the offset. It also returns the</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// offsets by reference.</i></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="195Load1" title='Load1' data-type='llvm::SDNode *' data-ref="195Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="196Load2" title='Load2' data-type='llvm::SDNode *' data-ref="196Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="197Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="197Offset1">Offset1</dfn>,</td></tr>
<tr><th id="247">247</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="198Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="198Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// should be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">  /// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// have already been scheduled after Load1.</i></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="199Load1" title='Load1' data-type='llvm::SDNode *' data-ref="199Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="200Load2" title='Load2' data-type='llvm::SDNode *' data-ref="200Load2">Load2</dfn>,</td></tr>
<tr><th id="258">258</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="201Offset1" title='Offset1' data-type='int64_t' data-ref="201Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="202Offset2" title='Offset2' data-type='int64_t' data-ref="202Offset2">Offset2</dfn>,</td></tr>
<tr><th id="259">259</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="203NumLoads" title='NumLoads' data-type='unsigned int' data-ref="203NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="204MI">MI</dfn>,</td></tr>
<tr><th id="262">262</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="205MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="205MBB">MBB</dfn>,</td></tr>
<tr><th id="263">263</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="206MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="206MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="207MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="207MBB">MBB</dfn>,</td></tr>
<tr><th id="266">266</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="208NumCycles" title='NumCycles' data-type='unsigned int' data-ref="208NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="209ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="209ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="267">267</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col0 decl" id="210Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="210Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="211TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="211TMBB">TMBB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212NumT" title='NumT' data-type='unsigned int' data-ref="212NumT">NumT</dfn>,</td></tr>
<tr><th id="270">270</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="213ExtraT" title='ExtraT' data-type='unsigned int' data-ref="213ExtraT">ExtraT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="214FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="214FMBB">FMBB</dfn>,</td></tr>
<tr><th id="271">271</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="215NumF" title='NumF' data-type='unsigned int' data-ref="215NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="216ExtraF" title='ExtraF' data-type='unsigned int' data-ref="216ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="272">272</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="217Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="217Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="218MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="218MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219NumCycles" title='NumCycles' data-type='unsigned int' data-ref="219NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col0 decl" id="220Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="220Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <a class="local col9 ref" href="#219NumCycles" title='NumCycles' data-ref="219NumCycles">NumCycles</a> == <var>1</var>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::ARMBaseInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="221TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="221TMBB">TMBB</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="222FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="222FMBB">FMBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="223MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="223MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="224SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="224SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="287">287</th><td>                      <em>unsigned</em> &amp;<dfn class="local col5 decl" id="225SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="225SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="226CmpMask" title='CmpMask' data-type='int &amp;' data-ref="226CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="288">288</th><td>                      <em>int</em> &amp;<dfn class="local col7 decl" id="227CmpValue" title='CmpValue' data-type='int &amp;' data-ref="227CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i class="doc">/// optimizeCompareInstr - Convert the instruction to set the zero flag so</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// that we can remove a "comparison with zero"; Remove a redundant CMP</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// instruction if the flags can be updated in the same way by an earlier</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// instruction such as SUB.</i></td></tr>
<tr><th id="294">294</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="228CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="228CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="229SrcReg" title='SrcReg' data-type='unsigned int' data-ref="229SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="295">295</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="230SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="230SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col1 decl" id="231CmpMask" title='CmpMask' data-type='int' data-ref="231CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col2 decl" id="232CmpValue" title='CmpValue' data-type='int' data-ref="232CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="296">296</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="233MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="233MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::ARMBaseInstrInfo::analyzeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="234MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="234MI">MI</dfn>,</td></tr>
<tr><th id="299">299</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="235Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="235Cond">Cond</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="236TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="236TrueOp">TrueOp</dfn>,</td></tr>
<tr><th id="300">300</th><td>                     <em>unsigned</em> &amp;<dfn class="local col7 decl" id="237FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="237FalseOp">FalseOp</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="238Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="238Optimizable">Optimizable</dfn>) <em>const</em> override;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::ARMBaseInstrInfo::optimizeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="239MI">MI</dfn>,</td></tr>
<tr><th id="303">303</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="240SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="240SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="304">304</th><td>                               <em>bool</em>) <em>const</em> override;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc">/// FoldImmediate - 'Reg' is known to be defined by a move immediate</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// instruction, try to fold the immediate into the use instruction.</i></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="241UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="242DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="242DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="243Reg" title='Reg' data-type='unsigned int' data-ref="243Reg">Reg</dfn>,</td></tr>
<tr><th id="309">309</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="244MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="244MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="245ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="245ItinData">ItinData</dfn>,</td></tr>
<tr><th id="312">312</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="246MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="246MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="247ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="247ItinData">ItinData</dfn>,</td></tr>
<tr><th id="315">315</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="248DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="249DefIdx" title='DefIdx' data-type='unsigned int' data-ref="249DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="316">316</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="250UseMI">UseMI</dfn>,</td></tr>
<tr><th id="317">317</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="251UseIdx" title='UseIdx' data-type='unsigned int' data-ref="251UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="318">318</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="252ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="252ItinData">ItinData</dfn>,</td></tr>
<tr><th id="319">319</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="253DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="253DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="254DefIdx" title='DefIdx' data-type='unsigned int' data-ref="254DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="320">320</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="255UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="255UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="256UseIdx" title='UseIdx' data-type='unsigned int' data-ref="256UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i class="doc">/// VFP/NEON execution domains.</i></td></tr>
<tr><th id="323">323</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="324">324</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="257MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="257MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="325">325</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::setExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="258MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="258MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259Domain" title='Domain' data-type='unsigned int' data-ref="259Domain">Domain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>unsigned</em></td></tr>
<tr><th id="328">328</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;, <em>unsigned</em>,</td></tr>
<tr><th id="329">329</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;, <em>unsigned</em>,</td></tr>
<tr><th id="331">331</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="260TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="260TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i class="doc">/// Get the number of addresses by LDM or VLDM or zero for unknown.</i></td></tr>
<tr><th id="334">334</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumLDMAddresses' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE">getNumLDMAddresses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="261MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="261MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="337">337</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="262TF" title='TF' data-type='unsigned int' data-ref="262TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="338">338</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="339">339</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="341">341</th><td>  <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><b>private</b>:</td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="263MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="263MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="264ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="264ItinData">ItinData</dfn>,</td></tr>
<tr><th id="347">347</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="265DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="265DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="348">348</th><td>                      <em>unsigned</em> <dfn class="local col6 decl" id="266DefClass" title='DefClass' data-type='unsigned int' data-ref="266DefClass">DefClass</dfn>,</td></tr>
<tr><th id="349">349</th><td>                      <em>unsigned</em> <dfn class="local col7 decl" id="267DefIdx" title='DefIdx' data-type='unsigned int' data-ref="267DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="268DefAlign" title='DefAlign' data-type='unsigned int' data-ref="268DefAlign">DefAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="350">350</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="269ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="269ItinData">ItinData</dfn>,</td></tr>
<tr><th id="351">351</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="270DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="270DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="352">352</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="271DefClass" title='DefClass' data-type='unsigned int' data-ref="271DefClass">DefClass</dfn>,</td></tr>
<tr><th id="353">353</th><td>                     <em>unsigned</em> <dfn class="local col2 decl" id="272DefIdx" title='DefIdx' data-type='unsigned int' data-ref="272DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="273DefAlign" title='DefAlign' data-type='unsigned int' data-ref="273DefAlign">DefAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="354">354</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="274ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="274ItinData">ItinData</dfn>,</td></tr>
<tr><th id="355">355</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="275UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="275UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="356">356</th><td>                      <em>unsigned</em> <dfn class="local col6 decl" id="276UseClass" title='UseClass' data-type='unsigned int' data-ref="276UseClass">UseClass</dfn>,</td></tr>
<tr><th id="357">357</th><td>                      <em>unsigned</em> <dfn class="local col7 decl" id="277UseIdx" title='UseIdx' data-type='unsigned int' data-ref="277UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="278UseAlign" title='UseAlign' data-type='unsigned int' data-ref="278UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="358">358</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="279ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="279ItinData">ItinData</dfn>,</td></tr>
<tr><th id="359">359</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="280UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="280UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="360">360</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="281UseClass" title='UseClass' data-type='unsigned int' data-ref="281UseClass">UseClass</dfn>,</td></tr>
<tr><th id="361">361</th><td>                     <em>unsigned</em> <dfn class="local col2 decl" id="282UseIdx" title='UseIdx' data-type='unsigned int' data-ref="282UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="283UseAlign" title='UseAlign' data-type='unsigned int' data-ref="283UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="362">362</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="284ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="284ItinData">ItinData</dfn>,</td></tr>
<tr><th id="363">363</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="285DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="285DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="364">364</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="286DefIdx" title='DefIdx' data-type='unsigned int' data-ref="286DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="287DefAlign" title='DefAlign' data-type='unsigned int' data-ref="287DefAlign">DefAlign</dfn>,</td></tr>
<tr><th id="365">365</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="288UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="288UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="366">366</th><td>                        <em>unsigned</em> <dfn class="local col9 decl" id="289UseIdx" title='UseIdx' data-type='unsigned int' data-ref="289UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="290UseAlign" title='UseAlign' data-type='unsigned int' data-ref="290UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="291ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="291ItinData">ItinData</dfn>,</td></tr>
<tr><th id="369">369</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="292DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="292DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="293DefIdx" title='DefIdx' data-type='unsigned int' data-ref="293DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="370">370</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="294DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="294DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="295DefAdj" title='DefAdj' data-type='unsigned int' data-ref="295DefAdj">DefAdj</dfn>,</td></tr>
<tr><th id="371">371</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="296DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="296DefMO">DefMO</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="297Reg" title='Reg' data-type='unsigned int' data-ref="297Reg">Reg</dfn>,</td></tr>
<tr><th id="372">372</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="298UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="298UseMI">UseMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="299UseIdx" title='UseIdx' data-type='unsigned int' data-ref="299UseIdx">UseIdx</dfn>,</td></tr>
<tr><th id="373">373</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="300UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="300UseMCID">UseMCID</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="301UseAdj" title='UseAdj' data-type='unsigned int' data-ref="301UseAdj">UseAdj</dfn>) <em>const</em>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicationCost' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="302MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="303ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="303ItinData">ItinData</dfn>,</td></tr>
<tr><th id="378">378</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="304MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="304MI">MI</dfn>,</td></tr>
<tr><th id="379">379</th><td>                           <em>unsigned</em> *<dfn class="local col5 decl" id="305PredCost" title='PredCost' data-type='unsigned int *' data-ref="305PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="306ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="306ItinData">ItinData</dfn>,</td></tr>
<tr><th id="382">382</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="307Node" title='Node' data-type='llvm::SDNode *' data-ref="307Node">Node</dfn>) <em>const</em> override;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::ARMBaseInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col8 decl" id="308SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="308SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="385">385</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="309MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="309MRI">MRI</dfn>,</td></tr>
<tr><th id="386">386</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="310DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="310DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="311DefIdx" title='DefIdx' data-type='unsigned int' data-ref="311DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="387">387</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="312UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="312UseMI">UseMI</dfn>,</td></tr>
<tr><th id="388">388</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="313UseIdx" title='UseIdx' data-type='unsigned int' data-ref="313UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col4 decl" id="314SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="314SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="390">390</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="315DefMI">DefMI</dfn>,</td></tr>
<tr><th id="391">391</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="316DefIdx" title='DefIdx' data-type='unsigned int' data-ref="316DefIdx">DefIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i class="doc">/// verifyInstruction - Perform target specific instruction verification.</i></td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::ARMBaseInstrInfo::verifyInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="317MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="317MI">MI</dfn>,</td></tr>
<tr><th id="395">395</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col8 decl" id="318ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="318ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="319MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="319MI">MI</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>) <em>const</em>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><b>private</b>:</td></tr>
<tr><th id="402">402</th><td>  <i class="doc">/// Modeling special VFP / NEON fp MLA / MLS hazards.</i></td></tr>
<tr><th id="403">403</th><td><i class="doc"></i></td></tr>
<tr><th id="404">404</th><td><i class="doc">  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  /// MLx table.</i></td></tr>
<tr><th id="406">406</th><td>  DenseMap&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap">MLxEntryMap</dfn>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i class="doc">/// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  /// stalls when scheduled together with fp MLA / MLS opcodes.</i></td></tr>
<tr><th id="410">410</th><td>  SmallSet&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" title='llvm::ARMBaseInstrInfo::MLxHazardOpcodes' data-ref="llvm::ARMBaseInstrInfo::MLxHazardOpcodes">MLxHazardOpcodes</dfn>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><b>public</b>:</td></tr>
<tr><th id="413">413</th><td>  <i class="doc">/// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="415">415</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="320Opcode" title='Opcode' data-type='unsigned int' data-ref="320Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="416">416</th><td>    <b>return</b> MLxEntryMap.count(Opcode);</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i class="doc">/// isFpMLxInstruction - This version also returns the multiply opcode and the</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// addition / subtraction opcode to expand to. Return true for 'HasLane' for</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">  /// the MLX instructions with an extra lane operand.</i></td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="321Opcode" title='Opcode' data-type='unsigned int' data-ref="321Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="322MulOpc" title='MulOpc' data-type='unsigned int &amp;' data-ref="322MulOpc">MulOpc</dfn>,</td></tr>
<tr><th id="423">423</th><td>                          <em>unsigned</em> &amp;<dfn class="local col3 decl" id="323AddSubOpc" title='AddSubOpc' data-type='unsigned int &amp;' data-ref="323AddSubOpc">AddSubOpc</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="324NegAcc" title='NegAcc' data-type='bool &amp;' data-ref="324NegAcc">NegAcc</dfn>,</td></tr>
<tr><th id="424">424</th><td>                          <em>bool</em> &amp;<dfn class="local col5 decl" id="325HasLane" title='HasLane' data-type='bool &amp;' data-ref="325HasLane">HasLane</dfn>) <em>const</em>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <i class="doc">/// canCauseFpMLxStall - Return true if an instruction of the specified opcode</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">  /// will cause stalls when scheduled after (within 4-cycle window) a fp</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">  /// MLA / MLS instruction.</i></td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18canCauseFpMLxStallEj" title='llvm::ARMBaseInstrInfo::canCauseFpMLxStall' data-ref="_ZNK4llvm16ARMBaseInstrInfo18canCauseFpMLxStallEj">canCauseFpMLxStall</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="326Opcode" title='Opcode' data-type='unsigned int' data-ref="326Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> MLxHazardOpcodes.count(Opcode);</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <i class="doc">/// Returns true if the instruction has a shift by immediate that can be</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  /// executed in one cycle less.</i></td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isSwiftFastImmShift' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE">isSwiftFastImmShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="327MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="327MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <i class="doc">/// Returns predicate register associated with the given frame instruction.</i></td></tr>
<tr><th id="438">438</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getFramePred' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE">getFramePred</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="328MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="439">439</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFrameInstr(MI)) ? void (0) : __assert_fail (&quot;isFrameInstr(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.h&quot;, 439, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isFrameInstr(MI));</td></tr>
<tr><th id="440">440</th><td>    <i>// Operands of ADJCALLSTACKDOWN/ADJCALLSTACKUP:</i></td></tr>
<tr><th id="441">441</th><td><i>    // - argument declared in the pattern:</i></td></tr>
<tr><th id="442">442</th><td><i>    // 0 - frame size</i></td></tr>
<tr><th id="443">443</th><td><i>    // 1 - arg of CALLSEQ_START/CALLSEQ_END</i></td></tr>
<tr><th id="444">444</th><td><i>    // 2 - predicate code (like ARMCC::AL)</i></td></tr>
<tr><th id="445">445</th><td><i>    // - added by predOps:</i></td></tr>
<tr><th id="446">446</th><td><i>    // 3 - predicate reg</i></td></tr>
<tr><th id="447">447</th><td>    <b>return</b> <a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i class="doc">/// Get the operands corresponding to the given<span class="command"> \p</span> <span class="arg">Pred</span> value. By default, the</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">/// predicate register is assumed to be 0 (no register), but you can pass in a</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">PredReg</span> if that is not the case.</i></td></tr>
<tr><th id="454">454</th><td><em>static</em> <b>inline</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/array.html#std::array" title='std::array' data-ref="std::array">array</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>2</var>&gt; <dfn class="decl def" id="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="329Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="329Pred">Pred</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                                    <em>unsigned</em> <dfn class="local col0 decl" id="330PredReg" title='PredReg' data-type='unsigned int' data-ref="330PredReg">PredReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="456">456</th><td>  <b>return</b> {{MachineOperand::CreateImm(<b>static_cast</b>&lt;int64_t&gt;(Pred)),</td></tr>
<tr><th id="457">457</th><td>           MachineOperand::CreateReg(PredReg, <b>false</b>)}};</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i class="doc">/// Get the operand corresponding to the conditional code result. By default,</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">/// this is 0 (no register).</i></td></tr>
<tr><th id="462">462</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="331CCReg" title='CCReg' data-type='unsigned int' data-ref="331CCReg">CCReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="463">463</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col1 ref" href="#331CCReg" title='CCReg' data-ref="331CCReg">CCReg</a>, <b>false</b>);</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i class="doc">/// Get the operand corresponding to the conditional code result for Thumb1.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">/// This operand will always refer to CPSR and it will have the Define flag set.</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">/// You can optionally set the Dead flag by means of<span class="command"> \p</span> <span class="arg">isDead.</span></i></td></tr>
<tr><th id="469">469</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</dfn>(<em>bool</em> <dfn class="local col2 decl" id="332isDead" title='isDead' data-type='bool' data-ref="332isDead">isDead</dfn> = <b>false</b>) {</td></tr>
<tr><th id="470">470</th><td>  <b>return</b> MachineOperand::CreateReg(ARM::CPSR,</td></tr>
<tr><th id="471">471</th><td>                                   <i>/*Define*/</i> <b>true</b>, <i>/*Implicit*/</i> <b>false</b>,</td></tr>
<tr><th id="472">472</th><td>                                   <i>/*Kill*/</i> <b>false</b>, isDead);</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="476">476</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</dfn>(<em>int</em> <dfn class="local col3 decl" id="333Opc" title='Opc' data-type='int' data-ref="333Opc">Opc</dfn>) {</td></tr>
<tr><th id="477">477</th><td>  <b>return</b> Opc == ARM::B || Opc == ARM::tB || Opc == ARM::t2B;</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="481">481</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</dfn>(<em>int</em> <dfn class="local col4 decl" id="334Opc" title='Opc' data-type='int' data-ref="334Opc">Opc</dfn>) {</td></tr>
<tr><th id="482">482</th><td>  <b>return</b> Opc == ARM::Bcc || Opc == ARM::tBcc || Opc == ARM::t2Bcc;</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</dfn>(<em>int</em> <dfn class="local col5 decl" id="335Opc" title='Opc' data-type='int' data-ref="335Opc">Opc</dfn>) {</td></tr>
<tr><th id="486">486</th><td>  <b>return</b> Opc == ARM::BR_JTr || Opc == ARM::BR_JTm_i12 ||</td></tr>
<tr><th id="487">487</th><td>         Opc == ARM::BR_JTm_rs || Opc == ARM::BR_JTadd || Opc == ARM::tBR_JTr ||</td></tr>
<tr><th id="488">488</th><td>         Opc == ARM::t2BR_JT;</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="492">492</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</dfn>(<em>int</em> <dfn class="local col6 decl" id="336Opc" title='Opc' data-type='int' data-ref="336Opc">Opc</dfn>) {</td></tr>
<tr><th id="493">493</th><td>  <b>return</b> Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND;</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL11isPopOpcodeEi" title='llvm::isPopOpcode' data-ref="_ZN4llvmL11isPopOpcodeEi">isPopOpcode</dfn>(<em>int</em> <dfn class="local col7 decl" id="337Opc" title='Opc' data-type='int' data-ref="337Opc">Opc</dfn>) {</td></tr>
<tr><th id="497">497</th><td>  <b>return</b> Opc == ARM::tPOP_RET || Opc == ARM::LDMIA_RET ||</td></tr>
<tr><th id="498">498</th><td>         Opc == ARM::t2LDMIA_RET || Opc == ARM::tPOP || Opc == ARM::LDMIA_UPD ||</td></tr>
<tr><th id="499">499</th><td>         Opc == ARM::t2LDMIA_UPD || Opc == ARM::VLDMDIA_UPD;</td></tr>
<tr><th id="500">500</th><td>}</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL12isPushOpcodeEi" title='llvm::isPushOpcode' data-ref="_ZN4llvmL12isPushOpcodeEi">isPushOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="338Opc" title='Opc' data-type='int' data-ref="338Opc">Opc</dfn>) {</td></tr>
<tr><th id="503">503</th><td>  <b>return</b> Opc == ARM::tPUSH || Opc == ARM::t2STMDB_UPD ||</td></tr>
<tr><th id="504">504</th><td>         Opc == ARM::STMDB_UPD || Opc == ARM::VSTMDDB_UPD;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i class="doc">/// getInstrPredicate - If instruction is predicated, returns its predicate</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">/// condition, otherwise returns AL. It also returns the condition code</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">/// register by reference.</i></td></tr>
<tr><th id="510">510</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="decl" id="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="339MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="340PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="340PredReg">PredReg</dfn>);</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm27getMatchingCondBranchOpcodeEj" title='llvm::getMatchingCondBranchOpcode' data-ref="_ZN4llvm27getMatchingCondBranchOpcodeEj">getMatchingCondBranchOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="341Opc" title='Opc' data-type='unsigned int' data-ref="341Opc">Opc</dfn>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i class="doc">/// Determine if MI can be folded into an ARM MOVCC instruction, and return the</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">/// opcode of the SSA instruction representing the conditional MI.</i></td></tr>
<tr><th id="516">516</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm24canFoldARMInstrIntoMOVCCEjRPNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::canFoldARMInstrIntoMOVCC' data-ref="_ZN4llvm24canFoldARMInstrIntoMOVCCEjRPNS_12MachineInstrERKNS_19MachineRegisterInfoE">canFoldARMInstrIntoMOVCC</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="342Reg" title='Reg' data-type='unsigned int' data-ref="342Reg">Reg</dfn>,</td></tr>
<tr><th id="517">517</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col3 decl" id="343MI" title='MI' data-type='llvm::MachineInstr *&amp;' data-ref="343MI">MI</dfn>,</td></tr>
<tr><th id="518">518</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="344MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="344MRI">MRI</dfn>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i class="doc">/// Map pseudo instructions that imply an 'S' bit onto real opcodes. Whether</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">/// the instruction is encoded with an 'S' bit is determined by the optional</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">/// CPSR def operand.</i></td></tr>
<tr><th id="523">523</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="345OldOpc" title='OldOpc' data-type='unsigned int' data-ref="345OldOpc">OldOpc</dfn>);</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i class="doc">/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</i></td></tr>
<tr><th id="527">527</th><td><i class="doc">/// code.</i></td></tr>
<tr><th id="528">528</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587">emitARMRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="346MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="346MBB">MBB</dfn>,</td></tr>
<tr><th id="529">529</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="347MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="347MBBI">MBBI</dfn>,</td></tr>
<tr><th id="530">530</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="348dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="348dl">dl</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="349DestReg" title='DestReg' data-type='unsigned int' data-ref="349DestReg">DestReg</dfn>,</td></tr>
<tr><th id="531">531</th><td>                             <em>unsigned</em> <dfn class="local col0 decl" id="350BaseReg" title='BaseReg' data-type='unsigned int' data-ref="350BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="351NumBytes" title='NumBytes' data-type='int' data-ref="351NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="532">532</th><td>                             <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="352Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="352Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="353PredReg" title='PredReg' data-type='unsigned int' data-ref="353PredReg">PredReg</dfn>,</td></tr>
<tr><th id="533">533</th><td>                             <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="354TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="354TII">TII</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="355MIFlags" title='MIFlags' data-type='unsigned int' data-ref="355MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364">emitT2RegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="356MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="356MBB">MBB</dfn>,</td></tr>
<tr><th id="536">536</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="357MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="357MBBI">MBBI</dfn>,</td></tr>
<tr><th id="537">537</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="358dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="358dl">dl</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="359DestReg" title='DestReg' data-type='unsigned int' data-ref="359DestReg">DestReg</dfn>,</td></tr>
<tr><th id="538">538</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="360BaseReg" title='BaseReg' data-type='unsigned int' data-ref="360BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="361NumBytes" title='NumBytes' data-type='int' data-ref="361NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="539">539</th><td>                            <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="362Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="362Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="363PredReg" title='PredReg' data-type='unsigned int' data-ref="363PredReg">PredReg</dfn>,</td></tr>
<tr><th id="540">540</th><td>                            <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="364TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="364TII">TII</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365MIFlags" title='MIFlags' data-type='unsigned int' data-ref="365MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="541">541</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiRKNS_15TargetIn12722412" title='llvm::emitThumbRegPlusImmediate' data-ref="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiRKNS_15TargetIn12722412">emitThumbRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="366MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="366MBB">MBB</dfn>,</td></tr>
<tr><th id="542">542</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="367MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="367MBBI">MBBI</dfn>,</td></tr>
<tr><th id="543">543</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="368dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="368dl">dl</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="369DestReg" title='DestReg' data-type='unsigned int' data-ref="369DestReg">DestReg</dfn>,</td></tr>
<tr><th id="544">544</th><td>                               <em>unsigned</em> <dfn class="local col0 decl" id="370BaseReg" title='BaseReg' data-type='unsigned int' data-ref="370BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="371NumBytes" title='NumBytes' data-type='int' data-ref="371NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="545">545</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="372TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="372TII">TII</dfn>,</td></tr>
<tr><th id="546">546</th><td>                               <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="local col3 decl" id="373MRI" title='MRI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="373MRI">MRI</dfn>,</td></tr>
<tr><th id="547">547</th><td>                               <em>unsigned</em> <dfn class="local col4 decl" id="374MIFlags" title='MIFlags' data-type='unsigned int' data-ref="374MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i class="doc">/// Tries to add registers to the reglist of a given base-updating</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">/// push/pop instruction to adjust the stack by an additional</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">/// NumBytes. This can save a few bytes per function in code-size, but</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">/// obviously generates more memory traffic. As such, it only takes</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">/// effect in functions being optimised for size.</i></td></tr>
<tr><th id="554">554</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col5 decl" id="375Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="375Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="555">555</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="376MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="376MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="377MI" title='MI' data-type='llvm::MachineInstr *' data-ref="377MI">MI</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="378NumBytes" title='NumBytes' data-type='unsigned int' data-ref="378NumBytes">NumBytes</dfn>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><i class="doc">/// rewriteARMFrameIndex / rewriteT2FrameIndex -</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">/// Rewrite MI to access 'Offset' bytes from the FP. Return false if the</i></td></tr>
<tr><th id="560">560</th><td><i class="doc">/// offset could not be handled directly in MI, and return the left-over</i></td></tr>
<tr><th id="561">561</th><td><i class="doc">/// portion by reference.</i></td></tr>
<tr><th id="562">562</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="379MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="379MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="380FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="380FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="563">563</th><td>                          <em>unsigned</em> <dfn class="local col1 decl" id="381FrameReg" title='FrameReg' data-type='unsigned int' data-ref="381FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="382Offset" title='Offset' data-type='int &amp;' data-ref="382Offset">Offset</dfn>,</td></tr>
<tr><th id="564">564</th><td>                          <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col3 decl" id="383TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="383TII">TII</dfn>);</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteT2FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="384MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="384MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="385FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="385FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="567">567</th><td>                         <em>unsigned</em> <dfn class="local col6 decl" id="386FrameReg" title='FrameReg' data-type='unsigned int' data-ref="386FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="387Offset" title='Offset' data-type='int &amp;' data-ref="387Offset">Offset</dfn>,</td></tr>
<tr><th id="568">568</th><td>                         <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col8 decl" id="388TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="388TII">TII</dfn>);</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i class="doc">/// Return true if Reg is defd between From and To</i></td></tr>
<tr><th id="571">571</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="389Reg" title='Reg' data-type='unsigned int' data-ref="389Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="390From" title='From' data-type='MachineBasicBlock::iterator' data-ref="390From">From</dfn>,</td></tr>
<tr><th id="572">572</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="391To" title='To' data-type='MachineBasicBlock::iterator' data-ref="391To">To</dfn>,</td></tr>
<tr><th id="573">573</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="392TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="392TRI">TRI</dfn>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><i class="doc">/// Search backwards from a tBcc to find a tCMPi8 against 0, meaning</i></td></tr>
<tr><th id="576">576</th><td><i class="doc">/// we can convert them to a tCBZ or tCBNZ. Return nullptr if not found.</i></td></tr>
<tr><th id="577">577</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="393Br" title='Br' data-type='llvm::MachineInstr *' data-ref="393Br">Br</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="394TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="394TRI">TRI</dfn>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
