// Seed: 2638700056
`define pp_4 0
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  assign id_0[1'h0-1 : 1] = id_3 - id_1;
endmodule
