// Seed: 3588074785
module module_0;
  assign id_0 = 1;
  logic id_1;
  assign id_1 = id_1 && id_1;
  logic   id_2;
  supply0 id_3;
  logic
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  assign id_3[1'b0<1] = 1'h0;
  type_26(
      id_16, id_10
  );
  always @(id_17 or 1) id_6 = 1 !== 1;
  assign id_12 = 1;
  always @(posedge 1'b0);
  logic id_22;
endmodule
