# Clock Gating FSM Project

This project demonstrates the design and implementation of a **Finite State Machine (FSM)** to control **clock gating** logic for power-efficient digital systems.

## ğŸ”§ Features
- FSM-based control logic
- Clock gating enable signal generation
- Implemented in Verilog HDL
- Simulated using Xilinx Vivado
- Testbench and waveform verification

## ğŸ“‚ Files Included
- `clock_gating_FSM.v` â€“ Main FSM design & testbench
- Simulation outputs and reports

## ğŸ›  Tools Used
- Verilog
- Vivado

## ğŸ“Š Output
- Simulated waveforms showing state transitions and `enable_clk` behavior

## âœ… Learning Outcomes
- FSM modeling in Verilog
- Clock gating technique
- Digital design simulation
- Synthesis understanding

## ğŸ‘¨â€ğŸ’» Author
Jaideep Patel  
[GitHub](https://github.com/182004jaideep) | [LinkedIn](https://www.linkedin.com/in/jaideep-patel-8113ab247)
