{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 08:16:07 2017 " "Info: Processing started: Thu May 25 08:16:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off szznew -c szznew " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off szznew -c szznew" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szznew.v 9 9 " "Info: Found 9 design units, including 9 entities, in source file szznew.v" { { "Info" "ISGN_ENTITY_NAME" "1 szznew " "Info: Found entity 1: szznew" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Divier_50MHz_2Hz " "Info: Found entity 2: Divier_50MHz_2Hz" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 _2to1MUX " "Info: Found entity 3: _2to1MUX" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 _4bitComparer " "Info: Found entity 4: _4bitComparer" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Divided_Frequency " "Info: Found entity 5: Divided_Frequency" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter10 " "Info: Found entity 6: counter10" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 134 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 counter6 " "Info: Found entity 7: counter6" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 counter24 " "Info: Found entity 8: counter24" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 160 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Decoder " "Info: Found entity 9: Decoder" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 179 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_1Hz szznew.v(27) " "Warning (10236): Verilog HDL Implicit Net warning at szznew.v(27): created implicit net for \"_1Hz\"" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at szznew.v(27): instance has no name" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(70) " "Critical Warning (10846): Verilog HDL Instantiation warning at szznew.v(70): instance has no name" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at szznew.v(71): instance has no name" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at szznew.v(72): instance has no name" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "szznew.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at szznew.v(73): instance has no name" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "szznew " "Info: Elaborating entity \"szznew\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1Hz szznew.v(47) " "Warning (10235): Verilog HDL Always Construct warning at szznew.v(47): variable \"_1Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "szznew.v" "" { Text "D:/32bit/szznew/szznew.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divier_50MHz_2Hz Divier_50MHz_2Hz:comb_3 " "Info: Elaborating entity \"Divier_50MHz_2Hz\" for hierarchy \"Divier_50MHz_2Hz:comb_3\"" {  } { { "szznew.v" "comb_3" { Text "D:/32bit/szznew/szznew.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:U1 " "Info: Elaborating entity \"counter10\" for hierarchy \"counter10:U1\"" {  } { { "szznew.v" "U1" { Text "D:/32bit/szznew/szznew.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:U2 " "Info: Elaborating entity \"counter6\" for hierarchy \"counter6:U2\"" {  } { { "szznew.v" "U2" { Text "D:/32bit/szznew/szznew.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:U5 " "Info: Elaborating entity \"counter24\" for hierarchy \"counter24:U5\"" {  } { { "szznew.v" "U5" { Text "D:/32bit/szznew/szznew.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bitComparer _4bitComparer:SU4 " "Info: Elaborating entity \"_4bitComparer\" for hierarchy \"_4bitComparer:SU4\"" {  } { { "szznew.v" "SU4" { Text "D:/32bit/szznew/szznew.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1MUX _2to1MUX:MU1 " "Info: Elaborating entity \"_2to1MUX\" for hierarchy \"_2to1MUX:MU1\"" {  } { { "szznew.v" "MU1" { Text "D:/32bit/szznew/szznew.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:comb_61 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:comb_61\"" {  } { { "szznew.v" "comb_61" { Text "D:/32bit/szznew/szznew.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Info: Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Info: Implemented 171 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 08:16:13 2017 " "Info: Processing ended: Thu May 25 08:16:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
