Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto da54a0eeda75472e875fce00a2c02fac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_tb_behav xil_defaultlib.DataPath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUop [C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.srcs/sources_1/new/DataPath.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/msa.azzazy.AUC/single_cycle/single_cycle.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Decoder_5by32
Compiling module xil_defaultlib.Mux_2by1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux_2by1_32
Compiling module xil_defaultlib.ALU_ControlUnit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.ShiftLeft_1
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.DataPath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_tb_behav
