Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RotateTest_behav xil_defaultlib.RotateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.dLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.DRegister
Compiling module xil_defaultlib.rotateLED_default
Compiling module xil_defaultlib.RotateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot RotateTest_behav
