###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Tue May 16 10:18:52 2023
#  Design:            ORCA_TOP
#  Command:           checkDesign -powerGround -noHtml -outfile pg.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: ORCA_TOP  
    ------------------------------
    Cells used in the design
    ------------------------------
    AO221X1_HVT  
    AO21X2_HVT  
    AO21X1_HVT  
    AND4X2_HVT  
    AND4X1_HVT  
    AND3X2_HVT  
    AND3X1_HVT  
    AND2X2_HVT  
    AND2X1_HVT  
    AOI21X1_HVT  
    AO22X2_HVT  
    AO22X1_HVT  
    AO222X2_HVT  
    AO222X1_HVT  
    AOI22X2_HVT  
    AOI22X1_HVT  
    AOI222X2_HVT  
    AOI222X1_HVT  
    AOI221X1_HVT  
    DFFARX2_HVT  
    DFFARX1_HVT  
    DCAP_HVT  
    DFFNX2_HVT  
    DFFNX1_HVT  
    DFFNARX1_HVT  
    FADDX2_HVT  
    FADDX1_HVT  
    DFFX1_HVT  
    HADDX1_HVT  
    INVX2_HVT  
    INVX1_HVT  
    INVX16_HVT  
    INVX8_HVT  
    INVX4_HVT  
    LSDNSSX4_HVT  
    LSDNSSX2_HVT  
    LSDNSSX8_HVT  
    NAND3X0_HVT  
    NAND2X4_HVT  
    NAND2X2_HVT  
    NAND2X1_HVT  
    NAND2X0_HVT  
    MUX21X2_HVT  
    MUX21X1_HVT  
    LSUPX8_HVT  
    LSUPX4_HVT  
    LSUPX2_HVT  
    NBUFFX8_HVT  
    NBUFFX4_HVT  
    NBUFFX2_HVT  
    NAND4X1_HVT  
    NAND4X0_HVT  
    NAND3X2_HVT  
    NAND3X1_HVT  
    OA221X1_HVT  
    OA21X2_HVT  
    OA21X1_HVT  
    NOR3X2_HVT  
    NOR3X0_HVT  
    NOR2X2_HVT  
    NOR2X1_HVT  
    NOR2X0_HVT  
    OAI22X2_HVT  
    OAI22X1_HVT  
    OAI222X1_HVT  
    OAI21X2_HVT  
    OAI21X1_HVT  
    OA22X2_HVT  
    OA22X1_HVT  
    OA222X1_HVT  
    OA221X2_HVT  
    OR4X1_HVT  
    OR3X2_HVT  
    OR3X1_HVT  
    OR2X2_HVT  
    OR2X1_HVT  
    SDFFARX2_HVT  
    SDFFARX1_HVT  
    SDFFNARX2_HVT  
    SDFFNARX1_HVT  
    TIEL_HVT  
    TIEH_HVT  
    SDFFX2_HVT  
    SDFFX1_HVT  
    XOR3X2_HVT  
    XOR3X1_HVT  
    XOR2X2_HVT  
    XOR2X1_HVT  
    XNOR2X2_HVT  
    XNOR2X1_HVT  
    AO221X1_LVT  
    AO21X2_LVT  
    AO21X1_LVT  
    AND4X4_LVT  
    AND4X2_LVT  
    AND4X1_LVT  
    AND3X2_LVT  
    AND3X1_LVT  
    AND2X4_LVT  
    AND2X2_LVT  
    AND2X1_LVT  
    AOI21X1_LVT  
    AO22X2_LVT  
    AO22X1_LVT  
    AO222X2_LVT  
    AO222X1_LVT  
    AOI22X2_LVT  
    AOI22X1_LVT  
    AOI21X2_LVT  
    CGLPPRX8_LVT  
    CGLPPRX2_LVT  
    CGLNPRX2_LVT  
    DFFARX1_LVT  
    FADDX2_LVT  
    FADDX1_LVT  
    DFFX2_LVT  
    DFFX1_LVT  
    HADDX1_LVT  
    INVX2_LVT  
    INVX1_LVT  
    INVX16_LVT  
    INVX0_LVT  
    IBUFFX8_LVT  
    INVX8_LVT  
    INVX4_LVT  
    LSDNSSX4_LVT  
    LSDNSSX2_LVT  
    LSDNSSX8_LVT  
    NAND3X0_LVT  
    NAND2X4_LVT  
    NAND2X2_LVT  
    NAND2X1_LVT  
    NAND2X0_LVT  
    MUX21X2_LVT  
    MUX21X1_LVT  
    LSUPX8_LVT  
    LSUPX4_LVT  
    LSUPX2_LVT  
    LSUPX1_LVT  
    NBUFFX8_LVT  
    NBUFFX4_LVT  
    NBUFFX32_LVT  
    NBUFFX2_LVT  
    NAND4X1_LVT  
    NAND4X0_LVT  
    NAND3X2_LVT  
    NAND3X1_LVT  
    OA221X1_LVT  
    OA21X2_LVT  
    OA21X1_LVT  
    NOR4X0_LVT  
    NOR3X0_LVT  
    NOR2X4_LVT  
    NOR2X2_LVT  
    NOR2X0_LVT  
    OAI22X2_LVT  
    OAI22X1_LVT  
    OAI222X1_LVT  
    OAI21X2_LVT  
    OAI21X1_LVT  
    OA22X2_LVT  
    OA22X1_LVT  
    OA222X1_LVT  
    OR3X2_LVT  
    OR3X1_LVT  
    OR2X4_LVT  
    OR2X2_LVT  
    OR2X1_LVT  
    SDFFARX2_LVT  
    SDFFARX1_LVT  
    SDFFNX2_LVT  
    SDFFNX1_LVT  
    SDFFNARX2_LVT  
    SDFFNARX1_LVT  
    SDFFASX2_LVT  
    SDFFASX1_LVT  
    SDFFX2_LVT  
    SDFFX1_LVT  
    XOR3X2_LVT  
    XOR2X2_LVT  
    XOR2X1_LVT  
    XNOR3X1_LVT  
    XNOR2X2_LVT  
    XNOR2X1_LVT  
    Number of cells used in the design  184  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0  
    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1  
    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0  
    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1  
    I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_1  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8  
    Number of Non-uniquified instances in the design  40  

==============================
Power Ground Nets
==============================
VDDH : Unrouted   
VSS : Unrouted   
VDD : Unrouted   

==============================
Power/Ground Pin Connectivity
==============================
    ------------------------------
    Floating Power Ground pins
    ------------------------------
    Term  Instance  
    VDDL  PSW_5__UPF_LS  
    VDDL  Rd_Instr_UPF_LS  
    VDDL  STACK_FULL_UPF_LS  
    VDDL  Xecutng_Instrn_29__UPF_LS  
    VDDL  Xecutng_Instrn_13__UPF_LS  
    VDDL  PSW_7__UPF_LS  
    VDDL  OUT_VALID_UPF_LS  
    VDDL  EndOfInstrn_UPF_LS  
    VDDL  RESULT_DATA_15__UPF_LS  
    VDDL  RESULT_DATA_14__UPF_LS  
    VDDL  RESULT_DATA_13__UPF_LS  
    VDDL  RESULT_DATA_12__UPF_LS  
    VDDL  RESULT_DATA_11__UPF_LS  
    VDDL  RESULT_DATA_10__UPF_LS  
    VDDL  RESULT_DATA_9__UPF_LS  
    VDDL  RESULT_DATA_8__UPF_LS  
    VDDL  RESULT_DATA_7__UPF_LS  
    VDDL  RESULT_DATA_6__UPF_LS  
    VDDL  RESULT_DATA_5__UPF_LS  
    VDDL  RESULT_DATA_4__UPF_LS  
    VDDL  RESULT_DATA_3__UPF_LS  
    VDDL  RESULT_DATA_2__UPF_LS  
    VDDL  RESULT_DATA_1__UPF_LS  
    VDDL  RESULT_DATA_0__UPF_LS  
    VDDL  PSW_10__UPF_LS  
    VDDL  PSW_9__UPF_LS  
    VDDL  PSW_8__UPF_LS  
    VDDL  PSW_6__UPF_LS  
    VDDL  PSW_4__UPF_LS  
    VDDL  PSW_3__UPF_LS  
    VDDL  PSW_2__UPF_LS  
    VDDL  Xecutng_Instrn_31__UPF_LS  
    VDDL  Xecutng_Instrn_30__UPF_LS  
    VDDL  Xecutng_Instrn_28__UPF_LS  
    VDDL  Xecutng_Instrn_27__UPF_LS  
    VDDL  Xecutng_Instrn_26__UPF_LS  
    VDDL  Xecutng_Instrn_25__UPF_LS  
    VDDL  Xecutng_Instrn_24__UPF_LS  
    VDDL  Xecutng_Instrn_23__UPF_LS  
    VDDL  Xecutng_Instrn_22__UPF_LS  
    VDDL  Xecutng_Instrn_21__UPF_LS  
    VDDL  Xecutng_Instrn_20__UPF_LS  
    VDDL  Xecutng_Instrn_19__UPF_LS  
    VDDL  Xecutng_Instrn_18__UPF_LS  
    VDDL  Xecutng_Instrn_17__UPF_LS  
    VDDL  Xecutng_Instrn_16__UPF_LS  
    VDDL  Xecutng_Instrn_15__UPF_LS  
    VDDL  Xecutng_Instrn_14__UPF_LS  
    VDDL  Xecutng_Instrn_12__UPF_LS  
    VDDL  Xecutng_Instrn_11__UPF_LS  
    VDDL  Xecutng_Instrn_10__UPF_LS  
    VDDL  Xecutng_Instrn_9__UPF_LS  
    VDDL  Xecutng_Instrn_8__UPF_LS  
    VDDL  Xecutng_Instrn_7__UPF_LS  
    VDDL  Xecutng_Instrn_6__UPF_LS  
    VDDL  Xecutng_Instrn_5__UPF_LS  
    VDDL  Xecutng_Instrn_4__UPF_LS  
    VDDL  Xecutng_Instrn_3__UPF_LS  
    VDDL  Xecutng_Instrn_2__UPF_LS  
    VDDL  Xecutng_Instrn_1__UPF_LS  
    VDDL  Xecutng_Instrn_0__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_19__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_19__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_25__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_25__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_6__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_6__UPF_LS  
    VDDH  I_RISC_CORE/scan_enable_UPF_LS  
    VDDL  I_RISC_CORE/scan_enable_UPF_LS  
    VDDH  I_RISC_CORE/test_si1_UPF_LS  
    VDDL  I_RISC_CORE/test_si1_UPF_LS  
    VDDH  I_RISC_CORE/Instrn_1__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_1__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_3__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_3__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_2__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_2__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_0__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_0__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_7__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_7__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_30__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_30__UPF_LS  
    VDDH  I_RISC_CORE/reset_n_UPF_LS  
    VDDL  I_RISC_CORE/reset_n_UPF_LS  
    VDDH  I_RISC_CORE/Instrn_22__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_22__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_23__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_23__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_15__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_15__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_10__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_10__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_11__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_11__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_14__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_14__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_9__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_9__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_8__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_8__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_21__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_21__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_12__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_12__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_13__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_13__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_29__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_29__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_20__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_20__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_18__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_18__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_16__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_16__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_17__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_17__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_5__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_5__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_4__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_4__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_24__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_24__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_31__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_31__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_26__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_26__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_28__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_28__UPF_LS  
    VDDH  I_RISC_CORE/Instrn_27__UPF_LS  
    VDDL  I_RISC_CORE/Instrn_27__UPF_LS  
    VDDH  I_RISC_CORE/ls_in_0_clk  
    VDDL  I_RISC_CORE/ls_in_0_clk  
    Floating Power Ground terms  133  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=133.
