Synthesizing design: top_level_cdl.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg78/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {data_buffer.sv adder_1bit.sv adder_nbit.sv usb_tx.sv tx_controller.sv rx_decoder.sv edge_detector.sv tx_encoder.sv rx_eop.sv flex_counter.sv flex_counter2.sv flex_pts_sr.sv flex_stp_sr.sv rx_rcu_usb.sv rx_timer.sv sr_8bit.sv start_bit_det.sv sync_high.sv sync_low.sv tx_timer.sv usb_rx.sv tx_pts.sv top_level_cdl.sv}
Running PRESTO HDLC
Compiling source file ./source/data_buffer.sv
Compiling source file ./source/adder_1bit.sv
Compiling source file ./source/adder_nbit.sv
Compiling source file ./source/usb_tx.sv
Compiling source file ./source/tx_controller.sv
Compiling source file ./source/rx_decoder.sv
Compiling source file ./source/edge_detector.sv
Compiling source file ./source/tx_encoder.sv
Compiling source file ./source/rx_eop.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_counter2.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/rx_rcu_usb.sv
Compiling source file ./source/rx_timer.sv
Compiling source file ./source/sr_8bit.sv
Compiling source file ./source/start_bit_det.sv
Warning:  ./source/start_bit_det.sv:49: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/start_bit_det.sv:53: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/start_bit_det.sv:57: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/sync_high.sv
Warning:  ./source/start_bit_det.sv:47: delay controls are ignored for synthesis. (VER-176)
Compiling source file ./source/sync_low.sv
Compiling source file ./source/tx_timer.sv
Compiling source file ./source/usb_rx.sv
Compiling source file ./source/tx_pts.sv
Compiling source file ./source/top_level_cdl.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate top_level_cdl -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top_level_cdl'.
Information: Building the design 'usb_rx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'usb_tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'data_buffer'. (HDL-193)

Inferred memory devices in process
	in routine data_buffer line 34 in file
		'./source/data_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| tx_packet_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    curr_data_reg    | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  data_buffer/69  |   64   |    8    |      6       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ahb_lite_interface'. (HDL-193)
Warning:  ./source/ahb_lite_interface.sv:145: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_interface.sv:146: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_interface.sv:147: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_interface.sv:148: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 197 in file
	'./source/ahb_lite_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           204            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 234 in file
	'./source/ahb_lite_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           243            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_lite_interface line 82 in file
		'./source/ahb_lite_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_lite_interface line 89 in file
		'./source/ahb_lite_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_hresp_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   curr_hrdata_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    last_hsel_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   last_haddr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_htrans_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_hsize_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_lite_interface line 110 in file
		'./source/ahb_lite_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_active_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| last_rx_active_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| last_tx_active_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tx_active_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_lite_interface line 221 in file
		'./source/ahb_lite_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   buff_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      size_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    last_size_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| ahb_lite_interface/212 |   16   |    8    |      4       | N  |
| ahb_lite_interface/214 |   16   |    8    |      4       | N  |
| ahb_lite_interface/216 |   16   |    8    |      4       | N  |
| ahb_lite_interface/216 |   16   |    8    |      4       | N  |
| ahb_lite_interface/216 |   16   |    8    |      4       | N  |
| ahb_lite_interface/317 |   16   |    8    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_high'. (HDL-193)

Inferred memory devices in process
	in routine sync_high line 13 in file
		'./source/sync_high.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      data_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_low'. (HDL-193)

Inferred memory devices in process
	in routine sync_low line 14 in file
		'./source/sync_low.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rx_eop'. (HDL-193)
Warning:  ./source/rx_eop.sv:21: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Information: Building the design 'rx_decoder'. (HDL-193)

Inferred memory devices in process
	in routine rx_decoder line 21 in file
		'./source/rx_decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nxt_d_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_detector'. (HDL-193)

Inferred memory devices in process
	in routine edge_detector line 15 in file
		'./source/edge_detector.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_phase_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      old_d_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      new_d_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rx_timer'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'./source/rx_timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine rx_timer line 22 in file
		'./source/rx_timer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rx_timer line 38 in file
		'./source/rx_timer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sr_8bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rx_rcu_usb'. (HDL-193)
Warning:  ./source/rx_rcu_usb.sv:103: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 69 in file
	'./source/rx_rcu_usb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |     no/auto      |
===============================================

Statistics for case statements in always block at line 197 in file
	'./source/rx_rcu_usb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine rx_rcu_usb line 57 in file
		'./source/rx_rcu_usb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_error_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_controller'. (HDL-193)

Statistics for case statements in always block at line 77 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine tx_controller line 44 in file
		'./source/tx_controller.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|       state_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  stored_tx_packet_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     eop_enable_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    timer_enable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pts_enable_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_out_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   encoder_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| get_tx_packet_data_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tx_transfer_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_encoder'. (HDL-193)

Inferred memory devices in process
	in routine tx_encoder line 21 in file
		'./source/tx_encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dplus_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   dminus_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_pts'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'rx_timer' with
	the parameters "NUM_CNT_BITS=4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 26 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rollover_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'sr_8bit' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)
Warning:  ./source/flex_stp_sr.sv:34: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB0 line 19 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter2' instantiated from design 'tx_timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter2_NUM_CNT_BITS4 line 27 in file
		'./source/flex_counter2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| activate_get_tx_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'tx_pts' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1'h0". (HDL-193)
Warning:  ./source/flex_pts_sr.sv:49: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_pts_sr_8_0 line 24 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    buff_out_reg     | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 3 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 1
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 110 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ahb_lite_interface'
Information: Added key list 'DesignWare' to design 'ahb_lite_interface'. (DDB-72)
Information: The register 'mem_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][5]' is a constant and will be removed. (OPT-1206)
  Processing 'data_buffer'
  Processing 'flex_pts_sr_8_0'
  Processing 'tx_pts'
  Processing 'tx_encoder'
  Processing 'tx_controller'
Information: Added key list 'DesignWare' to design 'tx_controller'. (DDB-72)
  Processing 'flex_counter2_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter2_NUM_CNT_BITS4'. (DDB-72)
  Processing 'flex_counter_NUM_CNT_BITS4_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
  Processing 'tx_timer'
  Processing 'usb_tx'
  Processing 'rx_rcu_usb'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'sr_8bit'
  Processing 'rx_timer'
  Processing 'edge_detector'
  Processing 'rx_decoder'
  Processing 'rx_eop'
  Processing 'sync_low'
  Processing 'sync_high'
  Processing 'usb_rx'
  Processing 'top_level_cdl'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'data_buffer_DW01_sub_0'
  Mapping 'data_buffer_DW_cmp_0'
  Processing 'data_buffer_DW01_inc_0'
  Processing 'data_buffer_DW01_inc_1'
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_sub_0'
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'data_buffer_DW01_sub_1'
  Processing 'data_buffer_DW01_sub_2'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2547756.0     18.26    7329.3      31.9                          
    0:00:06 2547756.0     18.26    7329.3      31.9                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13 2776734.0      3.64    2640.4       0.0                          
    0:00:13 2776734.0      3.64    2640.4       0.0                          
    0:00:13 2776734.0      3.64    2640.4       0.0                          
    0:00:13 2776734.0      3.64    2640.4       0.0                          
    0:00:13 2776734.0      3.64    2640.4       0.0                          
    0:00:14 2721870.0      3.68    2441.9       0.0                          
    0:00:14 2706750.0      3.72    2486.0       0.0                          
    0:00:14 2706741.0      3.67    2468.7       0.0                          
    0:00:14 2706957.0      3.67    2437.6       0.0                          
    0:00:14 2706885.0      3.64    2412.9       0.0                          
    0:00:14 2707173.0      3.62    2409.9       0.0                          
    0:00:14 2706957.0      3.62    2399.1       0.0                          
    0:00:15 2707389.0      3.62    2394.4       0.0                          
    0:00:15 2707101.0      3.62    2382.0       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2707461.0      3.62    2377.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15 2707461.0      3.62    2377.1       0.0                          
    0:00:15 2708541.0      3.56    2378.8       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2708973.0      3.49    2378.3       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2709405.0      3.46    2378.1       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2710845.0      3.42    2378.0       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2712114.0      3.38    2377.5       0.2 TX/CTRL/state_reg[3]/D   
    0:00:15 2712762.0      3.31    2377.1       0.2 TX/CTRL/state_reg[3]/D   
    0:00:15 2714202.0      3.30    2376.9       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2715138.0      3.28    2376.9       0.2 TX/CTRL/state_reg[1]/D   
    0:00:15 2716650.0      3.25    2376.7       0.2 TX/CTRL/state_reg[3]/D   
    0:00:15 2716650.0      3.24    2376.7       0.2 TX/CTRL/state_reg[3]/D   
    0:00:15 2716866.0      3.24    2376.8       0.2 TX/CTRL/state_reg[3]/D   
    0:00:15 2716722.0      3.24    2377.0       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2717298.0      3.22    2376.9       0.2 TX/CTRL/state_reg[1]/D   
    0:00:16 2717874.0      3.21    2364.9       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2718675.0      3.20    2365.0       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2718459.0      3.20    2358.9       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2719620.0      3.19    2326.2       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2720484.0      3.15    2328.9       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2720628.0      3.14    2328.7       0.2 TX/CTRL/state_reg[1]/D   
    0:00:16 2720844.0      3.13    2328.5       0.2 TX/CTRL/state_reg[1]/D   
    0:00:16 2721708.0      3.13    2287.9       0.2 BUFF/curr_data_reg[9][0]/D
    0:00:16 2721708.0      3.12    2287.8       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2722068.0      3.11    2287.8       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2721996.0      3.11    2287.7       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2722140.0      3.10    2290.2       0.2 TX/CTRL/state_reg[3]/D   
    0:00:16 2724885.0      3.08    2271.5       0.2 BUFF/r_ptr_reg[4]/D      
    0:00:17 2726253.0      3.07    2263.7       0.2 TX/CTRL/state_reg[1]/D   
    0:00:17 2729853.0      3.07    2262.2       0.2 BUFF/curr_data_reg[52][0]/D
    0:00:17 2734605.0      3.07    2266.4       0.2 BUFF/curr_data_reg[26][0]/D
    0:00:17 2739573.0      3.06    2251.4       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2739717.0      3.05    2251.4       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2740509.0      3.05    2251.6       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2741805.0      3.04    2232.9       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2741589.0      3.03    2230.8       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2742021.0      3.02    2231.7       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2742957.0      3.01    2231.6       0.2 TX/CTRL/state_reg[3]/D   
    0:00:17 2745333.0      3.01    2230.0       0.2 BUFF/curr_data_reg[52][0]/D
    0:00:17 2751813.0      3.01    2224.9       0.2 BUFF/curr_data_reg[24][0]/D
    0:00:17 2758293.0      3.01    2219.9       0.2 BUFF/curr_data_reg[46][0]/D
    0:00:18 2758716.0      3.00    2219.4       0.2 TX/CTRL/state_reg[3]/D   
    0:00:18 2757780.0      2.99    2219.2       0.2                          
    0:00:18 2757780.0      2.99    2219.2       0.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2757780.0      2.99    2219.2       0.2                          
    0:00:18 2759292.0      2.98    2198.2       0.0 TX/CTRL/state_reg[3]/D   
    0:00:18 2760300.0      2.97    2196.4       0.0 TX/CTRL/state_reg[1]/D   
    0:00:18 2760444.0      2.96    2196.4       0.0                          
    0:00:18 2763324.0      2.96    2192.6       0.0                          
    0:00:18 2766348.0      2.96    2188.2       0.0                          
    0:00:18 2768940.0      2.96    2184.5       0.0                          
    0:00:18 2771487.0      2.96    2177.4       0.0                          
    0:00:18 2774781.0      2.96    2173.4       0.0                          
    0:00:18 2777877.0      2.96    2130.9       0.0                          
    0:00:18 2778957.0      2.96    2083.1       0.0                          
    0:00:19 2779605.0      2.96    2070.3       0.0                          
    0:00:19 2780109.0      2.96    2058.1       0.0                          
    0:00:19 2780973.0      2.96    2056.7       0.0                          
    0:00:19 2782413.0      2.96    2055.0       0.0                          
    0:00:19 2783709.0      2.96    2054.4       0.0                          
    0:00:19 2784285.0      2.96    2053.6       0.0                          
    0:00:19 2786373.0      2.96    2044.0       0.0                          
    0:00:19 2787309.0      2.96    2042.2       0.0                          
    0:00:19 2787885.0      2.96    2040.6       0.0                          
    0:00:19 2788461.0      2.96    2039.6       0.0                          
    0:00:19 2789604.0      2.96    2036.6       0.0                          
    0:00:19 2788956.0      2.96    2036.5       0.0                          
    0:00:19 2789676.0      2.96    2035.7       0.0                          
    0:00:19 2790108.0      2.96    2034.6       0.0                          
    0:00:19 2790684.0      2.96    2034.0       0.0                          
    0:00:19 2790972.0      2.96    2033.7       0.0                          
    0:00:20 2791692.0      2.96    2032.3       0.0                          
    0:00:20 2792268.0      2.96    2030.9       0.0                          
    0:00:20 2792844.0      2.96    2029.6       0.0                          
    0:00:20 2793492.0      2.96    2027.9       0.0                          
    0:00:20 2794284.0      2.96    2026.6       0.0                          
    0:00:20 2795148.0      2.96    2022.0       0.0                          
    0:00:20 2795364.0      2.96    2017.4       0.0                          
    0:00:20 2795364.0      2.96    2017.0       0.0                          
    0:00:20 2795364.0      2.96    2013.7       0.0                          
    0:00:20 2795940.0      2.96    2012.7       0.0                          
    0:00:20 2795868.0      2.96    2012.0       0.0                          
    0:00:20 2796516.0      2.96    2011.4       0.0                          
    0:00:20 2796948.0      2.96    2008.7       0.0                          
    0:00:20 2797524.0      2.96    2007.8       0.0                          
    0:00:20 2797524.0      2.96    2007.8       0.0                          
    0:00:20 2797812.0      2.96    2005.7       0.0                          
    0:00:20 2797956.0      2.96    2005.5       0.0                          
    0:00:20 2797884.0      2.96    2005.1       0.0                          
    0:00:20 2797884.0      2.96    2003.1       0.0                          
    0:00:20 2797740.0      2.96    2003.1       0.0                          
    0:00:20 2798172.0      2.96    2002.4       0.0                          
    0:00:21 2798604.0      2.96    2001.7       0.0                          
    0:00:21 2798100.0      2.96    2001.4       0.0                          
    0:00:21 2797812.0      2.96    2001.2       0.0                          
    0:00:21 2797740.0      2.96    2001.0       0.0                          
    0:00:21 2798028.0      2.96    2000.7       0.0                          
    0:00:21 2798172.0      2.96    2000.7       0.0                          
    0:00:21 2798604.0      2.96    2000.5       0.0                          
    0:00:21 2799252.0      2.96    2000.4       0.0                          
    0:00:21 2799540.0      2.96    1997.6       0.0                          
    0:00:21 2799756.0      2.96    1998.6       0.0                          
    0:00:21 2799900.0      2.96    1998.5       0.0                          
    0:00:21 2799756.0      2.96    1998.5       0.0                          
    0:00:21 2799180.0      2.96    1998.5       0.0                          
    0:00:22 2798748.0      2.96    1997.1       0.0                          
    0:00:22 2798532.0      2.96    1994.3       0.0                          
    0:00:22 2798928.0      2.96    1993.4       0.0                          
    0:00:22 2798640.0      2.96    1989.1       0.0                          
    0:00:22 2798712.0      2.96    1982.6       0.0                          
    0:00:22 2799504.0      2.96    1975.2       0.0                          
    0:00:22 2799864.0      2.96    1973.8       0.0                          
    0:00:22 2800152.0      2.96    1973.1       0.0                          
    0:00:22 2799864.0      2.96    1973.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22 2799864.0      2.96    1973.0       0.0                          
    0:00:22 2799864.0      2.96    1973.0       0.0                          
    0:00:23 2768544.0      2.96    1992.6       0.0                          
    0:00:23 2760552.0      2.96    1990.0       0.0                          
    0:00:23 2753928.0      2.96    1988.9       0.0                          
    0:00:24 2749680.0      2.96    1987.8       0.0                          
    0:00:24 2748240.0      2.96    1987.8       0.0                          
    0:00:24 2748240.0      2.96    1987.8       0.0                          
    0:00:24 2748240.0      2.96    1987.8       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.96    1988.2       0.0                          
    0:00:24 2741400.0      2.95    1991.6       0.0 TX/CTRL/state_reg[3]/D   
    0:00:24 2741976.0      2.94    2008.9       0.0 TX/CTRL/state_reg[1]/D   
    0:00:24 2741904.0      2.94    2008.9       0.0                          
    0:00:24 2740464.0      2.94    2008.9       0.0                          
    0:00:24 2739960.0      2.94    2008.7       0.0                          
    0:00:24 2739672.0      2.94    2008.7       0.0                          
    0:00:24 2740032.0      2.94    2008.7       0.0                          
    0:00:24 2740248.0      2.94    2007.7       0.0                          
    0:00:24 2740464.0      2.94    2004.7       0.0                          
    0:00:24 2740824.0      2.94    2004.4       0.0                          
    0:00:25 2741472.0      2.94    1984.3       0.0                          
    0:00:25 2741760.0      2.94    1983.2       0.0                          
    0:00:25 2742192.0      2.94    1983.0       0.0                          
    0:00:25 2742192.0      2.94    1981.6       0.0                          
    0:00:25 2742480.0      2.94    1980.8       0.0                          
    0:00:25 2742912.0      2.94    1980.2       0.0                          
    0:00:25 2743128.0      2.94    1979.8       0.0                          
    0:00:25 2743704.0      2.94    1979.3       0.0                          
    0:00:25 2743992.0      2.94    1978.9       0.0                          
    0:00:25 2744424.0      2.94    1978.3       0.0                          
    0:00:25 2744856.0      2.94    1977.7       0.0                          
    0:00:25 2745288.0      2.94    1977.0       0.0                          
    0:00:25 2745432.0      2.94    1976.8       0.0                          
    0:00:25 2745360.0      2.94    1976.6       0.0                          
    0:00:25 2745360.0      2.94    1976.5       0.0                          
    0:00:25 2745648.0      2.94    1976.3       0.0                          
    0:00:25 2745792.0      2.94    1976.0       0.0                          
    0:00:26 2745936.0      2.94    1975.8       0.0                          
    0:00:26 2745936.0      2.94    1975.6       0.0                          
    0:00:26 2746224.0      2.94    1954.8       0.0                          
    0:00:26 2746440.0      2.94    1954.5       0.0                          
    0:00:26 2746224.0      2.94    1953.9       0.0                          
    0:00:26 2746944.0      2.94    1953.6       0.0                          
    0:00:26 2747088.0      2.94    1950.7       0.0                          
    0:00:27 2747448.0      2.94    1949.0       0.0                          
    0:00:27 2747592.0      2.94    1948.9       0.0                          
    0:00:27 2747592.0      2.94    1948.8       0.0                          
    0:00:27 2747808.0      2.93    1946.8       0.0                          
    0:00:27 2748960.0      2.93    1946.3       0.0 TX/CTRL/state_reg[1]/D   
    0:00:27 2748816.0      2.93    1946.3       0.0 TX/CTRL/state_reg[1]/D   
    0:00:27 2749176.0      2.93    1946.3       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/top_level_cdl.rep
report_area >> reports/top_level_cdl.rep
report_power -hier >> reports/top_level_cdl.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/top_level_cdl.v"
Writing verilog file '/home/ecegrid/a/mg78/ece337/CDL/mapped/top_level_cdl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Thu Apr 29 02:17:33 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     31
    Unconnected ports (LINT-28)                                    31

Cells                                                              30
    Connected to power or ground (LINT-32)                         24
    Nets connected to multiple pins on same cell (LINT-33)          6
--------------------------------------------------------------------------------

Warning: In design 'data_buffer', port 'rx_packet_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', port 'rx_packet_data[0]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_eop', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'rx_eop', port 'n_rst' is not connected to any nets. (LINT-28)
Warning: In design 'rx_eop', port 'd_edge' is not connected to any nets. (LINT-28)
Warning: In design 'rx_eop', port 'shift_en' is not connected to any nets. (LINT-28)
Warning: In design 'rx_decoder', port 'eop' is not connected to any nets. (LINT-28)
Warning: In design 'rx_decoder', port 'd_edge' is not connected to any nets. (LINT-28)
Warning: In design 'rx_timer', port 'rx_transfer_active' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'shift_enable' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[6]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[5]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[4]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[3]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[2]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'rx_rcu_usb', port 'buff_ocp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW01_sub_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW01_sub_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW_cmp_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW_cmp_1', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW_cmp_1', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW_cmp_1', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW01_sub_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer_DW01_sub_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'data_buffer', a pin on submodule 'sub_91' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'data_buffer', a pin on submodule 'lt_87' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'data_buffer', a pin on submodule 'lt_87' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'data_buffer', a pin on submodule 'lt_87' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 0. 
Warning: In design 'data_buffer', a pin on submodule 'sub_88' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'rx_timer', a pin on submodule 'CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'CLK' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'bitc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'rx_timer', a pin on submodule 'bitc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'bitc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'rx_timer', a pin on submodule 'bitc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'data_buffer', the same net is connected to more than one pin on submodule 'lt_87'. (LINT-33)
   Net 'n2' is connected to pins 'TC', 'GE_GT_EQ''.
Warning: In design 'rx_timer', the same net is connected to more than one pin on submodule 'CLK'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'rx_timer', the same net is connected to more than one pin on submodule 'bitc'. (LINT-33)
   Net 'byte_recieved' is connected to pins 'clear', 'rollover_flag''.
Warning: In design 'rx_timer', the same net is connected to more than one pin on submodule 'bitc'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'tx_timer', the same net is connected to more than one pin on submodule 'A'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'tx_timer', the same net is connected to more than one pin on submodule 'B'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
quit

Thank you...
Done


