read -sv run_verilog_mid/adder_32b_12_83_b2b0f1789372bfaa835c02fe4c479f32.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_83_b2b0f1789372bfaa835c02fe4c479f32_yosys.v
