

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Wed Dec 20 21:42:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       26|       26|        19|          4|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      85|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      13|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     120|    -|
|Register         |        -|     -|     272|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|     250|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_64_1_1_U224  |mux_32_64_1_1  |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  13|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_105_p2  |         +|   0|  0|  10|           2|           1|
    |icmp_ln8_fu_99_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    |xor_ln9_fu_127_p2  |       xor|   0|  0|  65|          64|          65|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  85|          69|          70|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6              |   9|          2|    2|          4|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |i_fu_48                           |   9|          2|    2|          4|
    |sum_fu_44                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 120|         27|  140|        283|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_48                           |   2|   0|    2|          0|
    |icmp_ln8_reg_170                  |   1|   0|    1|          0|
    |sum_fu_44                         |  64|   0|   64|          0|
    |tmp_3_reg_184                     |  64|   0|   64|          0|
    |xor_ln9_reg_174                   |  64|   0|   64|          0|
    |icmp_ln8_reg_170                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 272|  32|  209|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6768_p_din0       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6768_p_din1       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6768_p_opcode     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6768_p_dout0      |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6768_p_ce         |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6788_p_din0       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6788_p_din1       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6788_p_dout0      |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_6788_p_ce         |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_8_1|  return value|
|activations3_0_8_reload  |   in|   64|     ap_none|           activations3_0_8_reload|        scalar|
|activations3_1_8_reload  |   in|   64|     ap_none|           activations3_1_8_reload|        scalar|
|activations3_2_8_reload  |   in|   64|     ap_none|           activations3_2_8_reload|        scalar|
|sum_out                  |  out|   64|      ap_vld|                           sum_out|       pointer|
|sum_out_ap_vld           |  out|    1|      ap_vld|                           sum_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

