# TCL File Generated by Component Editor 18.1
# Mon Mar 24 16:19:37 ICT 2025
# DO NOT MODIFY


# 
# blake2s "blake2s" v1.0
#  2025.03.24.16:19:37
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module blake2s
# 
set_module_property DESCRIPTION ""
set_module_property NAME blake2s
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME blake2s
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL blake2s
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file blake2s.v VERILOG PATH D:/DesLab/2_Blake2s/Code/blake2s.v TOP_LEVEL_FILE
add_fileset_file blake2s_core.v VERILOG PATH D:/DesLab/2_Blake2s/Code/blake2s_core.v
add_fileset_file blake2s_G.v VERILOG PATH D:/DesLab/2_Blake2s/Code/blake2s_G.v
add_fileset_file blake2s_m_select.v VERILOG PATH D:/DesLab/2_Blake2s/Code/blake2s_m_select.v


# 
# parameters
# 
add_parameter ADDR_NAME0 STD_LOGIC_VECTOR 0
set_parameter_property ADDR_NAME0 DEFAULT_VALUE 0
set_parameter_property ADDR_NAME0 DISPLAY_NAME ADDR_NAME0
set_parameter_property ADDR_NAME0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_NAME0 UNITS None
set_parameter_property ADDR_NAME0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_NAME0 HDL_PARAMETER true
add_parameter ADDR_NAME1 STD_LOGIC_VECTOR 1
set_parameter_property ADDR_NAME1 DEFAULT_VALUE 1
set_parameter_property ADDR_NAME1 DISPLAY_NAME ADDR_NAME1
set_parameter_property ADDR_NAME1 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_NAME1 UNITS None
set_parameter_property ADDR_NAME1 ALLOWED_RANGES 0:511
set_parameter_property ADDR_NAME1 HDL_PARAMETER true
add_parameter ADDR_VERSION STD_LOGIC_VECTOR 2
set_parameter_property ADDR_VERSION DEFAULT_VALUE 2
set_parameter_property ADDR_VERSION DISPLAY_NAME ADDR_VERSION
set_parameter_property ADDR_VERSION TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_VERSION UNITS None
set_parameter_property ADDR_VERSION ALLOWED_RANGES 0:511
set_parameter_property ADDR_VERSION HDL_PARAMETER true
add_parameter ADDR_CTRL STD_LOGIC_VECTOR 8
set_parameter_property ADDR_CTRL DEFAULT_VALUE 8
set_parameter_property ADDR_CTRL DISPLAY_NAME ADDR_CTRL
set_parameter_property ADDR_CTRL TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_CTRL UNITS None
set_parameter_property ADDR_CTRL ALLOWED_RANGES 0:511
set_parameter_property ADDR_CTRL HDL_PARAMETER true
add_parameter CTRL_INIT_BIT INTEGER 0
set_parameter_property CTRL_INIT_BIT DEFAULT_VALUE 0
set_parameter_property CTRL_INIT_BIT DISPLAY_NAME CTRL_INIT_BIT
set_parameter_property CTRL_INIT_BIT TYPE INTEGER
set_parameter_property CTRL_INIT_BIT UNITS None
set_parameter_property CTRL_INIT_BIT HDL_PARAMETER true
add_parameter CTRL_UPDATE_BIT INTEGER 1
set_parameter_property CTRL_UPDATE_BIT DEFAULT_VALUE 1
set_parameter_property CTRL_UPDATE_BIT DISPLAY_NAME CTRL_UPDATE_BIT
set_parameter_property CTRL_UPDATE_BIT TYPE INTEGER
set_parameter_property CTRL_UPDATE_BIT UNITS None
set_parameter_property CTRL_UPDATE_BIT HDL_PARAMETER true
add_parameter CTRL_FINISH_BIT INTEGER 2
set_parameter_property CTRL_FINISH_BIT DEFAULT_VALUE 2
set_parameter_property CTRL_FINISH_BIT DISPLAY_NAME CTRL_FINISH_BIT
set_parameter_property CTRL_FINISH_BIT TYPE INTEGER
set_parameter_property CTRL_FINISH_BIT UNITS None
set_parameter_property CTRL_FINISH_BIT HDL_PARAMETER true
add_parameter ADDR_STATUS STD_LOGIC_VECTOR 9
set_parameter_property ADDR_STATUS DEFAULT_VALUE 9
set_parameter_property ADDR_STATUS DISPLAY_NAME ADDR_STATUS
set_parameter_property ADDR_STATUS TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_STATUS UNITS None
set_parameter_property ADDR_STATUS ALLOWED_RANGES 0:511
set_parameter_property ADDR_STATUS HDL_PARAMETER true
add_parameter STATUS_READY_BIT INTEGER 0
set_parameter_property STATUS_READY_BIT DEFAULT_VALUE 0
set_parameter_property STATUS_READY_BIT DISPLAY_NAME STATUS_READY_BIT
set_parameter_property STATUS_READY_BIT TYPE INTEGER
set_parameter_property STATUS_READY_BIT UNITS None
set_parameter_property STATUS_READY_BIT HDL_PARAMETER true
add_parameter ADDR_BLOCKLEN STD_LOGIC_VECTOR 10
set_parameter_property ADDR_BLOCKLEN DEFAULT_VALUE 10
set_parameter_property ADDR_BLOCKLEN DISPLAY_NAME ADDR_BLOCKLEN
set_parameter_property ADDR_BLOCKLEN TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_BLOCKLEN UNITS None
set_parameter_property ADDR_BLOCKLEN ALLOWED_RANGES 0:511
set_parameter_property ADDR_BLOCKLEN HDL_PARAMETER true
add_parameter ADDR_BLOCK0 STD_LOGIC_VECTOR 16
set_parameter_property ADDR_BLOCK0 DEFAULT_VALUE 16
set_parameter_property ADDR_BLOCK0 DISPLAY_NAME ADDR_BLOCK0
set_parameter_property ADDR_BLOCK0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_BLOCK0 UNITS None
set_parameter_property ADDR_BLOCK0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_BLOCK0 HDL_PARAMETER true
add_parameter ADDR_BLOCK15 STD_LOGIC_VECTOR 31
set_parameter_property ADDR_BLOCK15 DEFAULT_VALUE 31
set_parameter_property ADDR_BLOCK15 DISPLAY_NAME ADDR_BLOCK15
set_parameter_property ADDR_BLOCK15 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_BLOCK15 UNITS None
set_parameter_property ADDR_BLOCK15 ALLOWED_RANGES 0:511
set_parameter_property ADDR_BLOCK15 HDL_PARAMETER true
add_parameter ADDR_DIGEST0 STD_LOGIC_VECTOR 64
set_parameter_property ADDR_DIGEST0 DEFAULT_VALUE 64
set_parameter_property ADDR_DIGEST0 DISPLAY_NAME ADDR_DIGEST0
set_parameter_property ADDR_DIGEST0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_DIGEST0 UNITS None
set_parameter_property ADDR_DIGEST0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_DIGEST0 HDL_PARAMETER true
add_parameter ADDR_DIGEST7 STD_LOGIC_VECTOR 71
set_parameter_property ADDR_DIGEST7 DEFAULT_VALUE 71
set_parameter_property ADDR_DIGEST7 DISPLAY_NAME ADDR_DIGEST7
set_parameter_property ADDR_DIGEST7 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_DIGEST7 UNITS None
set_parameter_property ADDR_DIGEST7 ALLOWED_RANGES 0:511
set_parameter_property ADDR_DIGEST7 HDL_PARAMETER true
add_parameter CORE_NAME0 STD_LOGIC_VECTOR 1651269995
set_parameter_property CORE_NAME0 DEFAULT_VALUE 1651269995
set_parameter_property CORE_NAME0 DISPLAY_NAME CORE_NAME0
set_parameter_property CORE_NAME0 TYPE STD_LOGIC_VECTOR
set_parameter_property CORE_NAME0 UNITS None
set_parameter_property CORE_NAME0 ALLOWED_RANGES 0:17179869183
set_parameter_property CORE_NAME0 HDL_PARAMETER true
add_parameter CORE_NAME1 STD_LOGIC_VECTOR 1697805088
set_parameter_property CORE_NAME1 DEFAULT_VALUE 1697805088
set_parameter_property CORE_NAME1 DISPLAY_NAME CORE_NAME1
set_parameter_property CORE_NAME1 TYPE STD_LOGIC_VECTOR
set_parameter_property CORE_NAME1 UNITS None
set_parameter_property CORE_NAME1 ALLOWED_RANGES 0:17179869183
set_parameter_property CORE_NAME1 HDL_PARAMETER true
add_parameter CORE_VERSION STD_LOGIC_VECTOR 808335408
set_parameter_property CORE_VERSION DEFAULT_VALUE 808335408
set_parameter_property CORE_VERSION DISPLAY_NAME CORE_VERSION
set_parameter_property CORE_VERSION TYPE STD_LOGIC_VECTOR
set_parameter_property CORE_VERSION UNITS None
set_parameter_property CORE_VERSION ALLOWED_RANGES 0:17179869183
set_parameter_property CORE_VERSION HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 cs chipselect Input 1
add_interface_port avalon_slave_0 we write Input 1
add_interface_port avalon_slave_0 address address Input 8
add_interface_port avalon_slave_0 write_data writedata Input 32
add_interface_port avalon_slave_0 read_data readdata Output 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_n reset_n Input 1

