Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 27 15:56:48 2021
| Host         : HP-Omen-Guille running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/leds_controller_timing_synth.rpt
| Design       : leds_controller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 3.580ns (81.740%)  route 0.800ns (18.260%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     3.188 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/P[18]
                         net (fo=2, unplaced)         0.800     3.988    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0_n_87
                         LUT2 (Prop_lut2_I0_O)        0.124     4.112 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1[3]_i_4/O
                         net (fo=1, unplaced)         0.000     4.112    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.662 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.662    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.776 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.890    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.004    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.118    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.353 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.353    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/tmp_product[20]
                         FDRE                                         r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     8.924    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/ap_clk
                         FDRE                                         r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_D)       -0.031     8.858    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  3.505    




