#include "dw_ddr.h"
h9tcnnn8ldmmpr_2gbit_800_freq400_cl5_bl8()
{
// configuration for h9tcnnn8ldmmpr_2gbit_800, frequency is 400, 
// cl is 5, bl is 8, cs is 2 
REG_WRITE(DDR_BASE_ADDR + 0x0, 0x00000500);
REG_WRITE(DDR_BASE_ADDR + 0x8, 0x00000028);
REG_WRITE(DDR_BASE_ADDR + 0xc, 0x00013880);
REG_WRITE(DDR_BASE_ADDR + 0x10, 0x00000190);
REG_WRITE(DDR_BASE_ADDR + 0x14, 0x00000fa0);
REG_WRITE(DDR_BASE_ADDR + 0x18, 0x00000050);
REG_WRITE(DDR_BASE_ADDR + 0x1c, 0x000000c8);
REG_WRITE(DDR_BASE_ADDR + 0x20, 0x0202020a);
REG_WRITE(DDR_BASE_ADDR + 0x24, 0x03111a04);
REG_WRITE(DDR_BASE_ADDR + 0x28, 0x05050308);
REG_WRITE(DDR_BASE_ADDR + 0x2c, 0x03006d60);
REG_WRITE(DDR_BASE_ADDR + 0x30, 0x01000006);
REG_WRITE(DDR_BASE_ADDR + 0x34, 0x0e060801);
REG_WRITE(DDR_BASE_ADDR + 0x38, 0x09140302);
REG_WRITE(DDR_BASE_ADDR + 0x40, 0x00003401);
REG_WRITE(DDR_BASE_ADDR + 0x44, 0x00000610);
REG_WRITE(DDR_BASE_ADDR + 0x48, 0x000a0003);
REG_WRITE(DDR_BASE_ADDR + 0x4c, 0x00380038);
REG_WRITE(DDR_BASE_ADDR + 0x50, 0x00010000);
REG_WRITE(DDR_BASE_ADDR + 0x54, 0x00020200);
REG_WRITE(DDR_BASE_ADDR + 0x74, 0x02000000);
REG_WRITE(DDR_BASE_ADDR + 0x78, 0x00830000);
REG_WRITE(DDR_BASE_ADDR + 0x7c, 0x00000003);
REG_WRITE(DDR_BASE_ADDR + 0x80, 0x00000001);
REG_WRITE(DDR_BASE_ADDR + 0x88, 0x00030083);
REG_WRITE(DDR_BASE_ADDR + 0x8c, 0x00010000);
REG_WRITE(DDR_BASE_ADDR + 0x94, 0x01010000);
REG_WRITE(DDR_BASE_ADDR + 0xa4, 0x00900190);
REG_WRITE(DDR_BASE_ADDR + 0xa8, 0x02000024);
REG_WRITE(DDR_BASE_ADDR + 0xac, 0x00140000);
REG_WRITE(DDR_BASE_ADDR + 0xb0, 0x00000100);
REG_WRITE(DDR_BASE_ADDR + 0xb4, 0xffff0a00);
REG_WRITE(DDR_BASE_ADDR + 0xb8, 0x01010101);
REG_WRITE(DDR_BASE_ADDR + 0xbc, 0x01010101);
REG_WRITE(DDR_BASE_ADDR + 0xc0, 0x00000301);
REG_WRITE(DDR_BASE_ADDR + 0xc4, 0x01000c03);
REG_WRITE(DDR_BASE_ADDR + 0xcc, 0x00000100);
REG_WRITE(DDR_BASE_ADDR + 0x104, 0x02020101);
REG_WRITE(DDR_BASE_ADDR + 0x10c, 0x01000201);
REG_WRITE(DDR_BASE_ADDR + 0x110, 0x00000100);
REG_WRITE(DDR_BASE_ADDR + 0x114, 0x00000103);
REG_WRITE(DDR_BASE_ADDR + 0x120, 0x281a0000);
REG_WRITE(DDR_BASE_ADDR + 0x12c, 0x00010001);
REG_WRITE(DDR_BASE_ADDR + 0x130, 0x00010001);
REG_WRITE(DDR_BASE_ADDR + 0x144, 0x001c1c00);
REG_WRITE(DDR_BASE_ADDR + 0x148, 0x00000001);
REG_WRITE(DDR_BASE_ADDR + 0x154, 0x00011c1c);
REG_WRITE(DDR_BASE_ADDR + 0x160, 0x001c1c00);
REG_WRITE(DDR_BASE_ADDR + 0x164, 0x00000001);
REG_WRITE(DDR_BASE_ADDR + 0x170, 0x00011c1c);
REG_WRITE(DDR_BASE_ADDR + 0x174, 0x08085555);
REG_WRITE(DDR_BASE_ADDR + 0x180, 0x00000900);
REG_WRITE(DDR_BASE_ADDR + 0x184, 0x00061000);
REG_WRITE(DDR_BASE_ADDR + 0x188, 0x02000200);
REG_WRITE(DDR_BASE_ADDR + 0x18c, 0x02000200);
REG_WRITE(DDR_BASE_ADDR + 0x190, 0x00000610);
REG_WRITE(DDR_BASE_ADDR + 0x194, 0x00001e50);
REG_WRITE(DDR_BASE_ADDR + 0x198, 0x00020205);
REG_WRITE(DDR_BASE_ADDR + 0x19c, 0x03800001);
REG_WRITE(DDR_BASE_ADDR + 0x1a0, 0x00040703);
REG_WRITE(DDR_BASE_ADDR + 0x1a4, 0x0000000a);
REG_WRITE(DDR_BASE_ADDR + 0x1b0, 0x0010ffff);
REG_WRITE(DDR_BASE_ADDR + 0x1b4, 0x13070303);
REG_WRITE(DDR_BASE_ADDR + 0x1b8, 0x0000000f);
REG_WRITE(DDR_BASE_ADDR + 0x1d0, 0x00000204);
REG_WRITE(DDR_BASE_ADDR + 0x1dc, 0x00000001);
REG_WRITE(DDR_BASE_ADDR + 0x1e0, 0x00000040);
REG_WRITE(DDR_BASE_ADDR + 0x1e4, 0x01010200);
REG_WRITE(DDR_BASE_ADDR + 0x200, 0x26122612);
REG_WRITE(DDR_BASE_ADDR + 0x204, 0x26142614);
REG_WRITE(DDR_BASE_ADDR + 0x208, 0x61690071);
REG_WRITE(DDR_BASE_ADDR + 0x20c, 0x0012195d);
REG_WRITE(DDR_BASE_ADDR + 0x210, 0x20202020);
REG_WRITE(DDR_BASE_ADDR + 0x240, 0x26122612);
REG_WRITE(DDR_BASE_ADDR + 0x244, 0x26142614);
REG_WRITE(DDR_BASE_ADDR + 0x248, 0x61690071);
REG_WRITE(DDR_BASE_ADDR + 0x24c, 0x0012195d);
REG_WRITE(DDR_BASE_ADDR + 0x250, 0x20202020);
REG_WRITE(DDR_BASE_ADDR + 0x280, 0x26122612);
REG_WRITE(DDR_BASE_ADDR + 0x284, 0x26142614);
REG_WRITE(DDR_BASE_ADDR + 0x288, 0x61690071);
REG_WRITE(DDR_BASE_ADDR + 0x28c, 0x0012195d);
REG_WRITE(DDR_BASE_ADDR + 0x290, 0x20202020);
REG_WRITE(DDR_BASE_ADDR + 0x2c0, 0x26122612);
REG_WRITE(DDR_BASE_ADDR + 0x2c4, 0x26142614);
REG_WRITE(DDR_BASE_ADDR + 0x2c8, 0x61690071);
REG_WRITE(DDR_BASE_ADDR + 0x2cc, 0x0012195d);
REG_WRITE(DDR_BASE_ADDR + 0x2d0, 0x20202020);
REG_WRITE(DDR_BASE_ADDR + 0x300, 0x26122612);
REG_WRITE(DDR_BASE_ADDR + 0x304, 0x26142614);
REG_WRITE(DDR_BASE_ADDR + 0x308, 0x61690071);
REG_WRITE(DDR_BASE_ADDR + 0x30c, 0x0012195d);
REG_WRITE(DDR_BASE_ADDR + 0x310, 0x20202020);
REG_WRITE(DDR_BASE_ADDR + 0x344, 0x00006806);
REG_WRITE(DDR_BASE_ADDR + 0x348, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x34c, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x350, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x354, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x358, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x35c, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x360, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x364, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x368, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x36c, 0x7fff7fff);
REG_WRITE(DDR_BASE_ADDR + 0x370, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x374, 0x40004000);
REG_WRITE(DDR_BASE_ADDR + 0x378, 0x40004000);
}
