Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 25 16:00:01 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Controller_TEST_timing_summary_routed.rpt -pb Controller_TEST_timing_summary_routed.pb -rpx Controller_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.246        0.000                      0                  386        0.019        0.000                      0                  386        4.500        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.246        0.000                      0                  386        0.019        0.000                      0                  386        4.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.894ns (41.713%)  route 2.647ns (58.287%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.131 r  DUT/ENCODER_2/_carry__0/O[2]
                         net (fo=1, routed)           0.547     8.678    DUT/ENCODER_2/_carry__0_n_5
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.302     8.980 r  DUT/ENCODER_2/spins[7]_i_1__0/O
                         net (fo=2, routed)           0.648     9.628    DUT/ENCODER_2/spins[7]_i_1__0_n_0
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[7]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.047    14.874    DUT/ENCODER_2/spins_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.921ns (42.534%)  route 2.595ns (57.466%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.565     5.086    DUT/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  DUT/w_ready_enc1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  DUT/w_ready_enc1_reg/Q
                         net (fo=32, routed)          0.920     6.462    DUT/ENCODER_1/w_ready_enc1
    SLICE_X35Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.586 r  DUT/ENCODER_1/_carry_i_1/O
                         net (fo=1, routed)           0.332     6.918    DUT/ENCODER_1/spins[0]
    SLICE_X34Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.513 r  DUT/ENCODER_1/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.513    DUT/ENCODER_1/_carry_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  DUT/ENCODER_1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    DUT/ENCODER_1/_carry__0_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.953 r  DUT/ENCODER_1/_carry__1/O[1]
                         net (fo=1, routed)           0.810     8.764    DUT/ENCODER_1/_carry__1_n_6
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.306     9.070 r  DUT/ENCODER_1/spins[10]_i_1/O
                         net (fo=2, routed)           0.533     9.603    DUT/ENCODER_1/data[10]
    SLICE_X31Y50         FDRE                                         r  DUT/ENCODER_1/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  DUT/ENCODER_1/data_reg[10]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.067    14.854    DUT/ENCODER_1/data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.874ns (41.484%)  route 2.643ns (58.516%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.114 r  DUT/ENCODER_2/_carry__0/O[0]
                         net (fo=1, routed)           0.802     8.916    DUT/ENCODER_2/_carry__0_n_7
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.299     9.215 r  DUT/ENCODER_2/spins[5]_i_1__0/O
                         net (fo=2, routed)           0.390     9.605    DUT/ENCODER_2/spins[5]_i_1__0_n_0
    SLICE_X31Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.061    14.860    DUT/ENCODER_2/spins_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.721ns (37.658%)  route 2.849ns (62.342%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.953 r  DUT/ENCODER_2/_carry/O[3]
                         net (fo=1, routed)           0.866     8.819    DUT/ENCODER_2/_carry_n_4
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.306     9.125 r  DUT/ENCODER_2/spins[4]_i_1__0/O
                         net (fo=2, routed)           0.532     9.657    DUT/ENCODER_2/spins[4]_i_1__0_n_0
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_2/spins_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.446    14.787    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_2/spins_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.047    14.980    DUT/ENCODER_2/spins_reg[4]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 2.104ns (47.348%)  route 2.340ns (52.652%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  DUT/ENCODER_2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.006    DUT/ENCODER_2/_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.340 r  DUT/ENCODER_2/_carry__1/O[1]
                         net (fo=1, routed)           0.411     8.752    DUT/ENCODER_2/_carry__1_n_6
    SLICE_X33Y51         LUT5 (Prop_lut5_I1_O)        0.303     9.055 r  DUT/ENCODER_2/spins[10]_i_1__0/O
                         net (fo=2, routed)           0.476     9.531    DUT/ENCODER_2/spins[10]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  DUT/ENCODER_2/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  DUT/ENCODER_2/data_reg[10]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.067    14.854    DUT/ENCODER_2/data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.988ns (44.951%)  route 2.435ns (55.049%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  DUT/ENCODER_2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.006    DUT/ENCODER_2/_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.228 r  DUT/ENCODER_2/_carry__1/O[0]
                         net (fo=1, routed)           0.659     8.888    DUT/ENCODER_2/_carry__1_n_7
    SLICE_X33Y51         LUT5 (Prop_lut5_I1_O)        0.299     9.187 r  DUT/ENCODER_2/spins[9]_i_1__0/O
                         net (fo=2, routed)           0.323     9.510    DUT/ENCODER_2/spins[9]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  DUT/ENCODER_2/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  DUT/ENCODER_2/data_reg[9]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.081    14.840    DUT/ENCODER_2/data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.972ns (44.708%)  route 2.439ns (55.292%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  DUT/ENCODER_2/_carry__0/O[3]
                         net (fo=1, routed)           0.644     8.849    DUT/ENCODER_2/_carry__0_n_4
    SLICE_X33Y51         LUT5 (Prop_lut5_I1_O)        0.306     9.155 r  DUT/ENCODER_2/spins[8]_i_1__0/O
                         net (fo=2, routed)           0.343     9.498    DUT/ENCODER_2/spins[8]_i_1__0_n_0
    SLICE_X32Y50         FDRE                                         r  DUT/ENCODER_2/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  DUT/ENCODER_2/data_reg[8]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.058    14.863    DUT/ENCODER_2/data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.990ns (45.272%)  route 2.406ns (54.728%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.226 r  DUT/ENCODER_2/_carry__0/O[1]
                         net (fo=1, routed)           0.433     8.659    DUT/ENCODER_2/_carry__0_n_6
    SLICE_X30Y50         LUT5 (Prop_lut5_I1_O)        0.303     8.962 r  DUT/ENCODER_2/spins[6]_i_1__0/O
                         net (fo=2, routed)           0.521     9.483    DUT/ENCODER_2/spins[6]_i_1__0_n_0
    SLICE_X30Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.436    14.777    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  DUT/ENCODER_2/spins_reg[6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.045    14.876    DUT/ENCODER_2/spins_reg[6]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.874ns (41.979%)  route 2.590ns (58.021%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.891 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.001     7.892    DUT/ENCODER_2/_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.114 r  DUT/ENCODER_2/_carry__0/O[0]
                         net (fo=1, routed)           0.802     8.916    DUT/ENCODER_2/_carry__0_n_7
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.299     9.215 r  DUT/ENCODER_2/spins[5]_i_1__0/O
                         net (fo=2, routed)           0.336     9.551    DUT/ENCODER_2/spins[5]_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  DUT/ENCODER_2/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.446    14.787    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  DUT/ENCODER_2/data_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)       -0.058    14.969    DUT/ENCODER_2/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.721ns (38.856%)  route 2.708ns (61.144%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.566     5.087    DUT/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     5.565 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          0.790     6.355    DUT/ENCODER_2/w_ready_enc2
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.295     6.650 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.661     7.311    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.953 r  DUT/ENCODER_2/_carry/O[3]
                         net (fo=1, routed)           0.866     8.819    DUT/ENCODER_2/_carry_n_4
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.306     9.125 r  DUT/ENCODER_2/spins[4]_i_1__0/O
                         net (fo=2, routed)           0.391     9.516    DUT/ENCODER_2/spins[4]_i_1__0_n_0
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.446    14.787    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_2/data_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.061    14.966    DUT/ENCODER_2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.676%)  route 0.173ns (45.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  DUT/ENCODER_2/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DUT/ENCODER_2/data_reg[6]/Q
                         net (fo=1, routed)           0.173     1.782    DUT/ENCODER_2/data_reg_n_0_[6]
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  DUT/ENCODER_2/w_data_TX[10]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DUT/p_1_in[10]
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    DUT/w_data_TX_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/direc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/spins_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.511%)  route 0.241ns (56.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  DUT/ENCODER_1/direc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/ENCODER_1/direc_reg[1]/Q
                         net (fo=12, routed)          0.241     1.828    DUT/ENCODER_1/direc_reg_n_0_[1]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.873 r  DUT/ENCODER_1/spins[5]_i_1/O
                         net (fo=2, routed)           0.000     1.873    DUT/ENCODER_1/data[5]
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_1/spins_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.958    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_1/spins_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     1.801    DUT/ENCODER_1/spins_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.231ns (49.501%)  route 0.236ns (50.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  DUT/ENCODER_1/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/ENCODER_1/data_reg[2]/Q
                         net (fo=1, routed)           0.185     1.772    DUT/ENCODER_1/data_reg_n_0_[2]
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  DUT/ENCODER_1/w_data_TX[6]_i_2/O
                         net (fo=1, routed)           0.050     1.867    DUT/ENCODER_1/w_data_TX[6]_i_2_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.912 r  DUT/ENCODER_1/w_data_TX[6]_i_1/O
                         net (fo=1, routed)           0.000     1.912    DUT/p_1_in[6]
    SLICE_X31Y48         FDRE                                         r  DUT/w_data_TX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  DUT/w_data_TX_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.092     1.808    DUT/w_data_TX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DUT/SPI/data_controller_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.564     1.447    DUT/SPI/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  DUT/SPI/data_controller_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DUT/SPI/data_controller_o_reg[14]/Q
                         net (fo=1, routed)           0.054     1.642    DUT/data_controller_o[14]
    SLICE_X30Y47         FDRE                                         r  DUT/shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  DUT/shift_reg[14]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.076     1.536    DUT/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.530%)  route 0.297ns (61.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  DUT/ENCODER_1/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/ENCODER_1/data_reg[9]/Q
                         net (fo=1, routed)           0.297     1.883    DUT/ENCODER_2/w_data_TX_reg[13]
    SLICE_X31Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.928 r  DUT/ENCODER_2/w_data_TX[13]_i_1/O
                         net (fo=1, routed)           0.000     1.928    DUT/p_1_in[13]
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    DUT/w_data_TX_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/direc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/spins_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.792%)  route 0.293ns (61.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  DUT/ENCODER_1/direc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/ENCODER_1/direc_reg[1]/Q
                         net (fo=12, routed)          0.293     1.880    DUT/ENCODER_1/direc_reg_n_0_[1]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.925 r  DUT/ENCODER_1/spins[4]_i_1/O
                         net (fo=2, routed)           0.000     1.925    DUT/ENCODER_1/data[4]
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_1/spins_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.830     1.958    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DUT/ENCODER_1/spins_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.800    DUT/ENCODER_1/spins_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.518%)  route 0.310ns (62.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  DUT/ENCODER_2/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/ENCODER_2/data_reg[10]/Q
                         net (fo=1, routed)           0.310     1.896    DUT/ENCODER_2/data_reg_n_0_[10]
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.941 r  DUT/ENCODER_2/w_data_TX[14]_i_1/O
                         net (fo=1, routed)           0.000     1.941    DUT/p_1_in[14]
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  DUT/w_data_TX_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    DUT/w_data_TX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/spins_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.163%)  route 0.277ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.561     1.444    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  DUT/ENCODER_1/spins_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DUT/ENCODER_1/spins_reg[7]/Q
                         net (fo=4, routed)           0.165     1.751    DUT/ENCODER_1/spins_reg_n_0_[7]
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  DUT/ENCODER_1/spins[7]_i_1/O
                         net (fo=2, routed)           0.112     1.907    DUT/ENCODER_1/data[7]
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.960    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  DUT/ENCODER_1/data_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.046     1.762    DUT/ENCODER_1/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DUT/w_data_TX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.612%)  route 0.116ns (38.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.564     1.447    DUT/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  DUT/w_data_TX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DUT/w_data_TX_reg[3]/Q
                         net (fo=1, routed)           0.116     1.704    DUT/SPI/URECI/w_data_TX[3]
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  DUT/SPI/URECI/shift[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    DUT/SPI/URECI_n_18
    SLICE_X34Y47         FDRE                                         r  DUT/SPI/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.832     1.959    DUT/SPI/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  DUT/SPI/shift_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120     1.601    DUT/SPI/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DUT/SPI/cs_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/cs_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    DUT/SPI/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  DUT/SPI/cs_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/SPI/cs_index_reg[1]/Q
                         net (fo=18, routed)          0.102     1.689    DUT/SPI/cs_index_reg_n_0_[1]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  DUT/SPI/cs_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    DUT/SPI/cs_data[1]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  DUT/SPI/cs_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    DUT/SPI/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  DUT/SPI/cs_data_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.578    DUT/SPI/cs_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   DUT/ENCODER_1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   DUT/ENCODER_1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   DUT/ENCODER_1/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   DUT/ENCODER_1/data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   DUT/ENCODER_1/data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   DUT/ENCODER_1/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   DUT/ENCODER_1/data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   DUT/ENCODER_1/data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   DUT/ENCODER_1/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   DUT/ENCODER_1/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   DUT/ENCODER_1/data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   DUT/ENCODER_1/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   DUT/ENCODER_1/prevstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   DUT/ENCODER_2/spins_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   DUT/ENCODER_2/spins_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   DUT/ENCODER_2/spins_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   DUT/ENCODER_2/spins_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   DUT/SPI/URECI/FSM_sequential_state_reci_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   DUT/SPI/URECI/FSM_sequential_state_reci_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   DUT/ENCODER_1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   DUT/ENCODER_1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DUT/ENCODER_1/data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   DUT/ENCODER_1/data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   DUT/ENCODER_1/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   DUT/ENCODER_1/data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   DUT/ENCODER_1/data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   DUT/ENCODER_1/data_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   DUT/ENCODER_1/shift_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   DUT/ENCODER_1/shift_a_reg[1]/C



