<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>C_drain_IO_L1_out_wrapper_5_5_x1</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>280865</Best-caseLatency>
<Average-caseLatency>280865</Average-caseLatency>
<Worst-caseLatency>280865</Worst-caseLatency>
<Best-caseRealTimeLatency>0.936 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.936 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.936 ms</Worst-caseRealTimeLatency>
<Interval-min>280865</Interval-min>
<Interval-max>280865</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_1>
<TripCount>16</TripCount>
<Latency>280864</Latency>
<AbsoluteTimeLatency>936119</AbsoluteTimeLatency>
<IterationLatency>17554</IterationLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_2>
<TripCount>16</TripCount>
<Latency>17552</Latency>
<AbsoluteTimeLatency>58500</AbsoluteTimeLatency>
<IterationLatency>1097</IterationLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_3>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3466</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_4>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>426</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_5>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_5>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_4>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_3>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_6>
<TripCount>3</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>179</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_7>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_7>
<C_drain_IO_L1_out_wrapper_5_5_x1_loop_8>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_8>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_6>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_2>
</C_drain_IO_L1_out_wrapper_5_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>468</FF>
<LUT>638</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_5_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_6_x1274</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_5_5_x1273</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x1209_dout</name>
<Object>fifo_C_drain_PE_5_5_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x1209_empty_n</name>
<Object>fifo_C_drain_PE_5_5_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_5_5_x1209_read</name>
<Object>fifo_C_drain_PE_5_5_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
