digraph "CFG for '_Z9cudaisingPiPdS_' function" {
	label="CFG for '_Z9cudaisingPiPdS_' function";

	Node0x5b3d400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add nuw nsw i32 %4, %10\l  %13 = add i32 %5, %10\l  %14 = add i32 %13, -2\l  %15 = urem i32 %14, %10\l  %16 = mul nuw nsw i32 %15, %10\l  %17 = load double, double addrspace(1)* %1, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = add nsw i32 %12, -2\l  %19 = urem i32 %18, %10\l  %20 = add nuw nsw i32 %16, %19\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %24 = sitofp i32 %23 to double\l  %25 = fmul contract double %17, %24\l  %26 = fadd contract double %25, 0.000000e+00\l  %27 = getelementptr inbounds double, double addrspace(1)* %1, i64 1\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %29 = trunc i32 %12 to i16\l  %30 = add nsw i16 %29, -1\l  %31 = urem i16 %30, %9\l  %32 = zext i16 %31 to i32\l  %33 = add nuw nsw i32 %16, %32\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %37 = sitofp i32 %36 to double\l  %38 = fmul contract double %28, %37\l  %39 = fadd contract double %26, %38\l  %40 = getelementptr inbounds double, double addrspace(1)* %1, i64 2\l  %41 = load double, double addrspace(1)* %40, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %42 = trunc i32 %12 to i16\l  %43 = urem i16 %42, %9\l  %44 = zext i16 %43 to i32\l  %45 = add nuw nsw i32 %16, %44\l  %46 = zext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %46\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %49 = sitofp i32 %48 to double\l  %50 = fmul contract double %41, %49\l  %51 = fadd contract double %39, %50\l  %52 = getelementptr inbounds double, double addrspace(1)* %1, i64 3\l  %53 = load double, double addrspace(1)* %52, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %54 = trunc i32 %12 to i16\l  %55 = add nuw nsw i16 %54, 1\l  %56 = urem i16 %55, %9\l  %57 = zext i16 %56 to i32\l  %58 = add nuw nsw i32 %16, %57\l  %59 = zext i32 %58 to i64\l  %60 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %59\l  %61 = load i32, i32 addrspace(1)* %60, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %62 = sitofp i32 %61 to double\l  %63 = fmul contract double %53, %62\l  %64 = fadd contract double %51, %63\l  %65 = getelementptr inbounds double, double addrspace(1)* %1, i64 4\l  %66 = load double, double addrspace(1)* %65, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %67 = trunc i32 %12 to i16\l  %68 = add nuw nsw i16 %67, 2\l  %69 = urem i16 %68, %9\l  %70 = zext i16 %69 to i32\l  %71 = add nuw nsw i32 %16, %70\l  %72 = zext i32 %71 to i64\l  %73 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %72\l  %74 = load i32, i32 addrspace(1)* %73, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %75 = sitofp i32 %74 to double\l  %76 = fmul contract double %66, %75\l  %77 = fadd contract double %64, %76\l  %78 = add i32 %13, -1\l  %79 = urem i32 %78, %10\l  %80 = mul nuw nsw i32 %79, %10\l  %81 = getelementptr inbounds double, double addrspace(1)* %1, i64 5\l  %82 = load double, double addrspace(1)* %81, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %83 = add nuw nsw i32 %80, %19\l  %84 = zext i32 %83 to i64\l  %85 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %84\l  %86 = load i32, i32 addrspace(1)* %85, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %87 = sitofp i32 %86 to double\l  %88 = fmul contract double %82, %87\l  %89 = fadd contract double %77, %88\l  %90 = getelementptr inbounds double, double addrspace(1)* %1, i64 6\l  %91 = load double, double addrspace(1)* %90, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %92 = add nuw nsw i32 %80, %32\l  %93 = zext i32 %92 to i64\l  %94 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %93\l  %95 = load i32, i32 addrspace(1)* %94, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %96 = sitofp i32 %95 to double\l  %97 = fmul contract double %91, %96\l  %98 = fadd contract double %89, %97\l  %99 = getelementptr inbounds double, double addrspace(1)* %1, i64 7\l  %100 = load double, double addrspace(1)* %99, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %101 = add nuw nsw i32 %80, %44\l  %102 = zext i32 %101 to i64\l  %103 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %102\l  %104 = load i32, i32 addrspace(1)* %103, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %105 = sitofp i32 %104 to double\l  %106 = fmul contract double %100, %105\l  %107 = fadd contract double %98, %106\l  %108 = getelementptr inbounds double, double addrspace(1)* %1, i64 8\l  %109 = load double, double addrspace(1)* %108, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %110 = add nuw nsw i32 %80, %57\l  %111 = zext i32 %110 to i64\l  %112 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %111\l  %113 = load i32, i32 addrspace(1)* %112, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %114 = sitofp i32 %113 to double\l  %115 = fmul contract double %109, %114\l  %116 = fadd contract double %107, %115\l  %117 = getelementptr inbounds double, double addrspace(1)* %1, i64 9\l  %118 = load double, double addrspace(1)* %117, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %119 = add nuw nsw i32 %80, %70\l  %120 = zext i32 %119 to i64\l  %121 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %120\l  %122 = load i32, i32 addrspace(1)* %121, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %123 = sitofp i32 %122 to double\l  %124 = fmul contract double %118, %123\l  %125 = fadd contract double %116, %124\l  %126 = urem i32 %13, %10\l  %127 = mul nuw nsw i32 %126, %10\l  %128 = getelementptr inbounds double, double addrspace(1)* %1, i64 10\l  %129 = load double, double addrspace(1)* %128, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %130 = add nuw nsw i32 %127, %19\l  %131 = zext i32 %130 to i64\l  %132 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %131\l  %133 = load i32, i32 addrspace(1)* %132, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %134 = sitofp i32 %133 to double\l  %135 = fmul contract double %129, %134\l  %136 = fadd contract double %125, %135\l  %137 = getelementptr inbounds double, double addrspace(1)* %1, i64 11\l  %138 = load double, double addrspace(1)* %137, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %139 = add nuw nsw i32 %127, %32\l  %140 = zext i32 %139 to i64\l  %141 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %140\l  %142 = load i32, i32 addrspace(1)* %141, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %143 = sitofp i32 %142 to double\l  %144 = fmul contract double %138, %143\l  %145 = fadd contract double %136, %144\l  %146 = getelementptr inbounds double, double addrspace(1)* %1, i64 12\l  %147 = load double, double addrspace(1)* %146, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %148 = add nuw nsw i32 %127, %44\l  %149 = zext i32 %148 to i64\l  %150 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %149\l  %151 = load i32, i32 addrspace(1)* %150, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %152 = sitofp i32 %151 to double\l  %153 = fmul contract double %147, %152\l  %154 = fadd contract double %145, %153\l  %155 = getelementptr inbounds double, double addrspace(1)* %1, i64 13\l  %156 = load double, double addrspace(1)* %155, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %157 = add nuw nsw i32 %127, %57\l  %158 = zext i32 %157 to i64\l  %159 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %158\l  %160 = load i32, i32 addrspace(1)* %159, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %161 = sitofp i32 %160 to double\l  %162 = fmul contract double %156, %161\l  %163 = fadd contract double %154, %162\l  %164 = getelementptr inbounds double, double addrspace(1)* %1, i64 14\l  %165 = load double, double addrspace(1)* %164, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %166 = add nuw nsw i32 %127, %70\l  %167 = zext i32 %166 to i64\l  %168 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %167\l  %169 = load i32, i32 addrspace(1)* %168, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %170 = sitofp i32 %169 to double\l  %171 = fmul contract double %165, %170\l  %172 = fadd contract double %163, %171\l  %173 = add i32 %13, 1\l  %174 = urem i32 %173, %10\l  %175 = mul nuw nsw i32 %174, %10\l  %176 = getelementptr inbounds double, double addrspace(1)* %1, i64 15\l  %177 = load double, double addrspace(1)* %176, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %178 = add nuw nsw i32 %175, %19\l  %179 = zext i32 %178 to i64\l  %180 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %179\l  %181 = load i32, i32 addrspace(1)* %180, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %182 = sitofp i32 %181 to double\l  %183 = fmul contract double %177, %182\l  %184 = fadd contract double %172, %183\l  %185 = getelementptr inbounds double, double addrspace(1)* %1, i64 16\l  %186 = load double, double addrspace(1)* %185, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %187 = add nuw nsw i32 %175, %32\l  %188 = zext i32 %187 to i64\l  %189 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %188\l  %190 = load i32, i32 addrspace(1)* %189, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %191 = sitofp i32 %190 to double\l  %192 = fmul contract double %186, %191\l  %193 = fadd contract double %184, %192\l  %194 = getelementptr inbounds double, double addrspace(1)* %1, i64 17\l  %195 = load double, double addrspace(1)* %194, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %196 = add nuw nsw i32 %175, %44\l  %197 = zext i32 %196 to i64\l  %198 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %197\l  %199 = load i32, i32 addrspace(1)* %198, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %200 = sitofp i32 %199 to double\l  %201 = fmul contract double %195, %200\l  %202 = fadd contract double %193, %201\l  %203 = getelementptr inbounds double, double addrspace(1)* %1, i64 18\l  %204 = load double, double addrspace(1)* %203, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %205 = add nuw nsw i32 %175, %57\l  %206 = zext i32 %205 to i64\l  %207 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %206\l  %208 = load i32, i32 addrspace(1)* %207, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %209 = sitofp i32 %208 to double\l  %210 = fmul contract double %204, %209\l  %211 = fadd contract double %202, %210\l  %212 = getelementptr inbounds double, double addrspace(1)* %1, i64 19\l  %213 = load double, double addrspace(1)* %212, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %214 = add nuw nsw i32 %175, %70\l  %215 = zext i32 %214 to i64\l  %216 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %215\l  %217 = load i32, i32 addrspace(1)* %216, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %218 = sitofp i32 %217 to double\l  %219 = fmul contract double %213, %218\l  %220 = fadd contract double %211, %219\l  %221 = add i32 %13, 2\l  %222 = urem i32 %221, %10\l  %223 = mul nuw nsw i32 %222, %10\l  %224 = getelementptr inbounds double, double addrspace(1)* %1, i64 20\l  %225 = load double, double addrspace(1)* %224, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %226 = add nuw nsw i32 %223, %19\l  %227 = zext i32 %226 to i64\l  %228 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %227\l  %229 = load i32, i32 addrspace(1)* %228, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %230 = sitofp i32 %229 to double\l  %231 = fmul contract double %225, %230\l  %232 = fadd contract double %220, %231\l  %233 = getelementptr inbounds double, double addrspace(1)* %1, i64 21\l  %234 = load double, double addrspace(1)* %233, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %235 = add nuw nsw i32 %223, %32\l  %236 = zext i32 %235 to i64\l  %237 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %236\l  %238 = load i32, i32 addrspace(1)* %237, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %239 = sitofp i32 %238 to double\l  %240 = fmul contract double %234, %239\l  %241 = fadd contract double %232, %240\l  %242 = getelementptr inbounds double, double addrspace(1)* %1, i64 22\l  %243 = load double, double addrspace(1)* %242, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %244 = add nuw nsw i32 %223, %44\l  %245 = zext i32 %244 to i64\l  %246 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %245\l  %247 = load i32, i32 addrspace(1)* %246, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %248 = sitofp i32 %247 to double\l  %249 = fmul contract double %243, %248\l  %250 = fadd contract double %241, %249\l  %251 = getelementptr inbounds double, double addrspace(1)* %1, i64 23\l  %252 = load double, double addrspace(1)* %251, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %253 = add nuw nsw i32 %223, %57\l  %254 = zext i32 %253 to i64\l  %255 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %254\l  %256 = load i32, i32 addrspace(1)* %255, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %257 = sitofp i32 %256 to double\l  %258 = fmul contract double %252, %257\l  %259 = fadd contract double %250, %258\l  %260 = getelementptr inbounds double, double addrspace(1)* %1, i64 24\l  %261 = load double, double addrspace(1)* %260, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %262 = add nuw nsw i32 %223, %70\l  %263 = zext i32 %262 to i64\l  %264 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %263\l  %265 = load i32, i32 addrspace(1)* %264, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  %266 = sitofp i32 %265 to double\l  %267 = fmul contract double %261, %266\l  %268 = fadd contract double %259, %267\l  %269 = add i32 %11, %4\l  %270 = fcmp contract ogt double %268, 0x3EB0C6F7A0B5ED8D\l  br i1 %270, label %271, label %273\l|{<s0>T|<s1>F}}"];
	Node0x5b3d400:s0 -> Node0x5b3d780;
	Node0x5b3d400:s1 -> Node0x5b3d810;
	Node0x5b3d780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%271:\l271:                                              \l  %272 = sext i32 %269 to i64\l  br label %279\l}"];
	Node0x5b3d780 -> Node0x5b3d9c0;
	Node0x5b3d810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%273:\l273:                                              \l  %274 = fcmp contract olt double %268, 0xBEB0C6F7A0B5ED8D\l  %275 = sext i32 %269 to i64\l  br i1 %274, label %279, label %276\l|{<s0>T|<s1>F}}"];
	Node0x5b3d810:s0 -> Node0x5b3d9c0;
	Node0x5b3d810:s1 -> Node0x5b3db80;
	Node0x5b3db80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%276:\l276:                                              \l  %277 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %275\l  %278 = load i32, i32 addrspace(1)* %277, align 4, !tbaa !11,\l... !amdgpu.noclobber !6\l  br label %279\l}"];
	Node0x5b3db80 -> Node0x5b3d9c0;
	Node0x5b3d9c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%279:\l279:                                              \l  %280 = phi i64 [ %275, %276 ], [ %272, %271 ], [ %275, %273 ]\l  %281 = phi i32 [ %278, %276 ], [ 1, %271 ], [ -1, %273 ]\l  %282 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %280\l  store i32 %281, i32 addrspace(1)* %282, align 4, !tbaa !11\l  ret void\l}"];
}
