{"vcs1":{"timestamp_begin":1679261530.342462361, "rt":2.99, "ut":2.15, "st":0.32}}
{"vcselab":{"timestamp_begin":1679261533.364757276, "rt":0.86, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1679261534.246325460, "rt":1.55, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679261530.065387124}
{"VCS_COMP_START_TIME": 1679261530.065387124}
{"VCS_COMP_END_TIME": 1679261537.122578398}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 386016}}
{"stitch_vcselab": {"peak_mem": 230992}}
