5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (wait2.vcd) 2 -o (wait2.cdd) 2 -v (wait2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 wait2.v 10 31 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 14
3 1 main.u$0 "main.u$0" 0 wait2.v 14 20 1
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 b
2 4 15 10008 1 37 16 2 3
2 5 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 10001 0 1 1410 0 0 1 1 a
2 7 16 10008 1 37 16 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 c000f 1 0 21004 0 0 1 16 0 0
2 11 18 70007 1 1 1014 0 0 1 1 b
2 12 18 7000f 1 11 1018 10 11 1 18 0 1 0 1 0 0
2 13 18 10011 1 59 102a 12 0 1 18 0 1 0 0 0 0
2 14 18 17001a 1 0 21008 0 0 1 16 1 0
2 15 18 130013 0 1 1410 0 0 1 1 b
2 16 18 13001a 1 37 1a 14 15
2 17 19 50008 1 0 21008 0 0 1 16 1 0
2 18 19 10001 0 1 1410 0 0 1 1 a
2 19 19 10008 1 37 1a 17 18
4 19 0 0 0 19
4 16 0 19 19 18
4 13 0 16 0 18
4 9 0 13 0 17
4 7 0 9 9 16
4 4 11 7 7 15
3 1 main.u$1 "main.u$1" 0 wait2.v 22 29 1
