The following files were generated for 'chipscopeA' in directory
/home/ise/Desktop/APPSFPGA_MEM/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscopeA.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscopeA.cdc
   * chipscopeA.constraints/chipscopeA.ucf
   * chipscopeA.constraints/chipscopeA.xdc
   * chipscopeA.ncf
   * chipscopeA.ngc
   * chipscopeA.ucf
   * chipscopeA.vhd
   * chipscopeA.vho
   * chipscopeA.xdc
   * chipscopeA_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscopeA.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * chipscopeA.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscopeA.gise
   * chipscopeA.xise

Deliver Readme:
   Readme file for the IP.

   * chipscopeA_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscopeA_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

