Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 24 20:47:39 2017
| Host         : pc-dricompeng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.450        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.450        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.809ns (70.984%)  route 0.739ns (29.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    clk/count_reg[12]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.411    clk/count_reg[16]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.634 r  clk/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.634    clk/count_reg[20]_i_1_n_7
    SLICE_X28Y14         FDRE                                         r  clk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    clk/clockg
    SLICE_X28Y14         FDRE                                         r  clk/count_reg[20]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.062    15.084    clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 1.806ns (70.950%)  route 0.739ns (29.050%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    clk/count_reg[12]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.631 r  clk/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.631    clk/count_reg[16]_i_1_n_6
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[17]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.062    15.084    clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.785ns (70.708%)  route 0.739ns (29.292%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    clk/count_reg[12]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 r  clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.610    clk/count_reg[16]_i_1_n_4
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[19]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.062    15.084    clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.711ns (69.824%)  route 0.739ns (30.176%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    clk/count_reg[12]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.536 r  clk/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.536    clk/count_reg[16]_i_1_n_5
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[18]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.062    15.084    clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.695ns (69.625%)  route 0.739ns (30.375%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    clk/count_reg[12]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.520 r  clk/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.520    clk/count_reg[16]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.442    14.783    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[16]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.062    15.084    clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.692ns (69.588%)  route 0.739ns (30.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  clk/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.517    clk/count_reg[12]_i_1_n_6
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[13]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.062    15.085    clk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.671ns (69.323%)  route 0.739ns (30.677%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.496 r  clk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.496    clk/count_reg[12]_i_1_n_4
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[15]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.062    15.085    clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.597ns (68.351%)  route 0.739ns (31.649%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.422 r  clk/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.422    clk/count_reg[12]_i_1_n_5
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[14]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.062    15.085    clk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.581ns (68.133%)  route 0.739ns (31.867%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clk/count_reg[8]_i_1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.406 r  clk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.406    clk/count_reg[12]_i_1_n_7
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[12]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.062    15.085    clk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.578ns (68.092%)  route 0.739ns (31.908%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.564     5.085    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk/count_reg[1]/Q
                         net (fo=1, routed)           0.739     6.281    clk/count_reg_n_0_[1]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.955 r  clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    clk/count_reg[0]_i_1_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clk/count_reg[4]_i_1_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.403 r  clk/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.403    clk/count_reg[8]_i_1_n_6
    SLICE_X28Y11         FDRE                                         r  clk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockg (IN)
                         net (fo=0)                   0.000    10.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    clk/clockg
    SLICE_X28Y11         FDRE                                         r  clk/count_reg[9]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.062    15.086    clk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk/count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    clk/count_reg_n_0_[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  clk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.804    clk/count[0]_i_5_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  clk/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    clk/count_reg[0]_i_1_n_7
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk/count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.769    clk/count_reg_n_0_[3]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk/count_reg[0]_i_1_n_4
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    clk/clockg
    SLICE_X28Y9          FDRE                                         r  clk/count_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    clk/clockg
    SLICE_X28Y11         FDRE                                         r  clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk/count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.768    clk/count_reg_n_0_[11]
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clk/count_reg[8]_i_1_n_4
    SLICE_X28Y11         FDRE                                         r  clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    clk/clockg
    SLICE_X28Y11         FDRE                                         r  clk/count_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.442    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk/count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.760    clk/count_reg_n_0_[16]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  clk/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    clk/count_reg[16]_i_1_n_7
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.955    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[16]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    clk/clockg
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk/count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.762    clk/count_reg_n_0_[4]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  clk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    clk/count_reg[4]_i_1_n_7
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    clk/clockg
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[4]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.105     1.549    clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk/count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.761    clk/count_reg_n_0_[12]
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  clk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    clk/count_reg[12]_i_1_n_7
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[12]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    clk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk/count_reg[15]/Q
                         net (fo=1, routed)           0.209     1.793    clk/count_reg_n_0_[15]
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  clk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    clk/count_reg[12]_i_1_n_4
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    clk/clockg
    SLICE_X28Y12         FDRE                                         r  clk/count_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.442    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk/count_reg[19]/Q
                         net (fo=1, routed)           0.209     1.792    clk/count_reg_n_0_[19]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    clk/count_reg[16]_i_1_n_4
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.955    clk/clockg
    SLICE_X28Y13         FDRE                                         r  clk/count_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    clk/clockg
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk/count_reg[7]/Q
                         net (fo=1, routed)           0.209     1.794    clk/count_reg_n_0_[7]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    clk/count_reg[4]_i_1_n_4
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.958    clk/clockg
    SLICE_X28Y10         FDRE                                         r  clk/count_reg[7]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.105     1.549    clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.873%)  route 0.202ns (44.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.442    clk/clockg
    SLICE_X28Y14         FDRE                                         r  clk/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk/count_reg[20]/Q
                         net (fo=13, routed)          0.202     1.785    clk/an_OBUF[0]
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  clk/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    clk/count_reg[20]_i_1_n_7
    SLICE_X28Y14         FDRE                                         r  clk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockg (IN)
                         net (fo=0)                   0.000     0.000    clockg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockg_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.955    clk/clockg
    SLICE_X28Y14         FDRE                                         r  clk/count_reg[20]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockg }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clockg_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y9    clk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y11   clk/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y11   clk/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y12   clk/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y12   clk/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y12   clk/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y12   clk/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   clk/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   clk/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   clk/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   clk/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   clk/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   clk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y12   clk/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y12   clk/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y12   clk/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y12   clk/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    clk/count_reg[0]/C



