srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vivado/2018.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd" into library blk_mem_gen_v8_4_1 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_4_1_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_4_1_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_4_1_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_4_1_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_4_1 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_4_1 (VHDL-9006)
-- Analyzing VHDL file "/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/synth/blk_mem_gen_pkt.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity blk_mem_gen_pkt (VHDL-1012)
INFO: analyzing architecture blk_mem_gen_pkt_arch of entity blk_mem_gen_pkt (VHDL-9006)
Listing tops:
VHDL top: library:xil_defaultlib entity:blk_mem_gen_pkt arch:
VHDL top: library:xil_defaultlib entity:blk_mem_gen_pkt arch:
VHDL top: library:blk_mem_gen_v8_4_1 entity:blk_mem_gen_v8_4_1 arch:
VHDL top: library:blk_mem_gen_v8_4_1 entity:blk_mem_gen_v8_4_1 arch:
END of tops
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/synth/blk_mem_gen_pkt.vhd(59): INFO: executing blk_mem_gen_pkt(blk_mem_gen_pkt_arch) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(195313): INFO: executing \blk_mem_gen_v8_4_1(c_elaboration_dir="./",c_ctrl_ecc_algo="NONE",c_mem_type=1,c_algorithm=1,c_prim_type=1,c_init_file="blk_mem_gen_pkt.mem",c_rst_priority_a="CE",c_has_ena=0,c_write_mode_a="READ_FIRST",c_write_width_a=289,c_read_width_a=289,c_write_depth_a=4096,c_read_depth_a=4096,c_addra_width=12,c_rst_priority_b="CE",c_has_enb=0,c_write_width_b=289,c_read_width_b=289,c_write_depth_b=4096,c_read_depth_b=4096,c_addrb_width=12,c_sim_collision_check="ALL",c_count_36k_bram="32",c_count_18k_bram="1",c_est_power_summary="Estimated_Power_for_IP_____:_____165.576_mW")(1,7)(1,7)(1,2)(1,4)(1,18)(1,19)(1,1)(1,2)(1,1)(1,10)(1,2)(1,1)(1,11)(1,3)(1,2)(1,1)(1,43)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(193573): INFO: executing \blk_mem_gen_v8_4_1_synth(c_elaboration_dir="./",c_mem_type=1,c_algorithm=1,c_ctrl_ecc_algo="NONE",c_prim_type=1,c_init_file_name="no_coe_file_loaded",c_init_file="blk_mem_gen_pkt.mem",c_default_data="0",c_has_ena=0,c_write_mode_a="READ_FIRST",c_write_width_a=289,c_read_width_a=289,c_has_enb=0,c_write_width_b=289,c_read_width_b=289,c_sim_collision_check="ALL")(1,7)(1,7)(1,2)(1,4)(1,18)(1,19)(1,1)(1,4)(1,2)(1,1)(1,10)(1,2)(1,1)(1,11)(1,3)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(192425): INFO: executing \blk_mem_gen_top(c_sim_device="7SERIES",c_family="virtex6",c_xdevicefamily="virtex7",c_elaboration_dir="./",c_enable_32bit_address=0,c_use_bram_block=0,c_mem_type=1,c_byte_size=9,c_algorithm=1,c_algorithm_i=1,c_prim_type=1,c_prim_type_i=1,c_load_init_file=0,c_init_file_name="no_coe_file_loaded",c_use_default_data=0,c_default_data="0",c_rst_type="SYNC",c_has_rsta=0,c_rst_priority_a="CE",c_rstram_a=0,c_inita_val="0",c_ctrl_ecc_algo="NONE",c_has_ena=0,c_has_regcea=0,c_use_byte_wea=0,c_use_byte_wea_algo=0,c_use_byte_wea_i=0,c_wea_width=1,c_write_mode_a="READ_FIRST",c_write_width_a=289,c_read_width_a=289,c_write_depth_a=4096,c_read_depth_a=4096,c_addra_width=12,c_has_rstb=0,c_rst_priority_b="CE",c_rstram_b=0,c_initb_val="0",c_has_enb=0,c_has_regceb=0,c_use_byte_web=0,c_use_byte_web_algo=0,c_use_byte_web_i=0,c_web_width=1,c_write_mode_b="WRITE_FIRST",c_write_width_b=289,c_read_width_b=289,c_write_depth_b=4096,c_read_depth_b=4096,c_addrb_width=12,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0,c_has_injecterr=0,c_en_ecc_pipe=0,c_sim_collision_check="ALL",c_common_clk=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0)(1,7)(1,7)(1,7)(1,2)(1,18)(1,1)(1,4)(1,2)(1,1)(1,4)(1,10)(1,2)(1,1)(1,11)(1,3)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(4925): ERROR: failed to open VHDL file 'min_area_rfile.tmp' in mode 'r' (VHDL-1755)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(4927): ERROR: file 'return_file' is not open (VHDL-1756)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(186869): INFO: executing \blk_mem_input_block(c_family="virtex6",c_mem_type=1,c_has_rsta=0,c_rsta_width=1,c_has_ena=0,c_has_regcea=0,c_regcea_width=1,c_use_byte_wea=0,c_wea_width=1,c_wea_i_width=33,c_write_width_a=289,c_write_width_a_core=289,c_addra_width=12,c_addra_width_core=12,c_has_rstb=0,c_rstb_width=1,c_has_enb=0,c_has_regceb=0,c_regceb_width=1,c_use_byte_web=0,c_web_width=1,c_web_i_width=33,c_write_width_b=289,c_write_width_b_core=289,c_addrb_width=12,c_addrb_width_core=12,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages_a=0,c_mux_pipeline_stages_b=0,c_has_softecc_input_regs_a=0,c_use_ecc=0,c_use_softecc=0,c_has_injecterr=0)(1,7)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(193297): ERROR: generate condition is not constant (VHDL-1089)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(187650): INFO: executing \blk_mem_output_block(c_mem_type=1,c_write_width_a=289,c_read_width_a=289,c_read_width_b=289,c_read_width_a_core=289,c_read_width_b_core=289,c_addrb_width=12,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/synth/blk_mem_gen_pkt.vhd(237): ERROR: library name blk_mem_gen_v8_4_1 of instantiated unit conflicts with visible identifier (VHDL-1605)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(195313): INFO: executing blk_mem_gen_v8_4_1(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(193573): INFO: executing \blk_mem_gen_v8_4_1_synth(c_init_file_name="no_coe_file_loaded",c_init_file="no_mem_file_loaded",c_default_data="0",c_rst_priority_a="ce",c_write_width_a=9,c_read_width_a=9,c_write_depth_a=2048,c_read_depth_a=2048,c_addra_width=11,c_rst_priority_b="ce",c_write_width_b=9,c_read_width_b=9,c_write_depth_b=2048,c_read_depth_b=2048,c_addrb_width=11,c_sim_collision_check="none")(1,7)(1,7)(1,0)(1,12)(1,18)(1,18)(1,1)(1,4)(1,2)(1,1)(1,11)(1,2)(1,1)(1,11)(1,4)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(192425): INFO: executing \blk_mem_gen_top(c_sim_device="7SERIES",c_family="virtex6",c_xdevicefamily="virtex7",c_enable_32bit_address=0,c_use_bram_block=0,c_mem_type=2,c_byte_size=9,c_algorithm=0,c_algorithm_i=0,c_prim_type=3,c_prim_type_i=3,c_load_init_file=0,c_init_file_name="no_coe_file_loaded",c_use_default_data=0,c_default_data="0",c_rst_type="SYNC",c_has_rsta=0,c_rst_priority_a="ce",c_rstram_a=0,c_inita_val="0",c_ctrl_ecc_algo="NONE",c_has_ena=1,c_has_regcea=0,c_use_byte_wea=0,c_use_byte_wea_algo=0,c_use_byte_wea_i=0,c_wea_width=1,c_write_mode_a="WRITE_FIRST",c_write_width_a=9,c_read_width_a=9,c_write_depth_a=2048,c_read_depth_a=2048,c_addra_width=11,c_has_rstb=0,c_rst_priority_b="ce",c_rstram_b=0,c_initb_val="0",c_has_enb=1,c_has_regceb=0,c_use_byte_web=0,c_use_byte_web_algo=0,c_use_byte_web_i=0,c_web_width=1,c_write_mode_b="WRITE_FIRST",c_write_width_b=9,c_read_width_b=9,c_write_depth_b=2048,c_read_depth_b=2048,c_addrb_width=11,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0,c_has_injecterr=0,c_en_ecc_pipe=0,c_sim_collision_check="none",c_common_clk=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0)(1,7)(1,7)(1,7)(1,0)(1,18)(1,1)(1,4)(1,2)(1,1)(1,4)(1,11)(1,2)(1,1)(1,11)(1,4)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(4925): ERROR: failed to open VHDL file 'min_area_rfile.tmp' in mode 'r' (VHDL-1755)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(4927): ERROR: file 'return_file' is not open (VHDL-1756)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(186869): INFO: executing \blk_mem_input_block(c_family="virtex6",c_mem_type=2,c_has_rsta=0,c_rsta_width=1,c_has_ena=1,c_has_regcea=0,c_regcea_width=1,c_use_byte_wea=0,c_wea_width=1,c_wea_i_width=1,c_write_width_a=9,c_write_width_a_core=9,c_addra_width=11,c_addra_width_core=11,c_has_rstb=0,c_rstb_width=1,c_has_enb=1,c_has_regceb=0,c_regceb_width=1,c_use_byte_web=0,c_web_width=1,c_web_i_width=1,c_write_width_b=9,c_write_width_b_core=9,c_addrb_width=11,c_addrb_width_core=11,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages_a=0,c_mux_pipeline_stages_b=0,c_has_softecc_input_regs_a=0,c_use_ecc=0,c_use_softecc=0,c_has_injecterr=0)(1,7)\(xilinx) (VHDL-1067)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(193297): ERROR: generate condition is not constant (VHDL-1089)
/home/jkchoi/Documents/git/timing_analysis/timing_analysis.srcs/sources_1/ip/blk_mem_gen_pkt/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd(187650): INFO: executing \blk_mem_output_block(c_mem_type=2,c_write_width_a=9,c_read_width_a=9,c_read_width_b=9,c_read_width_a_core=9,c_read_width_b_core=9,c_addrb_width=11,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0)\(xilinx) (VHDL-1067)
srcscan exits with return value 0
