#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 25 13:21:56 2022
# Process ID: 4000
# Current directory: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1296 C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.xpr
# Log file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/vivado.log
# Journal file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial'
INFO: [Project 1-313] Project file moved from 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Polynomial/polynomial' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 862.406 ; gain = 223.668
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:polynomial_ip:1.0 - polynomial_ip_0
Successfully read diagram <design_acc> from BD file <C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 990.301 ; gain = 11.688
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {10}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
Wrote  : <C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ui/bd_a14170c0.ui> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'design_acc_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_acc_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1261.418 ; gain = 159.062
catch { config_ip_cache -export [get_ips -all design_acc_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 {design_acc_processing_system7_0_0_synth_1 design_acc_polynomial_ip_0_0_synth_1 design_acc_rst_ps7_0_100M_0_synth_1 design_acc_auto_pc_0_synth_1}
[Sat Jun 25 14:06:54 2022] Launched design_acc_processing_system7_0_0_synth_1, design_acc_polynomial_ip_0_0_synth_1, design_acc_rst_ps7_0_100M_0_synth_1, design_acc_auto_pc_0_synth_1...
Run output will be captured here:
design_acc_processing_system7_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_processing_system7_0_0_synth_1/runme.log
design_acc_polynomial_ip_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
design_acc_rst_ps7_0_100M_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_rst_ps7_0_100M_0_synth_1/runme.log
design_acc_auto_pc_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 14:09:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 14:10:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_polynomial_ip_0_0, cache-ID = 524afa22cac1a200; cache size = 4.532 MB.
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 4.532 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 14:26:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 14:27:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 3.886 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 design_acc_polynomial_ip_0_0_synth_1
[Sat Jun 25 14:30:40 2022] Launched design_acc_polynomial_ip_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 14:31:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 14:32:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 14:33:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_polynomial_ip_0_0, cache-ID = 524afa22cac1a200; cache size = 4.534 MB.
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 4.534 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 14:43:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 14:44:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 14:46:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 3.886 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 design_acc_polynomial_ip_0_0_synth_1
[Sat Jun 25 15:00:15 2022] Launched design_acc_polynomial_ip_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 15:01:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 15:02:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 15:04:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 {design_acc_polynomial_ip_0_0_synth_1 design_acc_auto_pc_0_synth_1}
[Sat Jun 25 16:32:16 2022] Launched design_acc_polynomial_ip_0_0_synth_1, design_acc_auto_pc_0_synth_1...
Run output will be captured here:
design_acc_polynomial_ip_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
design_acc_auto_pc_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 1.114 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 design_acc_polynomial_ip_0_0_synth_1
[Sat Jun 25 18:25:29 2022] Launched design_acc_polynomial_ip_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 1.114 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 design_acc_polynomial_ip_0_0_synth_1
[Sat Jun 25 18:27:41 2022] Launched design_acc_polynomial_ip_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 18:29:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 18:34:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 18:38:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_polynomial_ip_0_0, cache-ID = 524afa22cac1a200; cache size = 2.005 MB.
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 2.005 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 19:06:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 19:08:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 19:10:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/ip_repo/polynomial_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_ip:1.0 [get_ips  design_acc_polynomial_ip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3420] Updated design_acc_polynomial_ip_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_polynomial_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Lite\polynomial\polynomial.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_polynomial_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 57fe72ece3418eaa; cache size = 1.114 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 8 design_acc_polynomial_ip_0_0_synth_1
[Sat Jun 25 19:42:20 2022] Launched design_acc_polynomial_ip_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/design_acc_polynomial_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.srcs/sources_1/bd/design_acc/design_acc.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jun 25 19:43:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 25 19:44:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 25 19:47:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.runs/impl_1/design_acc_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Lite/polynomial/polynomial.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 20:19:07 2022...
