# Reading pref.tcl
# do Adder_4bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #2/2C {G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/Adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:12:34 on Sep 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C" G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/Adder_4bit.v 
# -- Compiling module HalfAdder
# -- Compiling module FullAdder
# -- Compiling module Adder_4bit
# 
# Top level modules:
# 	Adder_4bit
# End time: 01:12:34 on Sep 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #2/2C {G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/tb_Adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:12:34 on Sep 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C" G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/tb_Adder_4bit.v 
# -- Compiling module tb_Adder_4bit
# 
# Top level modules:
# 	tb_Adder_4bit
# End time: 01:12:34 on Sep 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Adder_4bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Adder_4bit 
# Start time: 01:12:35 on Sep 09,2023
# Loading work.tb_Adder_4bit
# Loading work.Adder_4bit
# Loading work.FullAdder
# Loading work.HalfAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/tb_Adder_4bit.v(38)
#    Time: 80 ns  Iteration: 0  Instance: /tb_Adder_4bit
# Break in Module tb_Adder_4bit at G:/College/3rd Year CpE/CPE 3101L/Lab #2/2C/tb_Adder_4bit.v line 38
# End time: 02:26:59 on Sep 09,2023, Elapsed time: 1:14:24
# Errors: 0, Warnings: 0
