

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Feb 04 08:45:36 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F1719
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 07/09/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F1719 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0008                     bsr             equ	8
    45     0005                     fsr0h           equ	5
    46     0004                     fsr0l           equ	4
    47     0007                     fsr1h           equ	7
    48     0006                     fsr1l           equ	6
    49     0000                     indf            equ	0
    50     0000                     indf0           equ	0
    51     0001                     indf1           equ	1
    52     000B                     intcon          equ	11
    53     0002                     pc              equ	2
    54     0002                     pcl             equ	2
    55     000A                     pclath          equ	10
    56     0003                     status          equ	3
    57     0009                     wreg            equ	9
    58     0000                     INDF0           equ	0	;# 
    59     0001                     INDF1           equ	1	;# 
    60     0002                     PCL             equ	2	;# 
    61     0003                     STATUS          equ	3	;# 
    62     0004                     FSR0L           equ	4	;# 
    63     0005                     FSR0H           equ	5	;# 
    64     0006                     FSR1L           equ	6	;# 
    65     0007                     FSR1H           equ	7	;# 
    66     0008                     BSR             equ	8	;# 
    67     0009                     WREG            equ	9	;# 
    68     000A                     PCLATH          equ	10	;# 
    69     000B                     INTCON          equ	11	;# 
    70     000C                     PORTA           equ	12	;# 
    71     000D                     PORTB           equ	13	;# 
    72     000E                     PORTC           equ	14	;# 
    73     000F                     PORTD           equ	15	;# 
    74     0010                     PORTE           equ	16	;# 
    75     0011                     PIR1            equ	17	;# 
    76     0012                     PIR2            equ	18	;# 
    77     0013                     PIR3            equ	19	;# 
    78     0015                     TMR0            equ	21	;# 
    79     0016                     TMR1            equ	22	;# 
    80     0016                     TMR1L           equ	22	;# 
    81     0017                     TMR1H           equ	23	;# 
    82     0018                     T1CON           equ	24	;# 
    83     0019                     T1GCON          equ	25	;# 
    84     001A                     TMR2            equ	26	;# 
    85     001B                     PR2             equ	27	;# 
    86     001C                     T2CON           equ	28	;# 
    87     008C                     TRISA           equ	140	;# 
    88     008D                     TRISB           equ	141	;# 
    89     008E                     TRISC           equ	142	;# 
    90     008F                     TRISD           equ	143	;# 
    91     0090                     TRISE           equ	144	;# 
    92     0091                     PIE1            equ	145	;# 
    93     0092                     PIE2            equ	146	;# 
    94     0093                     PIE3            equ	147	;# 
    95     0095                     OPTION_REG      equ	149	;# 
    96     0096                     PCON            equ	150	;# 
    97     0097                     WDTCON          equ	151	;# 
    98     0098                     OSCTUNE         equ	152	;# 
    99     0099                     OSCCON          equ	153	;# 
   100     009A                     OSCSTAT         equ	154	;# 
   101     009B                     ADRES           equ	155	;# 
   102     009B                     ADRESL          equ	155	;# 
   103     009C                     ADRESH          equ	156	;# 
   104     009D                     ADCON0          equ	157	;# 
   105     009E                     ADCON1          equ	158	;# 
   106     009F                     ADCON2          equ	159	;# 
   107     010C                     LATA            equ	268	;# 
   108     010D                     LATB            equ	269	;# 
   109     010E                     LATC            equ	270	;# 
   110     010F                     LATD            equ	271	;# 
   111     0110                     LATE            equ	272	;# 
   112     0111                     CM1CON0         equ	273	;# 
   113     0112                     CM1CON1         equ	274	;# 
   114     0113                     CM2CON0         equ	275	;# 
   115     0114                     CM2CON1         equ	276	;# 
   116     0115                     CMOUT           equ	277	;# 
   117     0116                     BORCON          equ	278	;# 
   118     0117                     FVRCON          equ	279	;# 
   119     0118                     DAC1CON0        equ	280	;# 
   120     0119                     DAC1CON1        equ	281	;# 
   121     011A                     DAC2CON0        equ	282	;# 
   122     011B                     DAC2REF         equ	283	;# 
   123     011B                     DAC2CON1        equ	283	;# 
   124     011C                     ZCD1CON         equ	284	;# 
   125     018C                     ANSELA          equ	396	;# 
   126     018D                     ANSELB          equ	397	;# 
   127     018E                     ANSELC          equ	398	;# 
   128     018F                     ANSELD          equ	399	;# 
   129     0190                     ANSELE          equ	400	;# 
   130     0191                     PMADR           equ	401	;# 
   131     0191                     PMADRL          equ	401	;# 
   132     0192                     PMADRH          equ	402	;# 
   133     0193                     PMDAT           equ	403	;# 
   134     0193                     PMDATL          equ	403	;# 
   135     0194                     PMDATH          equ	404	;# 
   136     0195                     PMCON1          equ	405	;# 
   137     0196                     PMCON2          equ	406	;# 
   138     0197                     VREGCON         equ	407	;# 
   139     0199                     RC1REG          equ	409	;# 
   140     0199                     RCREG           equ	409	;# 
   141     0199                     RCREG1          equ	409	;# 
   142     019A                     TX1REG          equ	410	;# 
   143     019A                     TXREG1          equ	410	;# 
   144     019A                     TXREG           equ	410	;# 
   145     019B                     SP1BRG          equ	411	;# 
   146     019B                     SPBRG           equ	411	;# 
   147     019B                     SP1BRGL         equ	411	;# 
   148     019B                     SPBRG1          equ	411	;# 
   149     019B                     SPBRGL          equ	411	;# 
   150     019C                     SP1BRGH         equ	412	;# 
   151     019C                     SPBRGH          equ	412	;# 
   152     019C                     SPBRGH1         equ	412	;# 
   153     019D                     RC1STA          equ	413	;# 
   154     019D                     RCSTA1          equ	413	;# 
   155     019D                     RCSTA           equ	413	;# 
   156     019E                     TX1STA          equ	414	;# 
   157     019E                     TXSTA1          equ	414	;# 
   158     019E                     TXSTA           equ	414	;# 
   159     019F                     BAUD1CON        equ	415	;# 
   160     019F                     BAUDCON1        equ	415	;# 
   161     019F                     BAUDCTL1        equ	415	;# 
   162     019F                     BAUDCON         equ	415	;# 
   163     019F                     BAUDCTL         equ	415	;# 
   164     020C                     WPUA            equ	524	;# 
   165     020D                     WPUB            equ	525	;# 
   166     020E                     WPUC            equ	526	;# 
   167     020F                     WPUD            equ	527	;# 
   168     0210                     WPUE            equ	528	;# 
   169     0211                     SSP1BUF         equ	529	;# 
   170     0211                     SSPBUF          equ	529	;# 
   171     0212                     SSP1ADD         equ	530	;# 
   172     0212                     SSPADD          equ	530	;# 
   173     0213                     SSP1MSK         equ	531	;# 
   174     0213                     SSPMSK          equ	531	;# 
   175     0214                     SSP1STAT        equ	532	;# 
   176     0214                     SSPSTAT         equ	532	;# 
   177     0215                     SSP1CON1        equ	533	;# 
   178     0215                     SSPCON          equ	533	;# 
   179     0215                     SSPCON1         equ	533	;# 
   180     0215                     SSP1CON         equ	533	;# 
   181     0216                     SSP1CON2        equ	534	;# 
   182     0216                     SSPCON2         equ	534	;# 
   183     0217                     SSP1CON3        equ	535	;# 
   184     0217                     SSPCON3         equ	535	;# 
   185     028C                     ODCONA          equ	652	;# 
   186     028D                     ODCONB          equ	653	;# 
   187     028E                     ODCONC          equ	654	;# 
   188     028F                     ODCOND          equ	655	;# 
   189     0290                     ODCONE          equ	656	;# 
   190     0291                     CCPR1           equ	657	;# 
   191     0291                     CCPR1L          equ	657	;# 
   192     0292                     CCPR1H          equ	658	;# 
   193     0293                     CCP1CON         equ	659	;# 
   194     0293                     ECCP1CON        equ	659	;# 
   195     0298                     CCPR2           equ	664	;# 
   196     0298                     CCPR2L          equ	664	;# 
   197     0299                     CCPR2H          equ	665	;# 
   198     029A                     CCP2CON         equ	666	;# 
   199     029A                     ECCP2CON        equ	666	;# 
   200     029E                     CCPTMRS         equ	670	;# 
   201     030C                     SLRCONA         equ	780	;# 
   202     030D                     SLRCONB         equ	781	;# 
   203     030E                     SLRCONC         equ	782	;# 
   204     030F                     SLRCOND         equ	783	;# 
   205     0310                     SLRCONE         equ	784	;# 
   206     038C                     INLVLA          equ	908	;# 
   207     038D                     INLVLB          equ	909	;# 
   208     038E                     INLVLC          equ	910	;# 
   209     038F                     INLVLD          equ	911	;# 
   210     0390                     INLVLE          equ	912	;# 
   211     0391                     IOCAP           equ	913	;# 
   212     0392                     IOCAN           equ	914	;# 
   213     0393                     IOCAF           equ	915	;# 
   214     0394                     IOCBP           equ	916	;# 
   215     0395                     IOCBN           equ	917	;# 
   216     0396                     IOCBF           equ	918	;# 
   217     0397                     IOCCP           equ	919	;# 
   218     0398                     IOCCN           equ	920	;# 
   219     0399                     IOCCF           equ	921	;# 
   220     039D                     IOCEP           equ	925	;# 
   221     039E                     IOCEN           equ	926	;# 
   222     039F                     IOCEF           equ	927	;# 
   223     0415                     TMR4            equ	1045	;# 
   224     0416                     PR4             equ	1046	;# 
   225     0417                     T4CON           equ	1047	;# 
   226     041C                     TMR6            equ	1052	;# 
   227     041D                     PR6             equ	1053	;# 
   228     041E                     T6CON           equ	1054	;# 
   229     0498                     NCO1ACC         equ	1176	;# 
   230     0498                     NCO1ACCL        equ	1176	;# 
   231     0499                     NCO1ACCH        equ	1177	;# 
   232     049A                     NCO1ACCU        equ	1178	;# 
   233     049B                     NCO1INC         equ	1179	;# 
   234     049B                     NCO1INCL        equ	1179	;# 
   235     049C                     NCO1INCH        equ	1180	;# 
   236     049D                     NCO1INCU        equ	1181	;# 
   237     049E                     NCO1CON         equ	1182	;# 
   238     049F                     NCO1CLK         equ	1183	;# 
   239     0511                     OPA1CON         equ	1297	;# 
   240     0515                     OPA2CON         equ	1301	;# 
   241     0617                     PWM3DCL         equ	1559	;# 
   242     0618                     PWM3DCH         equ	1560	;# 
   243     0619                     PWM3CON         equ	1561	;# 
   244     0619                     PWM3CON0        equ	1561	;# 
   245     061A                     PWM4DCL         equ	1562	;# 
   246     061B                     PWM4DCH         equ	1563	;# 
   247     061C                     PWM4CON         equ	1564	;# 
   248     061C                     PWM4CON0        equ	1564	;# 
   249     0691                     COG1PHR         equ	1681	;# 
   250     0692                     COG1PHF         equ	1682	;# 
   251     0693                     COG1BLKR        equ	1683	;# 
   252     0694                     COG1BLKF        equ	1684	;# 
   253     0695                     COG1DBR         equ	1685	;# 
   254     0696                     COG1DBF         equ	1686	;# 
   255     0697                     COG1CON0        equ	1687	;# 
   256     0698                     COG1CON1        equ	1688	;# 
   257     0699                     COG1RIS         equ	1689	;# 
   258     069A                     COG1RSIM        equ	1690	;# 
   259     069B                     COG1FIS         equ	1691	;# 
   260     069C                     COG1FSIM        equ	1692	;# 
   261     069D                     COG1ASD0        equ	1693	;# 
   262     069E                     COG1ASD1        equ	1694	;# 
   263     069F                     COG1STR         equ	1695	;# 
   264     0E0F                     PPSLOCK         equ	3599	;# 
   265     0E10                     INTPPS          equ	3600	;# 
   266     0E11                     T0CKIPPS        equ	3601	;# 
   267     0E12                     T1CKIPPS        equ	3602	;# 
   268     0E13                     T1GPPS          equ	3603	;# 
   269     0E14                     CCP1PPS         equ	3604	;# 
   270     0E15                     CCP2PPS         equ	3605	;# 
   271     0E17                     COGINPPS        equ	3607	;# 
   272     0E20                     SSPCLKPPS       equ	3616	;# 
   273     0E21                     SSPDATPPS       equ	3617	;# 
   274     0E22                     SSPSSPPS        equ	3618	;# 
   275     0E24                     RXPPS           equ	3620	;# 
   276     0E25                     CKPPS           equ	3621	;# 
   277     0E28                     CLCIN0PPS       equ	3624	;# 
   278     0E29                     CLCIN1PPS       equ	3625	;# 
   279     0E2A                     CLCIN2PPS       equ	3626	;# 
   280     0E2B                     CLCIN3PPS       equ	3627	;# 
   281     0E90                     RA0PPS          equ	3728	;# 
   282     0E91                     RA1PPS          equ	3729	;# 
   283     0E92                     RA2PPS          equ	3730	;# 
   284     0E93                     RA3PPS          equ	3731	;# 
   285     0E94                     RA4PPS          equ	3732	;# 
   286     0E95                     RA5PPS          equ	3733	;# 
   287     0E96                     RA6PPS          equ	3734	;# 
   288     0E97                     RA7PPS          equ	3735	;# 
   289     0E98                     RB0PPS          equ	3736	;# 
   290     0E99                     RB1PPS          equ	3737	;# 
   291     0E9A                     RB2PPS          equ	3738	;# 
   292     0E9B                     RB3PPS          equ	3739	;# 
   293     0E9C                     RB4PPS          equ	3740	;# 
   294     0E9D                     RB5PPS          equ	3741	;# 
   295     0E9E                     RB6PPS          equ	3742	;# 
   296     0E9F                     RB7PPS          equ	3743	;# 
   297     0EA0                     RC0PPS          equ	3744	;# 
   298     0EA1                     RC1PPS          equ	3745	;# 
   299     0EA2                     RC2PPS          equ	3746	;# 
   300     0EA3                     RC3PPS          equ	3747	;# 
   301     0EA4                     RC4PPS          equ	3748	;# 
   302     0EA5                     RC5PPS          equ	3749	;# 
   303     0EA6                     RC6PPS          equ	3750	;# 
   304     0EA7                     RC7PPS          equ	3751	;# 
   305     0EA8                     RD0PPS          equ	3752	;# 
   306     0EA9                     RD1PPS          equ	3753	;# 
   307     0EAA                     RD2PPS          equ	3754	;# 
   308     0EAB                     RD3PPS          equ	3755	;# 
   309     0EAC                     RD4PPS          equ	3756	;# 
   310     0EAD                     RD5PPS          equ	3757	;# 
   311     0EAE                     RD6PPS          equ	3758	;# 
   312     0EAF                     RD7PPS          equ	3759	;# 
   313     0EB0                     RE0PPS          equ	3760	;# 
   314     0EB1                     RE1PPS          equ	3761	;# 
   315     0EB2                     RE2PPS          equ	3762	;# 
   316     0F0F                     CLCDATA         equ	3855	;# 
   317     0F10                     CLC1CON         equ	3856	;# 
   318     0F11                     CLC1POL         equ	3857	;# 
   319     0F12                     CLC1SEL0        equ	3858	;# 
   320     0F13                     CLC1SEL1        equ	3859	;# 
   321     0F14                     CLC1SEL2        equ	3860	;# 
   322     0F15                     CLC1SEL3        equ	3861	;# 
   323     0F16                     CLC1GLS0        equ	3862	;# 
   324     0F17                     CLC1GLS1        equ	3863	;# 
   325     0F18                     CLC1GLS2        equ	3864	;# 
   326     0F19                     CLC1GLS3        equ	3865	;# 
   327     0F1A                     CLC2CON         equ	3866	;# 
   328     0F1B                     CLC2POL         equ	3867	;# 
   329     0F1C                     CLC2SEL0        equ	3868	;# 
   330     0F1D                     CLC2SEL1        equ	3869	;# 
   331     0F1E                     CLC2SEL2        equ	3870	;# 
   332     0F1F                     CLC2SEL3        equ	3871	;# 
   333     0F20                     CLC2GLS0        equ	3872	;# 
   334     0F21                     CLC2GLS1        equ	3873	;# 
   335     0F22                     CLC2GLS2        equ	3874	;# 
   336     0F23                     CLC2GLS3        equ	3875	;# 
   337     0F24                     CLC3CON         equ	3876	;# 
   338     0F25                     CLC3POL         equ	3877	;# 
   339     0F26                     CLC3SEL0        equ	3878	;# 
   340     0F27                     CLC3SEL1        equ	3879	;# 
   341     0F28                     CLC3SEL2        equ	3880	;# 
   342     0F29                     CLC3SEL3        equ	3881	;# 
   343     0F2A                     CLC3GLS0        equ	3882	;# 
   344     0F2B                     CLC3GLS1        equ	3883	;# 
   345     0F2C                     CLC3GLS2        equ	3884	;# 
   346     0F2D                     CLC3GLS3        equ	3885	;# 
   347     0F2E                     CLC4CON         equ	3886	;# 
   348     0F2F                     CLC4POL         equ	3887	;# 
   349     0F30                     CLC4SEL0        equ	3888	;# 
   350     0F31                     CLC4SEL1        equ	3889	;# 
   351     0F32                     CLC4SEL2        equ	3890	;# 
   352     0F33                     CLC4SEL3        equ	3891	;# 
   353     0F34                     CLC4GLS0        equ	3892	;# 
   354     0F35                     CLC4GLS1        equ	3893	;# 
   355     0F36                     CLC4GLS2        equ	3894	;# 
   356     0F37                     CLC4GLS3        equ	3895	;# 
   357     0FE4                     STATUS_SHAD     equ	4068	;# 
   358     0FE5                     WREG_SHAD       equ	4069	;# 
   359     0FE6                     BSR_SHAD        equ	4070	;# 
   360     0FE7                     PCLATH_SHAD     equ	4071	;# 
   361     0FE8                     FSR0L_SHAD      equ	4072	;# 
   362     0FE9                     FSR0H_SHAD      equ	4073	;# 
   363     0FEA                     FSR1L_SHAD      equ	4074	;# 
   364     0FEB                     FSR1H_SHAD      equ	4075	;# 
   365     0FED                     STKPTR          equ	4077	;# 
   366     0FEE                     TOSL            equ	4078	;# 
   367     0FEF                     TOSH            equ	4079	;# 
   368     008D                     _TRISB          set	141
   369     008F                     _TRISD          set	143
   370     010F                     _LATDbits       set	271
   371     010D                     _LATB           set	269
   372     010F                     _LATD           set	271
   373                           
   374                           	psect	cinit
   375     07FD                     start_initialization:	
   376                           ; #config settings
   377                           
   378     07FD                     __initialization:
   379     07FD                     end_of_initialization:	
   380                           ;End of C runtime variable initialization code
   381                           
   382     07FD                     __end_of__initialization:
   383     07FD  0020               	movlb	0
   384     07FE  3187  2FCB         	ljmp	_main	;jump to C main() function
   385                           
   386                           	psect	cstackCOMMON
   387     0070                     __pcstackCOMMON:
   388     0070                     ?_main:
   389     0070                     main@i:	
   390                           ; 1 bytes @ 0x0
   391                           
   392     0070                     ??_main:	
   393                           ; 2 bytes @ 0x0
   394                           
   395                           
   396                           ; 1 bytes @ 0x0
   397     0070                     	ds	2
   398     0072                     main@i_65:
   399                           
   400                           ; 2 bytes @ 0x2
   401     0072                     	ds	2
   402                           
   403                           	psect	maintext
   404     07CB                     __pmaintext:	
   405 ;;
   406 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   407 ;;
   408 ;; *************** function _main *****************
   409 ;; Defined at:
   410 ;;		line 4 in file "main.c"
   411 ;; Parameters:    Size  Location     Type
   412 ;;		None
   413 ;; Auto vars:     Size  Location     Type
   414 ;;  i               2    2[COMMON] unsigned int 
   415 ;;  i               2    0[COMMON] unsigned int 
   416 ;; Return value:  Size  Location     Type
   417 ;;                  1    wreg      void 
   418 ;; Registers used:
   419 ;;		wreg, status,2
   420 ;; Tracked objects:
   421 ;;		On entry : B1F/0
   422 ;;		On exit  : 0/0
   423 ;;		Unchanged: 0/0
   424 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   425 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   426 ;;      Locals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   427 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   428 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   429 ;;Total ram usage:        4 bytes
   430 ;; This function calls:
   431 ;;		Nothing
   432 ;; This function is called by:
   433 ;;		Startup code after reset
   434 ;; This function uses a non-reentrant model
   435 ;;
   436                           
   437     07CB                     _main:	
   438                           ;psect for function _main
   439                           
   440     07CB                     l550:	
   441                           ;incstack = 0
   442                           ; Regs used in _main: [wreg+status,2]
   443                           
   444                           
   445                           ;main.c: 6:     TRISD = 0x00;
   446     07CB  0021               	movlb	1	; select bank1
   447     07CC  018F               	clrf	15	;volatile
   448                           
   449                           ;main.c: 7:     TRISB = 0x00;
   450     07CD  018D               	clrf	13	;volatile
   451                           
   452                           ;main.c: 9:     LATD = 0x00;
   453     07CE  0022               	movlb	2	; select bank2
   454     07CF  018F               	clrf	15	;volatile
   455                           
   456                           ;main.c: 10:     LATB = 0x00;
   457     07D0  018D               	clrf	13	;volatile
   458     07D1                     l552:
   459                           
   460                           ;main.c: 12:     LATDbits.LATD0 = 1;
   461     07D1  140F               	bsf	15,0	;volatile
   462     07D2                     l554:
   463                           
   464                           ;main.c: 16:         LATD = 0xFF;
   465     07D2  30FF               	movlw	255
   466     07D3  0022               	movlb	2	; select bank2
   467     07D4  008F               	movwf	15	;volatile
   468                           
   469                           ;main.c: 17:         LATB = 0x00;
   470     07D5  018D               	clrf	13	;volatile
   471                           
   472                           ;main.c: 18:         for (unsigned int i = 0; i < 20000; i++) {
   473     07D6  01F0               	clrf	main@i
   474     07D7  01F1               	clrf	main@i+1
   475     07D8                     l18:
   476                           
   477                           ;main.c: 19:             __nop();
   478     07D8  0000               	nop
   479     07D9                     l560:
   480                           
   481                           ;main.c: 20:         }
   482     07D9  3001               	movlw	1
   483     07DA  07F0               	addwf	main@i,f
   484     07DB  3000               	movlw	0
   485     07DC  3DF1               	addwfc	main@i+1,f
   486     07DD  304E               	movlw	78
   487     07DE  0271               	subwf	main@i+1,w
   488     07DF  3020               	movlw	32
   489     07E0  1903               	skipnz
   490     07E1  0270               	subwf	main@i,w
   491     07E2  1C03               	skipc
   492     07E3  2FE5               	goto	u11
   493     07E4  2FE6               	goto	u10
   494     07E5                     u11:
   495     07E5  2FD8               	goto	l18
   496     07E6                     u10:
   497     07E6                     l562:
   498                           
   499                           ;main.c: 22:         LATD = 0x00;
   500     07E6  0022               	movlb	2	; select bank2
   501     07E7  018F               	clrf	15	;volatile
   502     07E8                     l564:
   503                           
   504                           ;main.c: 23:         LATB = 0xFF;
   505     07E8  30FF               	movlw	255
   506     07E9  008D               	movwf	13	;volatile
   507                           
   508                           ;main.c: 24:         for (unsigned int i = 0; i < 20000; i++) {
   509     07EA  01F2               	clrf	main@i_65
   510     07EB  01F3               	clrf	main@i_65+1
   511     07EC                     l20:
   512                           
   513                           ;main.c: 25:             __nop();
   514     07EC  0000               	nop
   515     07ED                     l570:
   516                           
   517                           ;main.c: 26:         }
   518     07ED  3001               	movlw	1
   519     07EE  07F2               	addwf	main@i_65,f
   520     07EF  3000               	movlw	0
   521     07F0  3DF3               	addwfc	main@i_65+1,f
   522     07F1  304E               	movlw	78
   523     07F2  0273               	subwf	main@i_65+1,w
   524     07F3  3020               	movlw	32
   525     07F4  1903               	skipnz
   526     07F5  0272               	subwf	main@i_65,w
   527     07F6  1C03               	skipc
   528     07F7  2FF9               	goto	u21
   529     07F8  2FFA               	goto	u20
   530     07F9                     u21:
   531     07F9  2FEC               	goto	l20
   532     07FA                     u20:
   533     07FA  2FD2               	goto	l554
   534     07FB  3180  2803         	ljmp	start
   535     07FD                     __end_of_main:
   536     0003                     ___latbits      equ	3
   537     007E                     btemp           set	126	;btemp
   538     007E                     wtemp0          set	126
   539                           
   540                           	psect	config
   541                           
   542                           ;Config register CONFIG1 @ 0x8007
   543                           ;	Oscillator Selection Bits
   544                           ;	FOSC = HS, HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2
      +                           pins
   545                           ;	Watchdog Timer Enable
   546                           ;	WDTE = SWDTEN, WDT controlled by the SWDTEN bit in the WDTCON register
   547                           ;	Power-up Timer Enable
   548                           ;	PWRTE = OFF, PWRT disabled
   549                           ;	MCLR Pin Function Select
   550                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   551                           ;	Flash Program Memory Code Protection
   552                           ;	CP = OFF, Program memory code protection is disabled
   553                           ;	Brown-out Reset Enable
   554                           ;	BOREN = ON, Brown-out Reset enabled
   555                           ;	Clock Out Enable
   556                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   557                           ;	Internal/External Switchover Mode
   558                           ;	IESO = ON, Internal/External Switchover Mode is enabled
   559                           ;	Fail-Safe Clock Monitor Enable
   560                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   561     8007                     	org	32775
   562     8007  3FEA               	dw	16362
   563                           
   564                           ;Config register CONFIG2 @ 0x8008
   565                           ;	Flash Memory Self-Write Protection
   566                           ;	WRT = OFF, Write protection off
   567                           ;	Peripheral Pin Select one-way control
   568                           ;	PPS1WAY = OFF, The PPSLOCK bit can be set and cleared repeatedly by software
   569                           ;	Zero-cross detect disable
   570                           ;	ZCDDIS = ON, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   571                           ;	Phase Lock Loop enable
   572                           ;	PLLEN = OFF, 4x PLL is disabled
   573                           ;	Stack Overflow/Underflow Reset Enable
   574                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   575                           ;	Brown-out Reset Voltage Selection
   576                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   577                           ;	Low-Power Brown Out Reset
   578                           ;	LPBOR = OFF, Low-Power BOR is disabled
   579                           ;	In-Circuit Debugger Mode
   580                           ;	DEBUG = 0x1, unprogrammed default
   581                           ;	Low-Voltage Programming Enable
   582                           ;	LVP = OFF, High-voltage on MCLR/VPP must be used for programming
   583     8008                     	org	32776
   584     8008  1EFB               	dw	7931

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           80      0       0
    BANK13           80      0       0
    BANK14           80      0       0
    BANK15           80      0       0
    BANK16           80      0       0
    BANK17           80      0       0
    BANK18           80      0       0
    BANK19           80      0       0
    BANK20           80      0       0
    BANK21           80      0       0
    BANK22           80      0       0
    BANK23           80      0       0
    BANK24           80      0       0
    BANK25           32      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      60
                                              0 COMMON     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           80      0       0      0.0%
BITBANK13           80      0       0      0.0%
BITBANK14           80      0       0      0.0%
BITBANK15           80      0       0      0.0%
BITBANK16           80      0       0      0.0%
BITBANK17           80      0       0      0.0%
BITBANK18           80      0       0      0.0%
BITBANK19           80      0       0      0.0%
BITBANK20           80      0       0      0.0%
BITBANK21           80      0       0      0.0%
BITBANK22           80      0       0      0.0%
BITBANK23           80      0       0      0.0%
BITBANK24           80      0       0      0.0%
BITBANK25           32      0       0      0.0%
BIGRAM            2032      0       0      0.0%
COMMON              14      4       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              80      0       0      0.0%
BANK13              80      0       0      0.0%
BANK14              80      0       0      0.0%
BANK15              80      0       0      0.0%
BANK16              80      0       0      0.0%
BANK17              80      0       0      0.0%
BANK18              80      0       0      0.0%
BANK19              80      0       0      0.0%
BANK20              80      0       0      0.0%
BANK21              80      0       0      0.0%
BANK22              80      0       0      0.0%
BANK23              80      0       0      0.0%
BANK24              80      0       0      0.0%
BANK25              32      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Feb 04 08:45:36 2025

                     l20 07EC                       l18 07D8                       u10 07E6  
                     u11 07E5                       u20 07FA                       u21 07F9  
                    l550 07CB                      l560 07D9                      l552 07D1  
                    l570 07ED                      l562 07E6                      l554 07D2  
                    l564 07E8                     _LATB 010D                     _LATD 010F  
                   _main 07CB                     btemp 007E                     start 0003  
                  ?_main 0070                    _TRISB 008D                    _TRISD 008F  
                  main@i 0070                    wtemp0 007E          __initialization 07FD  
           __end_of_main 07FD                   ??_main 0070  __end_of__initialization 07FD  
         __pcstackCOMMON 0070               __pmaintext 07CB     end_of_initialization 07FD  
    start_initialization 07FD                ___latbits 0003                 _LATDbits 010F  
               main@i_65 0072  
