<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_ip_TIMER_u_ip_timer_u_rw_reg_control_u_rw_write_logicContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000018.htm">tb_ip_TIMER</a>/<a href="z000225.htm">u_ip_timer</a>/<a href="z000280.htm">u_rw_reg_control</a>/<a href="z000350.htm">u_rw_write_logic</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[4]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#180" z="TCR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#179" z="TDR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#181" z="TSR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/w_reg_sel[0]" lnk="__HDL_srcfile_4.htm#183"" z="w_reg_sel[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/w_reg_sel[1]" lnk="__HDL_srcfile_4.htm#183"" z="w_reg_sel[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/w_reg_sel[2]" lnk="__HDL_srcfile_4.htm#183"" z="w_reg_sel[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[0]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[1]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[2]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[3]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[4]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[5]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[6]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tcr[7]" lnk="__HDL_srcfile_4.htm#195"" z="wdata_tcr[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[0]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[1]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[2]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[3]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[4]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[5]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[6]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tdr[7]" lnk="__HDL_srcfile_4.htm#194"" z="wdata_tdr[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[0]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[1]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[2]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[3]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[4]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[5]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[6]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_ip_TIMER/u_ip_timer/u_rw_reg_control/u_rw_write_logic/wdata_tsr[7]" lnk="__HDL_srcfile_4.htm#196"" z="wdata_tsr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#184" z="write_en" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
