#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 27 11:44:12 2025
# Process ID: 784
# Current directory: C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/calc/xsim_script.tcl}
# Log file: C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/calc/xsim_script.tcl
# xsim {calc} -autoloadwcfg -tclbatch {calc.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source calc.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_calc_top/AESL_inst_calc/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set A__B__result__return_group [add_wave_group A__B__result__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/interrupt -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BRESP -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RRESP -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RDATA -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARADDR -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WSTRB -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WDATA -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWADDR -into $A__B__result__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/ap_clk -into $clockgroup
## save_wave_config calc.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "24015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 24055 ns : File "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 27 11:44:15 2025...
