// Seed: 3815485102
module module_0 #(
    parameter id_7 = 32'd29
) (
    input tri0 id_0,
    output supply1 id_1
);
  wire id_3;
  supply0 id_4 = id_3, id_5 = 1'd0, id_6 = 1;
  wire _id_7 = id_0;
  assign id_7 = id_7;
  wire [1 : id_7] id_8 = 1'b0, id_9 = id_4;
  assign id_1 = ~(-1 == (-1));
  wire id_10;
  ;
  logic id_11;
  assign id_8  = id_5;
  assign id_10 = 1;
  logic id_12, id_13;
endmodule
module module_1 #(
    parameter id_11 = 32'd69,
    parameter id_13 = 32'd82
) (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output logic id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6[-1 : -1 'b0],
    output tri0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10[1 : id_11],
    output supply1 _id_11
);
  wire _id_13, id_14;
  logic id_15;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_10 = 0;
  logic [7:0][-1  -  -1  ^  id_13] id_16;
  wire id_17;
  always @(posedge 1) id_3 = id_13;
  wire id_18;
  assign id_16 = -1'b0;
  assign id_14 = id_2;
  logic id_19;
  assign id_7 = 1;
  localparam id_20 = -1;
  nor primCall (id_7, id_10, id_9, id_0, id_15, id_4, id_2, id_1);
endmodule
