<reference anchor="IEEE.IEEE 1800.2005" target="https://ieeexplore.ieee.org/document/1560791">
  <front>
    <title>IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2005.97972"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2019" month="April" day="10"/>
    <keyword>Hardware design languages</keyword>
    <keyword>Graphics</keyword>
    <keyword>IEEE Standards</keyword>
    <keyword>Programming</keyword>
    <keyword>Color</keyword>
    <keyword>Hardware</keyword>
    <keyword>Assertions</keyword>
    <keyword>Design Automation</keyword>
    <keyword>Design Verification</keyword>
    <keyword>Hardware Description Language (HDL)</keyword>
    <keyword>Verilog</keyword>
    <keyword>Programming Language Interface (PLI)</keyword>
    <keyword>Verilog Programming Interface (VPI)</keyword>
    <keyword>SystemVerilog</keyword>
    <abstract>This standard represents a merger of two previous standards: IEEE 1364-2005 Verilog hardware description language (HDL) and IEEE 1800-2005 SystemVerilog unified hardware design, specification and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard enables users to have all information regarding syntax and semantics in a single document.</abstract>
  </front>
</reference>