// Seed: 3374914839
module module_0;
  wand id_1;
  assign id_2 = {1 & 1{id_1}};
  integer id_3 (id_1 - 1), id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_10 :
  assert property (@(posedge id_1 | id_8) id_6[-1 :-1]) return id_10;
  module_0 modCall_1 ();
  wire id_11;
  wire id_12;
endmodule
