{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541566946632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541566946647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 00:02:26 2018 " "Processing started: Wed Nov 07 00:02:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541566946647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566946647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7part3 -c Lab7part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7part3 -c Lab7part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566946647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541566947552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541566947552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab7part3.v(164) " "Verilog HDL information at Lab7part3.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541566962290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7part3.v 7 7 " "Found 7 design units, including 7 entities, in source file lab7part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7part3 " "Found entity 1: Lab7part3" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "4 x_counter " "Found entity 4: x_counter" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "5 y_counter " "Found entity 5: y_counter" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "6 FrameCounter " "Found entity 6: FrameCounter" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""} { "Info" "ISGN_ENTITY_NAME" "7 DelayCounter " "Found entity 7: DelayCounter" {  } { { "Lab7part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541566962290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566962290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7part3 " "Elaborating entity \"Lab7part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541566962337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c " "Elaborating entity \"control\" for hierarchy \"control:c\"" {  } { { "Lab7part3.v" "c" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d " "Elaborating entity \"datapath\" for hierarchy \"datapath:d\"" {  } { { "Lab7part3.v" "d" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_counter x_counter:xc " "Elaborating entity \"x_counter\" for hierarchy \"x_counter:xc\"" {  } { { "Lab7part3.v" "xc" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_counter y_counter:yc " "Elaborating entity \"y_counter\" for hierarchy \"y_counter:yc\"" {  } { { "Lab7part3.v" "yc" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter FrameCounter:fc " "Elaborating entity \"FrameCounter\" for hierarchy \"FrameCounter:fc\"" {  } { { "Lab7part3.v" "fc" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter DelayCounter:dc " "Elaborating entity \"DelayCounter\" for hierarchy \"DelayCounter:dc\"" {  } { { "Lab7part3.v" "dc" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541566962649 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Lab7part3.v" "VGA" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/Lab7part3.v" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1541566962665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prerna/Desktop/CAD/Lab7/output_files/Lab7part3.map.smsg " "Generated suppressed messages file C:/Users/Prerna/Desktop/CAD/Lab7/output_files/Lab7part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566962743 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541566962884 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 07 00:02:42 2018 " "Processing ended: Wed Nov 07 00:02:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541566962884 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541566962884 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541566962884 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566962884 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541566963613 ""}
