$date
	Thu Sep 22 23:07:07 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / address0 $end
$var wire 1 0 address1 $end
$var wire 1 1 enable $end
$var wire 1 2 naddress0 $end
$var wire 1 3 naddress1 $end
$var wire 1 4 o0 $end
$var wire 1 5 o1 $end
$var wire 1 6 o2 $end
$var wire 1 7 o3 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
14
13
12
01
00
0/
0.
0-
0,
0+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
#1000000
04
02
15
1,
1/
#2000000
03
16
12
05
1-
10
0,
0/
#3000000
06
02
17
1,
1/
#4000000
1(
14
13
12
07
0+
0-
00
0,
0/
1.
11
#5000000
0(
04
1)
02
15
1,
1/
#6000000
1*
0)
03
16
12
05
1-
10
0,
0/
#7000000
0*
06
1+
02
17
1,
1/
#8000000
