$date
	Mon Nov  7 16:07:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dFFq $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
0!
$end
#10
0$
#20
1!
1"
#30
0!
1$
#40
0#
0"
#50
0$
1#
#60
1!
1"
#70
0#
#80
0"
