{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618775268104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618775268112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 21:47:47 2021 " "Processing started: Sun Apr 18 21:47:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618775268112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618775268112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta space_invaders -c space_invaders " "Command: quartus_sta space_invaders -c space_invaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618775268112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618775268248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618775268439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618775268440 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1618775268483 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1618775268484 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1618775268736 ""}
{ "Info" "ISTA_SDC_FOUND" "space_invaders.SDC " "Reading SDC File: 'space_invaders.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618775268759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "space_invaders.sdc 9 ADC_CLK_10 port " "Ignored filter at space_invaders.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock space_invaders.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at space_invaders.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618775268762 ""}  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "space_invaders.sdc 10 MAX10_CLK1_50 port " "Ignored filter at space_invaders.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock space_invaders.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at space_invaders.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618775268762 ""}  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "space_invaders.sdc 11 MAX10_CLK2_50 port " "Ignored filter at space_invaders.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock space_invaders.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at space_invaders.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1618775268763 ""}  } { { "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1618775268763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1618775268763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775268765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_clk:vga_reduce\|clk25MHz vga_clk:vga_reduce\|clk25MHz " "create_clock -period 1.000 -name vga_clk:vga_reduce\|clk25MHz vga_clk:vga_reduce\|clk25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618775268766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618775268766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kClock kClock " "create_clock -period 1.000 -name kClock kClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618775268766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name move_clk:update_clk\|clk_move move_clk:update_clk\|clk_move " "create_clock -period 1.000 -name move_clk:update_clk\|clk_move move_clk:update_clk\|clk_move" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618775268766 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618775268766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618775268769 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618775268770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618775268779 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1618775268789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618775268795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.443 " "Worst-case setup slack is -6.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.443             -60.312 move_clk:update_clk\|clk_move  " "   -6.443             -60.312 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.180            -239.710 kClock  " "   -6.180            -239.710 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.135             -45.401 clk  " "   -4.135             -45.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.687             -41.543 vga_clk:vga_reduce\|clk25MHz  " "   -3.687             -41.543 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775268799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 move_clk:update_clk\|clk_move  " "    0.325               0.000 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 kClock  " "    0.378               0.000 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clk  " "    0.420               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 vga_clk:vga_reduce\|clk25MHz  " "    0.428               0.000 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775268808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775268831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775268835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.792 kClock  " "   -3.000             -92.792 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 vga_clk:vga_reduce\|clk25MHz  " "   -1.403             -29.463 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 move_clk:update_clk\|clk_move  " "   -1.403             -14.030 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775268841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775268841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618775268855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618775268878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618775269414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618775269496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618775269509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.790 " "Worst-case setup slack is -5.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.790             -53.875 move_clk:update_clk\|clk_move  " "   -5.790             -53.875 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.539            -212.254 kClock  " "   -5.539            -212.254 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.765             -39.629 clk  " "   -3.765             -39.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.301             -36.605 vga_clk:vga_reduce\|clk25MHz  " "   -3.301             -36.605 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 move_clk:update_clk\|clk_move  " "    0.291               0.000 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 kClock  " "    0.338               0.000 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clk  " "    0.388               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 vga_clk:vga_reduce\|clk25MHz  " "    0.394               0.000 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775269523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775269529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.792 kClock  " "   -3.000             -92.792 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 vga_clk:vga_reduce\|clk25MHz  " "   -1.403             -29.463 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 move_clk:update_clk\|clk_move  " "   -1.403             -14.030 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269533 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618775269544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618775269713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618775269717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.020 " "Worst-case setup slack is -2.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.020             -18.507 move_clk:update_clk\|clk_move  " "   -2.020             -18.507 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -58.343 kClock  " "   -1.890             -58.343 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279              -6.649 clk  " "   -1.279              -6.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -5.686 vga_clk:vga_reduce\|clk25MHz  " "   -0.864              -5.686 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 move_clk:update_clk\|clk_move  " "    0.142               0.000 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 kClock  " "    0.165               0.000 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 vga_clk:vga_reduce\|clk25MHz  " "    0.171               0.000 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775269731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1618775269735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.818 kClock  " "   -3.000             -81.818 kClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.710 clk  " "   -3.000             -27.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 vga_clk:vga_reduce\|clk25MHz  " "   -1.000             -21.000 vga_clk:vga_reduce\|clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 move_clk:update_clk\|clk_move  " "   -1.000             -10.000 move_clk:update_clk\|clk_move " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618775269738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618775269738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618775270575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618775270575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618775270625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 18 21:47:50 2021 " "Processing ended: Sun Apr 18 21:47:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618775270625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618775270625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618775270625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618775270625 ""}
