// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/30/2020 23:49:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4 (
	clk,
	rst,
	seg_4,
	seg_3,
	seg_2,
	seg_1);
input 	clk;
input 	rst;
output 	[0:6] seg_4;
output 	[0:6] seg_3;
output 	[0:6] seg_2;
output 	[0:6] seg_1;

// Design Ports Information
// seg_4[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_4[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_3[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_2[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_1[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \test|state_counter~14_combout ;
wire \test|state_counter.0101~q ;
wire \Instr_Reg|Opcode[4]~feeder_combout ;
wire \Instr_Reg|RsrcOut[2]~0_combout ;
wire \test|Equal0~1_combout ;
wire \test|state_counter~19_combout ;
wire \test|state_counter.0110~q ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ;
wire \test|always1~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ;
wire \Instr_Reg|ImmOut[2]~feeder_combout ;
wire \immMux|mux_out[7]~10_combout ;
wire \registers|r[14][10]~0_combout ;
wire \registers|r[14][7]~q ;
wire \registers|r[10][15]~11_combout ;
wire \registers|r[10][7]~q ;
wire \registers|r[2][7]~q ;
wire \muxSrc|Mux8~2_combout ;
wire \registers|r[15][7]~15_combout ;
wire \registers|r[15][7]~q ;
wire \registers|r[3][10]~4_combout ;
wire \registers|r[3][7]~q ;
wire \registers|r[7][3]~8_combout ;
wire \registers|r[7][7]~q ;
wire \registers|r[11][7]~q ;
wire \muxSrc|Mux8~3_combout ;
wire \Instr_Reg|RsrcOut[1]~feeder_combout ;
wire \Instr_Reg|always0~0_combout ;
wire \registers|r[5][2]~6_combout ;
wire \registers|r[5][7]~q ;
wire \registers|r[9][7]~feeder_combout ;
wire \registers|r[9][1]~10_combout ;
wire \registers|r[9][7]~q ;
wire \registers|r[13][7]~feeder_combout ;
wire \registers|r[13][11]~14_combout ;
wire \registers|r[13][7]~q ;
wire \registers|r[1][7]~feeder_combout ;
wire \registers|r[1][13]~2_combout ;
wire \registers|r[1][7]~q ;
wire \muxSrc|Mux8~1_combout ;
wire \registers|r[4][0]~5_combout ;
wire \registers|r[4][7]~q ;
wire \registers|r[0][7]~feeder_combout ;
wire \registers|r[0][15]~1_combout ;
wire \registers|r[0][7]~q ;
wire \registers|r[8][7]~feeder_combout ;
wire \registers|r[8][5]~9_combout ;
wire \registers|r[8][7]~q ;
wire \registers|r[12][4]~13_combout ;
wire \registers|r[12][7]~q ;
wire \muxSrc|Mux8~0_combout ;
wire \muxSrc|Mux8~4_combout ;
wire \Instr_Reg|ImmOut[0]~feeder_combout ;
wire \registers|r[6][0]~feeder_combout ;
wire \registers|r[6][9]~7_combout ;
wire \registers|r[6][0]~q ;
wire \registers|r[7][0]~q ;
wire \registers|r[5][0]~feeder_combout ;
wire \registers|r[5][0]~q ;
wire \registers|r[4][0]~feeder_combout ;
wire \registers|r[4][0]~q ;
wire \muxDst|Mux15~1_combout ;
wire \registers|r[11][0]~q ;
wire \registers|r[8][0]~q ;
wire \registers|r[9][0]~q ;
wire \registers|r[10][0]~q ;
wire \muxDst|Mux15~2_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ;
wire \registers|r[4][3]~q ;
wire \registers|r[8][3]~q ;
wire \registers|r[0][3]~q ;
wire \registers|r[12][3]~q ;
wire \muxDst|Mux12~0_combout ;
wire \registers|r[7][3]~q ;
wire \registers|r[15][3]~q ;
wire \registers|r[11][3]~q ;
wire \registers|r[3][3]~q ;
wire \muxDst|Mux12~3_combout ;
wire \registers|r[6][3]~q ;
wire \registers|r[14][3]~q ;
wire \registers|r[2][3]~q ;
wire \muxDst|Mux12~2_combout ;
wire \registers|r[1][3]~q ;
wire \registers|r[13][3]~q ;
wire \registers|r[5][3]~q ;
wire \registers|r[9][3]~feeder_combout ;
wire \registers|r[9][3]~q ;
wire \muxDst|Mux12~1_combout ;
wire \muxDst|Mux12~4_combout ;
wire \logicBox|C~16_combout ;
wire \logicBox|Add3~50 ;
wire \logicBox|Add3~53_sumout ;
wire \logicBox|Add6~66_cout ;
wire \logicBox|Add6~50 ;
wire \logicBox|Add6~53_sumout ;
wire \immMux|mux_out[1]~2_combout ;
wire \logicBox|Selector14~3_combout ;
wire \logicBox|Add3~49_sumout ;
wire \logicBox|Selector7~0_combout ;
wire \registers|r[4][15]~q ;
wire \registers|r[8][15]~feeder_combout ;
wire \registers|r[8][15]~q ;
wire \registers|r[12][15]~q ;
wire \registers|r[0][15]~q ;
wire \muxDst|Mux0~0_combout ;
wire \registers|r[2][15]~q ;
wire \registers|r[10][15]~q ;
wire \registers|r[14][15]~q ;
wire \registers|r[6][15]~q ;
wire \muxDst|Mux0~2_combout ;
wire \registers|r[5][15]~q ;
wire \registers|r[9][15]~feeder_combout ;
wire \registers|r[9][15]~q ;
wire \registers|r[1][15]~q ;
wire \registers|r[13][15]~q ;
wire \muxDst|Mux0~1_combout ;
wire \registers|r[15][15]~q ;
wire \registers|r[3][15]~feeder_combout ;
wire \registers|r[3][15]~q ;
wire \registers|r[7][15]~q ;
wire \muxDst|Mux0~3_combout ;
wire \muxDst|Mux0~4_combout ;
wire \test|RegOrImm~0_combout ;
wire \immMux|mux_out[15]~5_combout ;
wire \logicBox|Selector4~0_combout ;
wire \logicBox|ShiftRight1~0_combout ;
wire \logicBox|C~0_combout ;
wire \registers|r[3][13]~q ;
wire \registers|r[11][13]~q ;
wire \registers|r[7][13]~q ;
wire \registers|r[15][13]~q ;
wire \muxSrc|Mux2~3_combout ;
wire \registers|r[4][13]~q ;
wire \registers|r[0][13]~q ;
wire \registers|r[8][13]~feeder_combout ;
wire \registers|r[8][13]~q ;
wire \registers|r[12][13]~q ;
wire \muxSrc|Mux2~0_combout ;
wire \registers|r[10][13]~feeder_combout ;
wire \registers|r[10][13]~q ;
wire \registers|r[6][13]~q ;
wire \registers|r[2][13]~q ;
wire \muxSrc|Mux2~2_combout ;
wire \registers|r[1][13]~q ;
wire \registers|r[9][13]~q ;
wire \registers|r[13][13]~q ;
wire \registers|r[5][13]~q ;
wire \muxSrc|Mux2~1_combout ;
wire \muxSrc|Mux2~4_combout ;
wire \logicBox|ShiftLeft0~14_combout ;
wire \logicBox|ShiftLeft0~17_combout ;
wire \immMux|mux_out[3]~3_combout ;
wire \immMux|mux_out[2]~4_combout ;
wire \logicBox|Add6~54 ;
wire \logicBox|Add6~58 ;
wire \logicBox|Add6~62 ;
wire \logicBox|Add6~34 ;
wire \logicBox|Add6~38 ;
wire \logicBox|Add6~42 ;
wire \logicBox|Add6~46 ;
wire \logicBox|Add6~18 ;
wire \logicBox|Add6~22 ;
wire \logicBox|Add6~26 ;
wire \logicBox|Add6~29_sumout ;
wire \logicBox|Add3~46 ;
wire \logicBox|Add3~18 ;
wire \logicBox|Add3~22 ;
wire \logicBox|Add3~26 ;
wire \logicBox|Add3~29_sumout ;
wire \logicBox|Selector4~13_combout ;
wire \logicBox|Add3~25_sumout ;
wire \logicBox|Add3~21_sumout ;
wire \logicBox|Add3~17_sumout ;
wire \logicBox|Add3~62 ;
wire \logicBox|Add3~34 ;
wire \logicBox|Add3~38 ;
wire \logicBox|Add3~41_sumout ;
wire \logicBox|Add3~37_sumout ;
wire \logicBox|Add4~54 ;
wire \logicBox|Add4~58 ;
wire \logicBox|Add4~62 ;
wire \logicBox|Add4~34 ;
wire \logicBox|Add4~38 ;
wire \logicBox|Add4~42 ;
wire \logicBox|Add4~46 ;
wire \logicBox|Add4~18 ;
wire \logicBox|Add4~22 ;
wire \logicBox|Add4~26 ;
wire \logicBox|Add4~29_sumout ;
wire \logicBox|Selector4~14_combout ;
wire \logicBox|Add0~50 ;
wire \logicBox|Add0~54 ;
wire \logicBox|Add0~58 ;
wire \logicBox|Add0~62 ;
wire \logicBox|Add0~34 ;
wire \logicBox|Add0~38 ;
wire \logicBox|Add0~42 ;
wire \logicBox|Add0~46 ;
wire \logicBox|Add0~18 ;
wire \logicBox|Add0~22 ;
wire \logicBox|Add0~26 ;
wire \logicBox|Add0~29_sumout ;
wire \logicBox|Add9~50 ;
wire \logicBox|Add9~54 ;
wire \logicBox|Add9~58 ;
wire \logicBox|Add9~62 ;
wire \logicBox|Add9~34 ;
wire \logicBox|Add9~38 ;
wire \logicBox|Add9~42 ;
wire \logicBox|Add9~46 ;
wire \logicBox|Add9~18 ;
wire \logicBox|Add9~22 ;
wire \logicBox|Add9~26 ;
wire \logicBox|Add9~29_sumout ;
wire \logicBox|Add9~25_sumout ;
wire \logicBox|Add9~21_sumout ;
wire \logicBox|Add9~17_sumout ;
wire \logicBox|Add9~45_sumout ;
wire \logicBox|Add9~41_sumout ;
wire \logicBox|Add9~37_sumout ;
wire \logicBox|Add9~33_sumout ;
wire \logicBox|Add9~61_sumout ;
wire \logicBox|Add9~57_sumout ;
wire \logicBox|Add9~53_sumout ;
wire \logicBox|Add9~49_sumout ;
wire \logicBox|Add10~50 ;
wire \logicBox|Add10~51 ;
wire \logicBox|Add10~54 ;
wire \logicBox|Add10~55 ;
wire \logicBox|Add10~58 ;
wire \logicBox|Add10~59 ;
wire \logicBox|Add10~62 ;
wire \logicBox|Add10~63 ;
wire \logicBox|Add10~34 ;
wire \logicBox|Add10~35 ;
wire \logicBox|Add10~38 ;
wire \logicBox|Add10~39 ;
wire \logicBox|Add10~42 ;
wire \logicBox|Add10~43 ;
wire \logicBox|Add10~46 ;
wire \logicBox|Add10~47 ;
wire \logicBox|Add10~18 ;
wire \logicBox|Add10~19 ;
wire \logicBox|Add10~22 ;
wire \logicBox|Add10~23 ;
wire \logicBox|Add10~26 ;
wire \logicBox|Add10~27 ;
wire \logicBox|Add10~29_sumout ;
wire \logicBox|Selector4~12_combout ;
wire \ALUcntl|mux_out[11]~114_combout ;
wire \logicBox|Selector3~9_combout ;
wire \logicBox|Selector3~10_combout ;
wire \registers|r[6][11]~q ;
wire \registers|r[14][11]~q ;
wire \registers|r[2][11]~q ;
wire \registers|r[10][11]~q ;
wire \muxDst|Mux4~2_combout ;
wire \registers|r[12][11]~q ;
wire \registers|r[8][11]~q ;
wire \registers|r[4][11]~q ;
wire \muxDst|Mux4~0_combout ;
wire \registers|r[1][11]~q ;
wire \registers|r[9][11]~q ;
wire \registers|r[5][11]~q ;
wire \registers|r[13][11]~q ;
wire \muxDst|Mux4~1_combout ;
wire \registers|r[3][11]~q ;
wire \registers|r[15][11]~q ;
wire \registers|r[7][11]~q ;
wire \registers|r[11][11]~q ;
wire \muxDst|Mux4~3_combout ;
wire \muxDst|Mux4~4_combout ;
wire \registers|r[3][10]~q ;
wire \registers|r[1][10]~q ;
wire \registers|r[2][10]~q ;
wire \registers|r[0][10]~q ;
wire \muxDst|Mux5~0_combout ;
wire \registers|r[6][10]~q ;
wire \registers|r[5][10]~q ;
wire \registers|r[7][10]~q ;
wire \muxDst|Mux5~1_combout ;
wire \registers|r[10][10]~q ;
wire \registers|r[11][10]~q ;
wire \registers|r[8][10]~q ;
wire \registers|r[9][10]~q ;
wire \muxDst|Mux5~2_combout ;
wire \registers|r[14][10]~q ;
wire \registers|r[15][10]~q ;
wire \registers|r[12][10]~q ;
wire \registers|r[13][10]~q ;
wire \muxDst|Mux5~3_combout ;
wire \muxDst|Mux5~4_combout ;
wire \registers|r[11][9]~q ;
wire \registers|r[3][9]~q ;
wire \registers|r[7][9]~q ;
wire \registers|r[15][9]~q ;
wire \muxDst|Mux6~3_combout ;
wire \registers|r[6][9]~q ;
wire \registers|r[2][9]~q ;
wire \registers|r[10][9]~q ;
wire \registers|r[14][9]~q ;
wire \muxDst|Mux6~2_combout ;
wire \registers|r[5][9]~q ;
wire \registers|r[1][9]~q ;
wire \registers|r[9][9]~q ;
wire \muxDst|Mux6~1_combout ;
wire \registers|r[12][9]~q ;
wire \registers|r[4][9]~q ;
wire \registers|r[8][9]~feeder_combout ;
wire \registers|r[8][9]~q ;
wire \registers|r[0][9]~feeder_combout ;
wire \registers|r[0][9]~q ;
wire \muxDst|Mux6~0_combout ;
wire \muxDst|Mux6~4_combout ;
wire \logicBox|Add5~66_cout ;
wire \logicBox|Add5~50 ;
wire \logicBox|Add5~54 ;
wire \logicBox|Add5~58 ;
wire \logicBox|Add5~62 ;
wire \logicBox|Add5~34 ;
wire \logicBox|Add5~38 ;
wire \logicBox|Add5~42 ;
wire \logicBox|Add5~46 ;
wire \logicBox|Add5~18 ;
wire \logicBox|Add5~22 ;
wire \logicBox|Add5~26 ;
wire \logicBox|Add5~29_sumout ;
wire \logicBox|Selector4~23_combout ;
wire \immMux|mux_out[11]~15_combout ;
wire \logicBox|Add7~50 ;
wire \logicBox|Add7~54 ;
wire \logicBox|Add7~58 ;
wire \logicBox|Add7~62 ;
wire \logicBox|Add7~34 ;
wire \logicBox|Add7~38 ;
wire \logicBox|Add7~42 ;
wire \logicBox|Add7~46 ;
wire \logicBox|Add7~18 ;
wire \logicBox|Add7~22 ;
wire \logicBox|Add7~26 ;
wire \logicBox|Add7~29_sumout ;
wire \logicBox|Add7~25_sumout ;
wire \logicBox|Add7~21_sumout ;
wire \logicBox|Add7~17_sumout ;
wire \logicBox|Add7~45_sumout ;
wire \logicBox|Add7~41_sumout ;
wire \logicBox|Add7~37_sumout ;
wire \logicBox|Add7~33_sumout ;
wire \logicBox|Add7~61_sumout ;
wire \logicBox|Add7~57_sumout ;
wire \logicBox|Add7~53_sumout ;
wire \logicBox|Add7~49_sumout ;
wire \logicBox|Add8~50 ;
wire \logicBox|Add8~51 ;
wire \logicBox|Add8~54 ;
wire \logicBox|Add8~55 ;
wire \logicBox|Add8~58 ;
wire \logicBox|Add8~59 ;
wire \logicBox|Add8~62 ;
wire \logicBox|Add8~63 ;
wire \logicBox|Add8~34 ;
wire \logicBox|Add8~35 ;
wire \logicBox|Add8~38 ;
wire \logicBox|Add8~39 ;
wire \logicBox|Add8~42 ;
wire \logicBox|Add8~43 ;
wire \logicBox|Add8~46 ;
wire \logicBox|Add8~47 ;
wire \logicBox|Add8~18 ;
wire \logicBox|Add8~19 ;
wire \logicBox|Add8~22 ;
wire \logicBox|Add8~23 ;
wire \logicBox|Add8~26 ;
wire \logicBox|Add8~27 ;
wire \logicBox|Add8~29_sumout ;
wire \logicBox|Selector4~11_combout ;
wire \logicBox|ShiftRight3~3_combout ;
wire \logicBox|Selector4~32_combout ;
wire \logicBox|ShiftLeft0~15_combout ;
wire \logicBox|ShiftLeft0~21_combout ;
wire \logicBox|Selector4~1_combout ;
wire \logicBox|Selector4~2_combout ;
wire \logicBox|Add1~46 ;
wire \logicBox|Add1~50 ;
wire \logicBox|Add1~54 ;
wire \logicBox|Add1~58 ;
wire \logicBox|Add1~30 ;
wire \logicBox|Add1~34 ;
wire \logicBox|Add1~38 ;
wire \logicBox|Add1~42 ;
wire \logicBox|Add1~62 ;
wire \logicBox|Add1~18 ;
wire \logicBox|Add1~22 ;
wire \logicBox|Add1~25_sumout ;
wire \muxDst|Mux2~2_combout ;
wire \muxDst|Mux2~0_combout ;
wire \muxDst|Mux2~1_combout ;
wire \muxDst|Mux2~3_combout ;
wire \muxDst|Mux2~4_combout ;
wire \logicBox|Add6~30 ;
wire \logicBox|Add6~1_sumout ;
wire \logicBox|Add3~30 ;
wire \logicBox|Add3~1_sumout ;
wire \logicBox|Selector3~13_combout ;
wire \immMux|mux_out[4]~9_combout ;
wire \logicBox|Add4~30 ;
wire \logicBox|Add4~1_sumout ;
wire \logicBox|Selector3~14_combout ;
wire \logicBox|Add0~30 ;
wire \logicBox|Add0~1_sumout ;
wire \logicBox|Add9~30 ;
wire \logicBox|Add9~1_sumout ;
wire \logicBox|Add10~30 ;
wire \logicBox|Add10~31 ;
wire \logicBox|Add10~1_sumout ;
wire \logicBox|Selector3~12_combout ;
wire \ALUcntl|mux_out[12]~102_combout ;
wire \immMux|mux_out[12]~0_combout ;
wire \logicBox|Add5~30 ;
wire \logicBox|Add5~1_sumout ;
wire \logicBox|Selector3~23_combout ;
wire \logicBox|Add7~30 ;
wire \logicBox|Add7~1_sumout ;
wire \logicBox|Add8~30 ;
wire \logicBox|Add8~31 ;
wire \logicBox|Add8~1_sumout ;
wire \logicBox|Selector3~11_combout ;
wire \logicBox|Selector3~0_combout ;
wire \logicBox|ShiftLeft0~0_combout ;
wire \logicBox|ShiftLeft0~3_combout ;
wire \logicBox|ShiftLeft0~1_combout ;
wire \logicBox|ShiftLeft0~2_combout ;
wire \logicBox|ShiftLeft0~4_combout ;
wire \logicBox|ShiftRight1~1_combout ;
wire \logicBox|ShiftRight1~2_combout ;
wire \logicBox|ShiftRight3~0_combout ;
wire \logicBox|Selector3~1_combout ;
wire \logicBox|Selector3~2_combout ;
wire \logicBox|Selector3~6_combout ;
wire \logicBox|Add11~58 ;
wire \logicBox|Add11~1_sumout ;
wire \logicBox|Add11~2 ;
wire \logicBox|Add11~10 ;
wire \logicBox|Add11~34 ;
wire \logicBox|Add11~38 ;
wire \logicBox|Add11~42 ;
wire \logicBox|Add11~46 ;
wire \logicBox|Add11~50 ;
wire \logicBox|Add11~53_sumout ;
wire \logicBox|Add11~33_sumout ;
wire \logicBox|Add11~49_sumout ;
wire \logicBox|Add11~37_sumout ;
wire \logicBox|Add11~45_sumout ;
wire \logicBox|Add11~41_sumout ;
wire \logicBox|ShiftRight0~1_combout ;
wire \logicBox|Add11~9_sumout ;
wire \logicBox|Add11~54 ;
wire \logicBox|Add11~13_sumout ;
wire \logicBox|Add11~25_sumout ;
wire \logicBox|Add11~14 ;
wire \logicBox|Add11~17_sumout ;
wire \logicBox|Add11~18 ;
wire \logicBox|Add11~21_sumout ;
wire \logicBox|Add11~29_sumout ;
wire \logicBox|ShiftRight0~0_combout ;
wire \logicBox|Selector3~4_combout ;
wire \logicBox|Add1~26 ;
wire \logicBox|Add1~1_sumout ;
wire \logicBox|ShiftRight0~2_combout ;
wire \logicBox|ShiftRight0~3_combout ;
wire \logicBox|Add11~57_sumout ;
wire \logicBox|ShiftRight2~0_combout ;
wire \logicBox|Selector3~5_combout ;
wire \logicBox|ShiftLeft0~6_combout ;
wire \immMux|mux_out[6]~7_combout ;
wire \immMux|mux_out[13]~6_combout ;
wire \logicBox|ShiftLeft0~7_combout ;
wire \logicBox|ShiftLeft0~5_combout ;
wire \logicBox|Selector6~0_combout ;
wire \logicBox|Selector3~3_combout ;
wire \logicBox|Selector3~28_combout ;
wire \logicBox|Add1~21_sumout ;
wire \logicBox|Add1~17_sumout ;
wire \logicBox|Add1~41_sumout ;
wire \logicBox|Add1~37_sumout ;
wire \logicBox|Add1~33_sumout ;
wire \logicBox|Add1~29_sumout ;
wire \logicBox|Add1~57_sumout ;
wire \logicBox|Add1~53_sumout ;
wire \logicBox|Add1~49_sumout ;
wire \logicBox|Add1~45_sumout ;
wire \logicBox|Add2~62 ;
wire \logicBox|Add2~46 ;
wire \logicBox|Add2~50 ;
wire \logicBox|Add2~54 ;
wire \logicBox|Add2~30 ;
wire \logicBox|Add2~34 ;
wire \logicBox|Add2~38 ;
wire \logicBox|Add2~42 ;
wire \logicBox|Add2~58 ;
wire \logicBox|Add2~18 ;
wire \logicBox|Add2~22 ;
wire \logicBox|Add2~26 ;
wire \logicBox|Add2~1_sumout ;
wire \logicBox|Selector3~7_combout ;
wire \logicBox|Selector3~8_combout ;
wire \ALUcntl|mux_out[12]~103_combout ;
wire \ALUcntl|mux_out[12]~0_combout ;
wire \registers|r[1][12]~q ;
wire \registers|r[2][12]~q ;
wire \registers|r[0][12]~q ;
wire \registers|r[3][12]~q ;
wire \muxDst|Mux3~0_combout ;
wire \registers|r[15][12]~q ;
wire \registers|r[12][12]~feeder_combout ;
wire \registers|r[12][12]~q ;
wire \registers|r[13][12]~q ;
wire \registers|r[14][12]~q ;
wire \muxDst|Mux3~3_combout ;
wire \registers|r[7][12]~q ;
wire \registers|r[5][12]~q ;
wire \registers|r[4][12]~q ;
wire \registers|r[6][12]~q ;
wire \muxDst|Mux3~1_combout ;
wire \registers|r[11][12]~q ;
wire \registers|r[8][12]~q ;
wire \registers|r[9][12]~feeder_combout ;
wire \registers|r[9][12]~q ;
wire \registers|r[10][12]~q ;
wire \muxDst|Mux3~2_combout ;
wire \muxDst|Mux3~4_combout ;
wire \logicBox|Add11~22 ;
wire \logicBox|Add11~26 ;
wire \logicBox|Add11~30 ;
wire \logicBox|Add11~5_sumout ;
wire \logicBox|ShiftRight0~7_combout ;
wire \logicBox|ShiftRight2~4_combout ;
wire \logicBox|Selector4~5_combout ;
wire \logicBox|Selector4~6_combout ;
wire \logicBox|Selector4~7_combout ;
wire \logicBox|Selector4~3_combout ;
wire \logicBox|ShiftRight0~5_combout ;
wire \logicBox|ShiftRight0~6_combout ;
wire \logicBox|Selector4~4_combout ;
wire \logicBox|Selector4~28_combout ;
wire \logicBox|Selector4~8_combout ;
wire \logicBox|Add2~25_sumout ;
wire \logicBox|Selector4~9_combout ;
wire \logicBox|Selector4~10_combout ;
wire \ALUcntl|mux_out[11]~115_combout ;
wire \ALUcntl|mux_out[11]~52_combout ;
wire \registers|r[0][11]~q ;
wire \muxSrc|Mux4~0_combout ;
wire \muxSrc|Mux4~2_combout ;
wire \muxSrc|Mux4~1_combout ;
wire \muxSrc|Mux4~3_combout ;
wire \muxSrc|Mux4~4_combout ;
wire \logicBox|ShiftLeft0~16_combout ;
wire \logicBox|ShiftLeft0~18_combout ;
wire \logicBox|C~1_combout ;
wire \logicBox|C~2_combout ;
wire \logicBox|C~5_combout ;
wire \logicBox|ShiftRight2~3_combout ;
wire \logicBox|C~3_combout ;
wire \logicBox|C~4_combout ;
wire \logicBox|Add1~2 ;
wire \logicBox|Add1~6 ;
wire \logicBox|Add1~10 ;
wire \logicBox|Add1~13_sumout ;
wire \logicBox|C~24_combout ;
wire \logicBox|Add1~9_sumout ;
wire \logicBox|Add1~5_sumout ;
wire \logicBox|Add2~2 ;
wire \logicBox|Add2~6 ;
wire \logicBox|Add2~10 ;
wire \logicBox|Add2~13_sumout ;
wire \logicBox|C~6_combout ;
wire \logicBox|Selector0~0_combout ;
wire \ALUcntl|mux_out[15]~105_combout ;
wire \logicBox|Add3~2 ;
wire \logicBox|Add3~6 ;
wire \logicBox|Add3~10 ;
wire \logicBox|Add3~13_sumout ;
wire \logicBox|Add6~2 ;
wire \logicBox|Add6~6 ;
wire \logicBox|Add6~10 ;
wire \logicBox|Add6~13_sumout ;
wire \logicBox|Selector0~3_combout ;
wire \logicBox|Add0~2 ;
wire \logicBox|Add0~6 ;
wire \logicBox|Add0~10 ;
wire \logicBox|Add0~13_sumout ;
wire \logicBox|Add3~9_sumout ;
wire \logicBox|Add3~5_sumout ;
wire \logicBox|Add4~2 ;
wire \logicBox|Add4~6 ;
wire \logicBox|Add4~10 ;
wire \logicBox|Add4~13_sumout ;
wire \logicBox|Selector0~4_combout ;
wire \ALUcntl|mux_out[15]~104_combout ;
wire \logicBox|Add9~2 ;
wire \logicBox|Add9~6 ;
wire \logicBox|Add9~10 ;
wire \logicBox|Add9~13_sumout ;
wire \logicBox|Add9~9_sumout ;
wire \logicBox|Add9~5_sumout ;
wire \logicBox|Add10~2 ;
wire \logicBox|Add10~3 ;
wire \logicBox|Add10~6 ;
wire \logicBox|Add10~7 ;
wire \logicBox|Add10~10 ;
wire \logicBox|Add10~11 ;
wire \logicBox|Add10~13_sumout ;
wire \ALUcntl|mux_out[15]~106_combout ;
wire \logicBox|Add5~2 ;
wire \logicBox|Add5~6 ;
wire \logicBox|Add5~10 ;
wire \logicBox|Add5~13_sumout ;
wire \logicBox|Add7~2 ;
wire \logicBox|Add7~6 ;
wire \logicBox|Add7~10 ;
wire \logicBox|Add7~13_sumout ;
wire \logicBox|Add7~9_sumout ;
wire \logicBox|Add7~5_sumout ;
wire \logicBox|Add8~2 ;
wire \logicBox|Add8~3 ;
wire \logicBox|Add8~6 ;
wire \logicBox|Add8~7 ;
wire \logicBox|Add8~10 ;
wire \logicBox|Add8~11 ;
wire \logicBox|Add8~13_sumout ;
wire \logicBox|Selector0~1_combout ;
wire \logicBox|Selector0~2_combout ;
wire \ALUcntl|mux_out[15]~44_combout ;
wire \registers|r[11][15]~q ;
wire \muxSrc|Mux0~3_combout ;
wire \muxSrc|Mux0~2_combout ;
wire \muxSrc|Mux0~1_combout ;
wire \muxSrc|Mux0~0_combout ;
wire \muxSrc|Mux0~4_combout ;
wire \logicBox|Add6~14 ;
wire \logicBox|Add6~69_sumout ;
wire \logicBox|Add3~14 ;
wire \logicBox|Add3~65_sumout ;
wire \logicBox|Add4~14 ;
wire \logicBox|Add4~65_sumout ;
wire \logicBox|Selector16~4_combout ;
wire \logicBox|Selector16~2_combout ;
wire \logicBox|Add1~14 ;
wire \logicBox|Add1~65_sumout ;
wire \logicBox|Add2~14 ;
wire \logicBox|Add2~65_sumout ;
wire \logicBox|Selector16~0_combout ;
wire \logicBox|Add5~14 ;
wire \logicBox|Add5~69_sumout ;
wire \logicBox|Add7~14 ;
wire \logicBox|Add7~65_sumout ;
wire \logicBox|Add8~14 ;
wire \logicBox|Add8~15 ;
wire \logicBox|Add8~65_sumout ;
wire \logicBox|Selector16~1_combout ;
wire \logicBox|Add9~14 ;
wire \logicBox|Add9~65_sumout ;
wire \logicBox|Add10~14 ;
wire \logicBox|Add10~15 ;
wire \logicBox|Add10~65_sumout ;
wire \logicBox|Selector16~3_combout ;
wire \logicBox|Add4~50 ;
wire \logicBox|Add4~53_sumout ;
wire \logicBox|Selector14~4_combout ;
wire \logicBox|Add0~53_sumout ;
wire \logicBox|Add10~53_sumout ;
wire \logicBox|Selector14~2_combout ;
wire \ALUcntl|mux_out[1]~121_combout ;
wire \logicBox|Add5~53_sumout ;
wire \logicBox|Selector14~5_combout ;
wire \logicBox|Add8~53_sumout ;
wire \logicBox|Selector14~1_combout ;
wire \logicBox|ShiftLeft0~10_combout ;
wire \logicBox|Selector6~17_combout ;
wire \logicBox|ShiftRight0~8_combout ;
wire \logicBox|ShiftRight1~11_combout ;
wire \logicBox|ShiftRight1~10_combout ;
wire \logicBox|ShiftRight1~12_combout ;
wire \logicBox|ShiftRight1~13_combout ;
wire \logicBox|ShiftRight0~10_combout ;
wire \logicBox|ShiftRight1~4_combout ;
wire \ALUcntl|mux_out[5]~47_combout ;
wire \logicBox|Selector6~6_combout ;
wire \logicBox|Selector6~19_combout ;
wire \logicBox|Selector6~20_combout ;
wire \logicBox|Selector6~18_combout ;
wire \logicBox|Selector6~24_combout ;
wire \logicBox|ShiftRight3~1_combout ;
wire \logicBox|ShiftRight1~3_combout ;
wire \ALUcntl|mux_out[5]~46_combout ;
wire \logicBox|Selector6~1_combout ;
wire \logicBox|ShiftRight1~14_combout ;
wire \logicBox|Selector6~28_combout ;
wire \logicBox|Selector6~21_combout ;
wire \logicBox|Selector6~16_combout ;
wire \logicBox|Add2~45_sumout ;
wire \logicBox|Selector6~22_combout ;
wire \logicBox|Selector14~0_combout ;
wire \ALUcntl|mux_out[1]~122_combout ;
wire \ALUcntl|mux_out[1]~99_combout ;
wire \registers|r[12][1]~q ;
wire \registers|r[0][1]~q ;
wire \registers|r[4][1]~q ;
wire \registers|r[8][1]~q ;
wire \muxDst|Mux14~0_combout ;
wire \registers|r[15][1]~feeder_combout ;
wire \registers|r[15][1]~q ;
wire \registers|r[7][1]~q ;
wire \registers|r[3][1]~q ;
wire \registers|r[11][1]~q ;
wire \muxDst|Mux14~3_combout ;
wire \registers|r[5][1]~q ;
wire \registers|r[1][1]~q ;
wire \registers|r[9][1]~feeder_combout ;
wire \registers|r[9][1]~q ;
wire \registers|r[13][1]~feeder_combout ;
wire \registers|r[13][1]~q ;
wire \muxDst|Mux14~1_combout ;
wire \registers|r[14][1]~q ;
wire \registers|r[10][1]~q ;
wire \registers|r[2][1]~q ;
wire \registers|r[6][1]~q ;
wire \muxDst|Mux14~2_combout ;
wire \muxDst|Mux14~4_combout ;
wire \logicBox|Add3~54 ;
wire \logicBox|Add3~58 ;
wire \logicBox|Add3~61_sumout ;
wire \logicBox|Add4~61_sumout ;
wire \logicBox|Selector12~4_combout ;
wire \logicBox|Add6~61_sumout ;
wire \logicBox|Selector12~3_combout ;
wire \logicBox|Add0~61_sumout ;
wire \logicBox|Add10~61_sumout ;
wire \logicBox|Selector12~2_combout ;
wire \logicBox|Add2~53_sumout ;
wire \logicBox|Selector4~15_combout ;
wire \logicBox|ShiftRight1~17_combout ;
wire \logicBox|Selector4~16_combout ;
wire \logicBox|Selector4~17_combout ;
wire \logicBox|Selector4~22_combout ;
wire \logicBox|Selector4~18_combout ;
wire \logicBox|Selector4~19_combout ;
wire \logicBox|ShiftRight0~12_combout ;
wire \logicBox|Selector4~20_combout ;
wire \logicBox|Selector4~21_combout ;
wire \ALUcntl|mux_out[5]~53_combout ;
wire \logicBox|Selector3~19_combout ;
wire \logicBox|Selector4~24_combout ;
wire \logicBox|Selector12~6_combout ;
wire \logicBox|Add5~61_sumout ;
wire \logicBox|Add8~61_sumout ;
wire \logicBox|Selector12~0_combout ;
wire \logicBox|Selector12~7_combout ;
wire \logicBox|Selector12~8_combout ;
wire \logicBox|Selector12~1_combout ;
wire \logicBox|Selector12~5_combout ;
wire \ALUcntl|mux_out[3]~101_combout ;
wire \registers|r[10][3]~q ;
wire \muxSrc|Mux12~2_combout ;
wire \muxSrc|Mux12~3_combout ;
wire \muxSrc|Mux12~0_combout ;
wire \muxSrc|Mux12~1_combout ;
wire \muxSrc|Mux12~4_combout ;
wire \prog_count|Add0~13_sumout ;
wire \prog_count|PC~0_combout ;
wire \LScntl|mux_out[0]~3_combout ;
wire \prog_count|Add0~14 ;
wire \prog_count|Add0~17_sumout ;
wire \LScntl|mux_out[1]~4_combout ;
wire \prog_count|Add0~18 ;
wire \prog_count|Add0~21_sumout ;
wire \LScntl|mux_out[2]~5_combout ;
wire \prog_count|Add0~22 ;
wire \prog_count|Add0~25_sumout ;
wire \LScntl|mux_out[3]~6_combout ;
wire \prog_count|Add0~26 ;
wire \prog_count|Add0~29_sumout ;
wire \LScntl|mux_out[4]~7_combout ;
wire \prog_count|Add0~30 ;
wire \prog_count|Add0~33_sumout ;
wire \LScntl|mux_out[5]~8_combout ;
wire \prog_count|Add0~34 ;
wire \prog_count|Add0~37_sumout ;
wire \LScntl|mux_out[6]~9_combout ;
wire \prog_count|Add0~38 ;
wire \prog_count|Add0~41_sumout ;
wire \LScntl|mux_out[7]~10_combout ;
wire \prog_count|Add0~42 ;
wire \prog_count|Add0~45_sumout ;
wire \LScntl|mux_out[8]~11_combout ;
wire \prog_count|Add0~46 ;
wire \prog_count|Add0~49_sumout ;
wire \LScntl|mux_out[9]~12_combout ;
wire \prog_count|Add0~50 ;
wire \prog_count|Add0~53_sumout ;
wire \LScntl|mux_out[10]~13_combout ;
wire \prog_count|Add0~54 ;
wire \prog_count|Add0~57_sumout ;
wire \LScntl|mux_out[11]~14_combout ;
wire \prog_count|Add0~58 ;
wire \prog_count|Add0~61_sumout ;
wire \LScntl|mux_out[12]~15_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ;
wire \memory|ram~15_combout ;
wire \Instr_Reg|RdstOut[3]~feeder_combout ;
wire \registers|r[14][0]~q ;
wire \registers|r[15][0]~q ;
wire \registers|r[12][0]~feeder_combout ;
wire \registers|r[12][0]~q ;
wire \muxDst|Mux15~3_combout ;
wire \registers|r[0][0]~q ;
wire \registers|r[2][0]~q ;
wire \registers|r[1][0]~q ;
wire \registers|r[3][0]~feeder_combout ;
wire \registers|r[3][0]~q ;
wire \muxDst|Mux15~0_combout ;
wire \muxDst|Mux15~4_combout ;
wire \immMux|mux_out[0]~1_combout ;
wire \logicBox|ShiftRight1~15_combout ;
wire \logicBox|ShiftRight1~6_combout ;
wire \logicBox|ShiftRight1~18_combout ;
wire \logicBox|ShiftRight1~7_combout ;
wire \logicBox|ShiftRight1~20_combout ;
wire \logicBox|Selector7~31_combout ;
wire \logicBox|ShiftRight1~8_combout ;
wire \logicBox|ShiftRight1~5_combout ;
wire \logicBox|ShiftRight1~19_combout ;
wire \logicBox|Selector7~32_combout ;
wire \logicBox|Selector7~34_combout ;
wire \logicBox|Selector7~20_combout ;
wire \logicBox|Selector7~33_combout ;
wire \logicBox|Selector15~8_combout ;
wire \logicBox|Selector7~24_combout ;
wire \logicBox|Selector7~22_combout ;
wire \logicBox|ShiftRight0~14_combout ;
wire \logicBox|ShiftRight0~13_combout ;
wire \logicBox|ShiftRight0~15_combout ;
wire \logicBox|ShiftRight0~16_combout ;
wire \logicBox|Selector7~25_combout ;
wire \logicBox|Add2~61_sumout ;
wire \logicBox|Selector7~21_combout ;
wire \logicBox|Selector7~23_combout ;
wire \logicBox|Selector15~0_combout ;
wire \logicBox|Add6~49_sumout ;
wire \logicBox|Selector15~6_combout ;
wire \logicBox|Add4~49_sumout ;
wire \logicBox|Selector15~7_combout ;
wire \logicBox|Add0~49_sumout ;
wire \logicBox|Add10~49_sumout ;
wire \logicBox|Selector15~5_combout ;
wire \ALUcntl|mux_out[0]~118_combout ;
wire \ALUcntl|mux_out[0]~120_combout ;
wire \ALUcntl|mux_out[13]~4_combout ;
wire \logicBox|Selector7~5_combout ;
wire \logicBox|Add5~49_sumout ;
wire \logicBox|Add8~49_sumout ;
wire \logicBox|Selector15~4_combout ;
wire \ALUcntl|mux_out[0]~119_combout ;
wire \ALUcntl|mux_out[0]~98_combout ;
wire \registers|r[13][0]~q ;
wire \muxSrc|Mux15~3_combout ;
wire \muxSrc|Mux15~0_combout ;
wire \muxSrc|Mux15~2_combout ;
wire \muxSrc|Mux15~1_combout ;
wire \muxSrc|Mux15~4_combout ;
wire \memory|ram_rtl_0_bypass[1]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \memory|ram~12_combout ;
wire \Instr_Reg|RdstOut[0]~feeder_combout ;
wire \registers|r[10][5]~q ;
wire \registers|r[6][5]~q ;
wire \registers|r[14][5]~q ;
wire \registers|r[2][5]~q ;
wire \muxDst|Mux10~2_combout ;
wire \registers|r[5][5]~q ;
wire \registers|r[1][5]~feeder_combout ;
wire \registers|r[1][5]~q ;
wire \registers|r[9][5]~feeder_combout ;
wire \registers|r[9][5]~q ;
wire \muxDst|Mux10~1_combout ;
wire \registers|r[3][5]~feeder_combout ;
wire \registers|r[3][5]~q ;
wire \registers|r[15][5]~q ;
wire \registers|r[11][5]~q ;
wire \registers|r[7][5]~q ;
wire \muxDst|Mux10~3_combout ;
wire \registers|r[8][5]~q ;
wire \registers|r[12][5]~q ;
wire \registers|r[0][5]~q ;
wire \registers|r[4][5]~q ;
wire \muxDst|Mux10~0_combout ;
wire \muxDst|Mux10~4_combout ;
wire \immMux|mux_out[5]~8_combout ;
wire \ALUcntl|mux_out[13]~24_combout ;
wire \ALUcntl|mux_out[5]~27_combout ;
wire \ALUcntl|mux_out[5]~57_combout ;
wire \ALUcntl|mux_out[5]~58_combout ;
wire \ALUcntl|mux_out[5]~55_combout ;
wire \ALUcntl|mux_out[5]~56_combout ;
wire \logicBox|Add0~37_sumout ;
wire \logicBox|Add4~37_sumout ;
wire \logicBox|Add10~37_sumout ;
wire \ALUcntl|mux_out[5]~59_combout ;
wire \ALUcntl|mux_out[5]~82_combout ;
wire \ALUcntl|mux_out[5]~81_combout ;
wire \logicBox|Add6~37_sumout ;
wire \ALUcntl|mux_out[5]~123_combout ;
wire \ALUcntl|mux_out[5]~80_combout ;
wire \logicBox|Add5~37_sumout ;
wire \ALUcntl|mux_out[13]~16_combout ;
wire \logicBox|ShiftLeft0~9_combout ;
wire \ALUcntl|mux_out[5]~60_combout ;
wire \ALUcntl|mux_out[13]~6_combout ;
wire \ALUcntl|mux_out[5]~69_combout ;
wire \ALUcntl|mux_out[5]~61_combout ;
wire \ALUcntl|mux_out[5]~62_combout ;
wire \ALUcntl|mux_out[5]~63_combout ;
wire \ALUcntl|mux_out[5]~68_combout ;
wire \logicBox|ShiftRight0~4_combout ;
wire \logicBox|ShiftRight2~1_combout ;
wire \ALUcntl|mux_out[5]~64_combout ;
wire \ALUcntl|mux_out[5]~66_combout ;
wire \ALUcntl|mux_out[13]~5_combout ;
wire \ALUcntl|mux_out[5]~65_combout ;
wire \ALUcntl|mux_out[5]~67_combout ;
wire \logicBox|Add2~33_sumout ;
wire \ALUcntl|mux_out[5]~70_combout ;
wire \logicBox|Selector0~5_combout ;
wire \ALUcntl|mux_out[5]~73_combout ;
wire \ALUcntl|mux_out[5]~78_combout ;
wire \ALUcntl|mux_out[5]~72_combout ;
wire \ALUcntl|mux_out[5]~71_combout ;
wire \ALUcntl|mux_out[5]~74_combout ;
wire \ALUcntl|mux_out[5]~75_combout ;
wire \ALUcntl|mux_out[5]~76_combout ;
wire \ALUcntl|mux_out[5]~77_combout ;
wire \ALUcntl|mux_out[5]~79_combout ;
wire \ALUcntl|mux_out[5]~124_combout ;
wire \ALUcntl|mux_out[5]~125_combout ;
wire \logicBox|Add8~37_sumout ;
wire \ALUcntl|mux_out[5]~83_combout ;
wire \ALUcntl|mux_out[5]~84_combout ;
wire \ALUcntl|mux_out[5]~87_combout ;
wire \registers|r[13][5]~q ;
wire \muxSrc|Mux10~1_combout ;
wire \muxSrc|Mux10~3_combout ;
wire \muxSrc|Mux10~2_combout ;
wire \muxSrc|Mux10~0_combout ;
wire \muxSrc|Mux10~4_combout ;
wire \memory|ram_rtl_0_bypass[6]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ;
wire \memory|ram~9_combout ;
wire \ALUcntl|mux_out[5]~85_combout ;
wire \ALUcntl|mux_out[5]~86_combout ;
wire \logicBox|Add4~41_sumout ;
wire \logicBox|Add0~41_sumout ;
wire \logicBox|Add10~41_sumout ;
wire \ALUcntl|mux_out[6]~88_combout ;
wire \logicBox|Add6~41_sumout ;
wire \ALUcntl|mux_out[6]~126_combout ;
wire \logicBox|ShiftLeft0~12_combout ;
wire \logicBox|ShiftLeft0~13_combout ;
wire \ALUcntl|mux_out[6]~89_combout ;
wire \logicBox|ShiftRight2~2_combout ;
wire \ALUcntl|mux_out[14]~35_combout ;
wire \ALUcntl|mux_out[6]~50_combout ;
wire \ALUcntl|mux_out[6]~91_combout ;
wire \ALUcntl|mux_out[6]~49_combout ;
wire \ALUcntl|mux_out[14]~32_combout ;
wire \logicBox|ShiftRight3~2_combout ;
wire \ALUcntl|mux_out[6]~90_combout ;
wire \logicBox|Add2~37_sumout ;
wire \ALUcntl|mux_out[6]~92_combout ;
wire \ALUcntl|mux_out[6]~93_combout ;
wire \logicBox|Add5~41_sumout ;
wire \ALUcntl|mux_out[6]~127_combout ;
wire \logicBox|Add8~41_sumout ;
wire \ALUcntl|mux_out[6]~94_combout ;
wire \ALUcntl|mux_out[6]~95_combout ;
wire \ALUcntl|mux_out[6]~96_combout ;
wire \registers|r[5][6]~q ;
wire \registers|r[7][6]~q ;
wire \registers|r[4][6]~q ;
wire \registers|r[6][6]~q ;
wire \muxDst|Mux9~1_combout ;
wire \registers|r[12][6]~q ;
wire \registers|r[13][6]~feeder_combout ;
wire \registers|r[13][6]~q ;
wire \registers|r[15][6]~q ;
wire \registers|r[14][6]~feeder_combout ;
wire \registers|r[14][6]~q ;
wire \muxDst|Mux9~3_combout ;
wire \registers|r[1][6]~q ;
wire \registers|r[2][6]~q ;
wire \registers|r[0][6]~q ;
wire \registers|r[3][6]~q ;
wire \muxDst|Mux9~0_combout ;
wire \registers|r[11][6]~feeder_combout ;
wire \registers|r[11][6]~q ;
wire \registers|r[10][6]~feeder_combout ;
wire \registers|r[10][6]~q ;
wire \registers|r[9][6]~q ;
wire \registers|r[8][6]~q ;
wire \muxDst|Mux9~2_combout ;
wire \muxDst|Mux9~4_combout ;
wire \logicBox|Add3~42 ;
wire \logicBox|Add3~45_sumout ;
wire \logicBox|Add4~45_sumout ;
wire \logicBox|Selector8~4_combout ;
wire \logicBox|Add6~45_sumout ;
wire \logicBox|Selector8~3_combout ;
wire \logicBox|Add0~45_sumout ;
wire \logicBox|Add10~45_sumout ;
wire \logicBox|Selector8~2_combout ;
wire \ALUcntl|mux_out[7]~116_combout ;
wire \logicBox|Add5~45_sumout ;
wire \logicBox|Selector8~5_combout ;
wire \logicBox|Add8~45_sumout ;
wire \logicBox|Selector8~1_combout ;
wire \logicBox|ShiftLeft0~23_combout ;
wire \logicBox|C~7_combout ;
wire \logicBox|ShiftRight3~4_combout ;
wire \logicBox|C~8_combout ;
wire \logicBox|C~9_combout ;
wire \logicBox|C~14_combout ;
wire \logicBox|C~10_combout ;
wire \logicBox|Selector6~5_combout ;
wire \logicBox|ShiftRight2~5_combout ;
wire \logicBox|C~12_combout ;
wire \logicBox|C~13_combout ;
wire \logicBox|C~11_combout ;
wire \logicBox|C~20_combout ;
wire \logicBox|Add2~41_sumout ;
wire \logicBox|C~15_combout ;
wire \logicBox|Selector8~0_combout ;
wire \ALUcntl|mux_out[7]~117_combout ;
wire \ALUcntl|mux_out[7]~97_combout ;
wire \registers|r[6][7]~q ;
wire \muxDst|Mux8~2_combout ;
wire \muxDst|Mux8~0_combout ;
wire \muxDst|Mux8~3_combout ;
wire \muxDst|Mux8~1_combout ;
wire \muxDst|Mux8~4_combout ;
wire \logicBox|Add6~21_sumout ;
wire \logicBox|Selector6~14_combout ;
wire \logicBox|Add4~21_sumout ;
wire \logicBox|Selector6~15_combout ;
wire \logicBox|Add0~21_sumout ;
wire \logicBox|Add10~21_sumout ;
wire \logicBox|Selector6~13_combout ;
wire \ALUcntl|mux_out[9]~110_combout ;
wire \immMux|mux_out[9]~13_combout ;
wire \logicBox|Add5~21_sumout ;
wire \logicBox|Selector6~23_combout ;
wire \logicBox|Add8~21_sumout ;
wire \logicBox|Selector6~12_combout ;
wire \logicBox|ShiftLeft0~8_combout ;
wire \logicBox|ShiftLeft0~19_combout ;
wire \logicBox|Selector6~2_combout ;
wire \logicBox|Selector6~3_combout ;
wire \logicBox|Selector6~9_combout ;
wire \logicBox|Selector6~4_combout ;
wire \logicBox|Selector6~7_combout ;
wire \logicBox|Selector6~8_combout ;
wire \logicBox|Selector6~32_combout ;
wire \logicBox|Add2~17_sumout ;
wire \logicBox|Selector6~10_combout ;
wire \logicBox|Selector6~11_combout ;
wire \ALUcntl|mux_out[9]~111_combout ;
wire \ALUcntl|mux_out[9]~48_combout ;
wire \registers|r[13][9]~feeder_combout ;
wire \registers|r[13][9]~q ;
wire \muxSrc|Mux6~1_combout ;
wire \muxSrc|Mux6~3_combout ;
wire \muxSrc|Mux6~0_combout ;
wire \muxSrc|Mux6~2_combout ;
wire \muxSrc|Mux6~4_combout ;
wire \memory|ram_rtl_0_bypass[10]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout ;
wire \memory|ram~5_combout ;
wire \registers|r[11][0]~12_combout ;
wire \registers|r[11][8]~q ;
wire \registers|r[10][8]~q ;
wire \registers|r[8][8]~feeder_combout ;
wire \registers|r[8][8]~q ;
wire \registers|r[9][8]~feeder_combout ;
wire \registers|r[9][8]~q ;
wire \muxDst|Mux7~2_combout ;
wire \registers|r[1][8]~q ;
wire \registers|r[2][8]~q ;
wire \registers|r[3][8]~q ;
wire \muxDst|Mux7~0_combout ;
wire \registers|r[5][8]~q ;
wire \registers|r[4][8]~q ;
wire \registers|r[7][8]~q ;
wire \registers|r[6][8]~q ;
wire \muxDst|Mux7~1_combout ;
wire \registers|r[14][8]~q ;
wire \registers|r[12][8]~q ;
wire \registers|r[13][8]~q ;
wire \registers|r[15][8]~q ;
wire \muxDst|Mux7~3_combout ;
wire \muxDst|Mux7~4_combout ;
wire \logicBox|Add1~61_sumout ;
wire \logicBox|Selector7~10_combout ;
wire \logicBox|ShiftLeft0~24_combout ;
wire \logicBox|Selector7~12_combout ;
wire \logicBox|Selector7~18_combout ;
wire \logicBox|ShiftRight2~6_combout ;
wire \logicBox|Selector7~19_combout ;
wire \logicBox|Equal0~0_combout ;
wire \logicBox|Selector7~27_combout ;
wire \logicBox|Selector7~28_combout ;
wire \immMux|mux_out[8]~12_combout ;
wire \logicBox|Selector7~30_combout ;
wire \logicBox|C~17_combout ;
wire \logicBox|Selector7~26_combout ;
wire \logicBox|Selector7~29_combout ;
wire \logicBox|Selector7~14_combout ;
wire \logicBox|Add2~57_sumout ;
wire \logicBox|Selector7~11_combout ;
wire \logicBox|Selector7~13_combout ;
wire \logicBox|Selector7~1_combout ;
wire \logicBox|Add5~17_sumout ;
wire \logicBox|Add8~17_sumout ;
wire \logicBox|Selector7~6_combout ;
wire \logicBox|Add6~17_sumout ;
wire \logicBox|Selector7~8_combout ;
wire \logicBox|Add4~17_sumout ;
wire \logicBox|Selector7~9_combout ;
wire \logicBox|Add0~17_sumout ;
wire \logicBox|Add10~17_sumout ;
wire \logicBox|Selector7~7_combout ;
wire \ALUcntl|mux_out[8]~107_combout ;
wire \ALUcntl|mux_out[8]~108_combout ;
wire \ALUcntl|mux_out[8]~109_combout ;
wire \ALUcntl|mux_out[8]~45_combout ;
wire \registers|r[0][8]~q ;
wire \muxSrc|Mux7~0_combout ;
wire \muxSrc|Mux7~3_combout ;
wire \muxSrc|Mux7~2_combout ;
wire \muxSrc|Mux7~1_combout ;
wire \muxSrc|Mux7~4_combout ;
wire \memory|ram_rtl_0_bypass[9]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout ;
wire \memory|ram~6_combout ;
wire \Instr_Reg|RsrcOut[0]~feeder_combout ;
wire \muxSrc|Mux14~0_combout ;
wire \muxSrc|Mux14~1_combout ;
wire \muxSrc|Mux14~2_combout ;
wire \muxSrc|Mux14~3_combout ;
wire \muxSrc|Mux14~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \memory|ram~13_combout ;
wire \Instr_Reg|RdstOut[1]~feeder_combout ;
wire \registers|r[1][2]~q ;
wire \registers|r[0][2]~feeder_combout ;
wire \registers|r[0][2]~q ;
wire \registers|r[2][2]~feeder_combout ;
wire \registers|r[2][2]~q ;
wire \registers|r[3][2]~q ;
wire \muxDst|Mux13~0_combout ;
wire \registers|r[11][2]~q ;
wire \registers|r[9][2]~feeder_combout ;
wire \registers|r[9][2]~q ;
wire \registers|r[8][2]~feeder_combout ;
wire \registers|r[8][2]~q ;
wire \registers|r[10][2]~q ;
wire \muxDst|Mux13~2_combout ;
wire \registers|r[4][2]~q ;
wire \registers|r[5][2]~q ;
wire \registers|r[7][2]~q ;
wire \registers|r[6][2]~feeder_combout ;
wire \registers|r[6][2]~q ;
wire \muxDst|Mux13~1_combout ;
wire \registers|r[14][2]~q ;
wire \registers|r[13][2]~q ;
wire \registers|r[15][2]~feeder_combout ;
wire \registers|r[15][2]~q ;
wire \muxDst|Mux13~3_combout ;
wire \muxDst|Mux13~4_combout ;
wire \logicBox|Add3~57_sumout ;
wire \logicBox|Add6~57_sumout ;
wire \logicBox|Selector13~3_combout ;
wire \logicBox|Add4~57_sumout ;
wire \logicBox|Selector13~4_combout ;
wire \logicBox|Add0~57_sumout ;
wire \logicBox|Add10~57_sumout ;
wire \logicBox|Selector13~2_combout ;
wire \logicBox|Add2~49_sumout ;
wire \logicBox|Selector5~0_combout ;
wire \logicBox|ShiftRight1~16_combout ;
wire \logicBox|Selector5~15_combout ;
wire \logicBox|Selector5~16_combout ;
wire \logicBox|Selector5~17_combout ;
wire \logicBox|Selector5~21_combout ;
wire \logicBox|ShiftRight0~11_combout ;
wire \logicBox|Selector5~5_combout ;
wire \logicBox|Selector5~19_combout ;
wire \logicBox|Selector5~20_combout ;
wire \logicBox|Selector5~18_combout ;
wire \logicBox|Selector5~23_combout ;
wire \logicBox|Selector13~6_combout ;
wire \logicBox|Add5~57_sumout ;
wire \logicBox|Add8~57_sumout ;
wire \logicBox|Selector13~0_combout ;
wire \logicBox|Selector13~7_combout ;
wire \logicBox|Selector13~8_combout ;
wire \logicBox|Selector13~1_combout ;
wire \logicBox|Selector13~5_combout ;
wire \ALUcntl|mux_out[2]~100_combout ;
wire \registers|r[12][2]~q ;
wire \muxSrc|Mux13~3_combout ;
wire \muxSrc|Mux13~0_combout ;
wire \muxSrc|Mux13~1_combout ;
wire \muxSrc|Mux13~2_combout ;
wire \muxSrc|Mux13~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ;
wire \memory|ram~14_combout ;
wire \Instr_Reg|RdstOut[2]~feeder_combout ;
wire \registers|r[3][4]~q ;
wire \registers|r[1][4]~q ;
wire \registers|r[2][4]~q ;
wire \registers|r[0][4]~feeder_combout ;
wire \registers|r[0][4]~q ;
wire \muxDst|Mux11~0_combout ;
wire \registers|r[13][4]~q ;
wire \registers|r[15][4]~q ;
wire \registers|r[12][4]~feeder_combout ;
wire \registers|r[12][4]~q ;
wire \registers|r[14][4]~q ;
wire \muxDst|Mux11~3_combout ;
wire \registers|r[7][4]~q ;
wire \registers|r[6][4]~feeder_combout ;
wire \registers|r[6][4]~q ;
wire \registers|r[5][4]~feeder_combout ;
wire \registers|r[5][4]~q ;
wire \muxDst|Mux11~1_combout ;
wire \registers|r[11][4]~feeder_combout ;
wire \registers|r[11][4]~q ;
wire \registers|r[9][4]~feeder_combout ;
wire \registers|r[9][4]~q ;
wire \registers|r[8][4]~q ;
wire \registers|r[10][4]~q ;
wire \muxDst|Mux11~2_combout ;
wire \muxDst|Mux11~4_combout ;
wire \logicBox|Add3~33_sumout ;
wire \logicBox|Add4~33_sumout ;
wire \logicBox|Selector11~4_combout ;
wire \logicBox|Add6~33_sumout ;
wire \logicBox|Selector11~3_combout ;
wire \logicBox|Add0~33_sumout ;
wire \logicBox|Add10~33_sumout ;
wire \logicBox|Selector11~2_combout ;
wire \logicBox|Add2~29_sumout ;
wire \logicBox|ShiftRight1~9_combout ;
wire \logicBox|Selector3~15_combout ;
wire \logicBox|ShiftLeft0~22_combout ;
wire \logicBox|Selector3~16_combout ;
wire \logicBox|Selector3~17_combout ;
wire \logicBox|Selector3~18_combout ;
wire \logicBox|ShiftRight0~9_combout ;
wire \logicBox|Selector3~20_combout ;
wire \logicBox|Selector3~21_combout ;
wire \logicBox|Selector3~24_combout ;
wire \logicBox|Selector3~22_combout ;
wire \logicBox|Selector11~6_combout ;
wire \logicBox|Add5~33_sumout ;
wire \logicBox|Add8~33_sumout ;
wire \logicBox|Selector11~0_combout ;
wire \logicBox|Selector11~7_combout ;
wire \logicBox|Selector11~8_combout ;
wire \logicBox|Selector11~1_combout ;
wire \logicBox|Selector11~5_combout ;
wire \ALUcntl|mux_out[4]~54_combout ;
wire \registers|r[4][4]~q ;
wire \muxSrc|Mux11~1_combout ;
wire \muxSrc|Mux11~0_combout ;
wire \muxSrc|Mux11~3_combout ;
wire \muxSrc|Mux11~2_combout ;
wire \muxSrc|Mux11~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \memory|ram~8_combout ;
wire \test|Equal1~0_combout ;
wire \test|state_counter~20_combout ;
wire \test|state_counter~21_combout ;
wire \test|state_counter.0111~q ;
wire \test|WideOr2~combout ;
wire \prog_count|Add0~62 ;
wire \prog_count|Add0~1_sumout ;
wire \LScntl|mux_out[13]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout ;
wire \memory|ram~7_combout ;
wire \Instr_Reg|RsrcOut[3]~feeder_combout ;
wire \muxSrc|Mux9~0_combout ;
wire \muxSrc|Mux9~3_combout ;
wire \muxSrc|Mux9~1_combout ;
wire \muxSrc|Mux9~2_combout ;
wire \muxSrc|Mux9~4_combout ;
wire \memory|ram_rtl_0_bypass[7]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \memory|ram~10_combout ;
wire \test|state_counter~15_combout ;
wire \test|state_counter~16_combout ;
wire \test|state_counter.0010~q ;
wire \registers|r[2][9]~3_combout ;
wire \registers|r[2][14]~q ;
wire \registers|r[3][14]~feeder_combout ;
wire \registers|r[3][14]~q ;
wire \registers|r[1][14]~q ;
wire \muxDst|Mux1~0_combout ;
wire \registers|r[9][14]~q ;
wire \registers|r[8][14]~q ;
wire \registers|r[10][14]~q ;
wire \registers|r[11][14]~q ;
wire \muxDst|Mux1~2_combout ;
wire \registers|r[7][14]~q ;
wire \registers|r[6][14]~q ;
wire \registers|r[5][14]~q ;
wire \registers|r[4][14]~q ;
wire \muxDst|Mux1~1_combout ;
wire \registers|r[13][14]~feeder_combout ;
wire \registers|r[13][14]~q ;
wire \registers|r[12][14]~feeder_combout ;
wire \registers|r[12][14]~q ;
wire \registers|r[14][14]~q ;
wire \registers|r[15][14]~q ;
wire \muxDst|Mux1~3_combout ;
wire \muxDst|Mux1~4_combout ;
wire \immMux|mux_out[14]~11_combout ;
wire \logicBox|Add6~9_sumout ;
wire \ALUcntl|mux_out[14]~31_combout ;
wire \ALUcntl|mux_out[13]~25_combout ;
wire \logicBox|Add0~9_sumout ;
wire \logicBox|Add4~9_sumout ;
wire \ALUcntl|mux_out[14]~41_combout ;
wire \logicBox|Add10~9_sumout ;
wire \ALUcntl|mux_out[13]~21_combout ;
wire \ALUcntl|mux_out[13]~20_combout ;
wire \logicBox|Add5~9_sumout ;
wire \ALUcntl|mux_out[13]~17_combout ;
wire \logicBox|ShiftLeft0~11_combout ;
wire \ALUcntl|mux_out[13]~18_combout ;
wire \ALUcntl|mux_out[13]~14_combout ;
wire \ALUcntl|mux_out[13]~13_combout ;
wire \ALUcntl|mux_out[14]~38_combout ;
wire \ALUcntl|mux_out[13]~9_combout ;
wire \ALUcntl|mux_out[14]~33_combout ;
wire \ALUcntl|mux_out[14]~34_combout ;
wire \ALUcntl|mux_out[13]~7_combout ;
wire \logicBox|Add2~9_sumout ;
wire \ALUcntl|mux_out[14]~36_combout ;
wire \ALUcntl|mux_out[13]~10_combout ;
wire \ALUcntl|mux_out[13]~11_combout ;
wire \ALUcntl|mux_out[14]~37_combout ;
wire \ALUcntl|mux_out[14]~39_combout ;
wire \logicBox|Add8~9_sumout ;
wire \ALUcntl|mux_out[14]~40_combout ;
wire \ALUcntl|mux_out[14]~42_combout ;
wire \ALUcntl|mux_out[14]~43_combout ;
wire \registers|r[0][14]~q ;
wire \muxSrc|Mux1~0_combout ;
wire \muxSrc|Mux1~2_combout ;
wire \muxSrc|Mux1~1_combout ;
wire \muxSrc|Mux1~3_combout ;
wire \muxSrc|Mux1~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout ;
wire \memory|ram~2_combout ;
wire \logicBox|C~18_combout ;
wire \logicBox|C~19_combout ;
wire \logicBox|Equal0~5_combout ;
wire \logicBox|Equal0~3_combout ;
wire \logicBox|Equal0~1_combout ;
wire \logicBox|Equal0~2_combout ;
wire \logicBox|Equal0~4_combout ;
wire \immMux|mux_out[10]~14_combout ;
wire \logicBox|Equal0~6_combout ;
wire \logicBox|Equal0~7_combout ;
wire \logicBox|Equal0~8_combout ;
wire \logicBox|Selector19~12_combout ;
wire \logicBox|Selector19~0_combout ;
wire \logicBox|Selector19~1_combout ;
wire \logicBox|Selector19~2_combout ;
wire \logicBox|Selector19~3_combout ;
wire \logicBox|Selector19~11_combout ;
wire \logicBox|Selector19~13_combout ;
wire \logicBox|Selector19~14_combout ;
wire \logicBox|Selector19~15_combout ;
wire \logicBox|Selector19~6_combout ;
wire \logicBox|Selector19~7_combout ;
wire \logicBox|Selector19~4_combout ;
wire \logicBox|Selector19~5_combout ;
wire \logicBox|Selector19~8_combout ;
wire \logicBox|Selector19~9_combout ;
wire \logicBox|Selector19~10_combout ;
wire \logicBox|Selector19~16_combout ;
wire \flags|flags_out[2]~0_combout ;
wire \flags|flags_out~1_combout ;
wire \test|Mux0~0_combout ;
wire \flags|flags_out[0]~3_combout ;
wire \flags|flags_out[0]~2_combout ;
wire \logicBox|LessThan2~0_combout ;
wire \logicBox|LessThan2~1_combout ;
wire \logicBox|LessThan3~0_combout ;
wire \logicBox|LessThan3~1_combout ;
wire \logicBox|LessThan3~2_combout ;
wire \logicBox|LessThan3~3_combout ;
wire \logicBox|LessThan3~4_combout ;
wire \logicBox|LessThan3~5_combout ;
wire \flags|flags_out~9_combout ;
wire \logicBox|LessThan0~0_combout ;
wire \logicBox|LessThan0~1_combout ;
wire \logicBox|LessThan0~2_combout ;
wire \logicBox|LessThan0~3_combout ;
wire \logicBox|LessThan0~4_combout ;
wire \flags|flags_out~10_combout ;
wire \flags|flags_out~11_combout ;
wire \test|Mux0~3_combout ;
wire \flags|flags_out~5_combout ;
wire \flags|flags_out~6_combout ;
wire \flags|flags_out~7_combout ;
wire \flags|flags_out~4_combout ;
wire \flags|flags_out~8_combout ;
wire \logicBox|Selector18~2_combout ;
wire \logicBox|Selector18~3_combout ;
wire \logicBox|Selector18~4_combout ;
wire \logicBox|Selector18~5_combout ;
wire \logicBox|Selector18~0_combout ;
wire \logicBox|Selector18~1_combout ;
wire \logicBox|Selector18~6_combout ;
wire \test|Mux0~2_combout ;
wire \test|Mux0~1_combout ;
wire \test|Mux0~4_combout ;
wire \prog_count|Add0~2 ;
wire \prog_count|Add0~9_sumout ;
wire \LScntl|mux_out[14]~2_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout ;
wire \memory|ram~1_combout ;
wire \logicBox|Add6~25_sumout ;
wire \logicBox|Selector5~13_combout ;
wire \logicBox|Add4~25_sumout ;
wire \logicBox|Selector5~14_combout ;
wire \logicBox|Add0~25_sumout ;
wire \logicBox|Add10~25_sumout ;
wire \logicBox|Selector5~12_combout ;
wire \ALUcntl|mux_out[10]~112_combout ;
wire \logicBox|Add5~25_sumout ;
wire \logicBox|Selector5~22_combout ;
wire \logicBox|Add8~25_sumout ;
wire \logicBox|Selector5~11_combout ;
wire \logicBox|ShiftLeft0~20_combout ;
wire \logicBox|Selector5~1_combout ;
wire \logicBox|Selector5~2_combout ;
wire \logicBox|Selector5~3_combout ;
wire \logicBox|Selector5~8_combout ;
wire \logicBox|Selector5~6_combout ;
wire \logicBox|Selector5~7_combout ;
wire \logicBox|Selector5~4_combout ;
wire \logicBox|Selector5~27_combout ;
wire \logicBox|Add2~21_sumout ;
wire \logicBox|Selector5~9_combout ;
wire \logicBox|Selector5~10_combout ;
wire \ALUcntl|mux_out[10]~113_combout ;
wire \ALUcntl|mux_out[10]~51_combout ;
wire \registers|r[4][10]~q ;
wire \muxSrc|Mux5~1_combout ;
wire \muxSrc|Mux5~0_combout ;
wire \muxSrc|Mux5~3_combout ;
wire \muxSrc|Mux5~2_combout ;
wire \muxSrc|Mux5~4_combout ;
wire \memory|ram_rtl_0_bypass[11]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout ;
wire \memory|ram~4_combout ;
wire \Instr_Reg|RsrcOut[2]~feeder_combout ;
wire \muxSrc|Mux3~3_combout ;
wire \muxSrc|Mux3~2_combout ;
wire \muxSrc|Mux3~1_combout ;
wire \muxSrc|Mux3~0_combout ;
wire \muxSrc|Mux3~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout ;
wire \memory|ram~0_combout ;
wire \test|Equal0~0_combout ;
wire \test|state_counter~17_combout ;
wire \test|state_counter.0100~q ;
wire \prog_count|PC[3]~1_combout ;
wire \test|state_counter.0000~q ;
wire \test|state_counter~22_combout ;
wire \test|state_counter.0001~q ;
wire \test|state_counter~18_combout ;
wire \test|state_counter.0011~q ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ;
wire \memory|ram~11_combout ;
wire \prog_count|Add0~10 ;
wire \prog_count|Add0~5_sumout ;
wire \LScntl|mux_out[15]~1_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout ;
wire \memory|ram~3_combout ;
wire \ALUcntl|mux_out[13]~28_combout ;
wire \ALUcntl|mux_out[13]~29_combout ;
wire \logicBox|Add6~5_sumout ;
wire \ALUcntl|mux_out[13]~1_combout ;
wire \logicBox|Add0~5_sumout ;
wire \logicBox|Add4~5_sumout ;
wire \ALUcntl|mux_out[13]~23_combout ;
wire \logicBox|Add10~5_sumout ;
wire \logicBox|Add5~5_sumout ;
wire \ALUcntl|mux_out[13]~15_combout ;
wire \ALUcntl|mux_out[13]~2_combout ;
wire \ALUcntl|mux_out[13]~3_combout ;
wire \logicBox|Add2~5_sumout ;
wire \ALUcntl|mux_out[13]~8_combout ;
wire \ALUcntl|mux_out[13]~12_combout ;
wire \ALUcntl|mux_out[13]~19_combout ;
wire \logicBox|Add8~5_sumout ;
wire \ALUcntl|mux_out[13]~22_combout ;
wire \ALUcntl|mux_out[13]~26_combout ;
wire \ALUcntl|mux_out[13]~30_combout ;
wire \registers|r[14][13]~feeder_combout ;
wire \registers|r[14][13]~q ;
wire \seg4|WideOr6~0_combout ;
wire \seg4|WideOr5~0_combout ;
wire \seg4|WideOr4~0_combout ;
wire \seg4|WideOr3~0_combout ;
wire \seg4|WideOr2~0_combout ;
wire \seg4|WideOr1~0_combout ;
wire \seg4|WideOr0~0_combout ;
wire \seg3|WideOr6~0_combout ;
wire \seg3|WideOr5~0_combout ;
wire \seg3|WideOr4~0_combout ;
wire \seg3|WideOr3~0_combout ;
wire \seg3|WideOr2~0_combout ;
wire \seg3|WideOr1~0_combout ;
wire \seg3|WideOr0~0_combout ;
wire \seg2|WideOr6~0_combout ;
wire \seg2|WideOr5~0_combout ;
wire \seg2|WideOr4~0_combout ;
wire \seg2|WideOr3~0_combout ;
wire \seg2|WideOr2~0_combout ;
wire \seg2|WideOr1~0_combout ;
wire \seg2|WideOr0~0_combout ;
wire \seg1|WideOr6~0_combout ;
wire \seg1|WideOr5~0_combout ;
wire \seg1|WideOr4~0_combout ;
wire \seg1|WideOr3~0_combout ;
wire \seg1|WideOr2~0_combout ;
wire \seg1|WideOr1~0_combout ;
wire \seg1|WideOr0~0_combout ;
wire [15:0] \prog_count|PC ;
wire [7:0] \Instr_Reg|Opcode ;
wire [0:16] \memory|ram_rtl_0_bypass ;
wire [3:0] \Instr_Reg|RdstOut ;
wire [4:0] \flags|flags_out ;
wire [3:0] \Instr_Reg|RsrcOut ;
wire [3:0] \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w ;
wire [2:0] \memory|ram_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \Instr_Reg|ImmOut ;

wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;

assign \memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg_4[6]~output (
	.i(!\seg4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[6]),
	.obar());
// synopsys translate_off
defparam \seg_4[6]~output .bus_hold = "false";
defparam \seg_4[6]~output .open_drain_output = "false";
defparam \seg_4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg_4[5]~output (
	.i(\seg4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[5]),
	.obar());
// synopsys translate_off
defparam \seg_4[5]~output .bus_hold = "false";
defparam \seg_4[5]~output .open_drain_output = "false";
defparam \seg_4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg_4[4]~output (
	.i(\seg4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[4]),
	.obar());
// synopsys translate_off
defparam \seg_4[4]~output .bus_hold = "false";
defparam \seg_4[4]~output .open_drain_output = "false";
defparam \seg_4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg_4[3]~output (
	.i(\seg4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[3]),
	.obar());
// synopsys translate_off
defparam \seg_4[3]~output .bus_hold = "false";
defparam \seg_4[3]~output .open_drain_output = "false";
defparam \seg_4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg_4[2]~output (
	.i(\seg4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[2]),
	.obar());
// synopsys translate_off
defparam \seg_4[2]~output .bus_hold = "false";
defparam \seg_4[2]~output .open_drain_output = "false";
defparam \seg_4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg_4[1]~output (
	.i(\seg4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[1]),
	.obar());
// synopsys translate_off
defparam \seg_4[1]~output .bus_hold = "false";
defparam \seg_4[1]~output .open_drain_output = "false";
defparam \seg_4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg_4[0]~output (
	.i(\seg4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[0]),
	.obar());
// synopsys translate_off
defparam \seg_4[0]~output .bus_hold = "false";
defparam \seg_4[0]~output .open_drain_output = "false";
defparam \seg_4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg_3[6]~output (
	.i(!\seg3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[6]),
	.obar());
// synopsys translate_off
defparam \seg_3[6]~output .bus_hold = "false";
defparam \seg_3[6]~output .open_drain_output = "false";
defparam \seg_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg_3[5]~output (
	.i(\seg3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[5]),
	.obar());
// synopsys translate_off
defparam \seg_3[5]~output .bus_hold = "false";
defparam \seg_3[5]~output .open_drain_output = "false";
defparam \seg_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg_3[4]~output (
	.i(\seg3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[4]),
	.obar());
// synopsys translate_off
defparam \seg_3[4]~output .bus_hold = "false";
defparam \seg_3[4]~output .open_drain_output = "false";
defparam \seg_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg_3[3]~output (
	.i(\seg3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[3]),
	.obar());
// synopsys translate_off
defparam \seg_3[3]~output .bus_hold = "false";
defparam \seg_3[3]~output .open_drain_output = "false";
defparam \seg_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg_3[2]~output (
	.i(\seg3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[2]),
	.obar());
// synopsys translate_off
defparam \seg_3[2]~output .bus_hold = "false";
defparam \seg_3[2]~output .open_drain_output = "false";
defparam \seg_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg_3[1]~output (
	.i(\seg3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[1]),
	.obar());
// synopsys translate_off
defparam \seg_3[1]~output .bus_hold = "false";
defparam \seg_3[1]~output .open_drain_output = "false";
defparam \seg_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg_3[0]~output (
	.i(\seg3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[0]),
	.obar());
// synopsys translate_off
defparam \seg_3[0]~output .bus_hold = "false";
defparam \seg_3[0]~output .open_drain_output = "false";
defparam \seg_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg_2[6]~output (
	.i(!\seg2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[6]),
	.obar());
// synopsys translate_off
defparam \seg_2[6]~output .bus_hold = "false";
defparam \seg_2[6]~output .open_drain_output = "false";
defparam \seg_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg_2[5]~output (
	.i(\seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[5]),
	.obar());
// synopsys translate_off
defparam \seg_2[5]~output .bus_hold = "false";
defparam \seg_2[5]~output .open_drain_output = "false";
defparam \seg_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg_2[4]~output (
	.i(\seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[4]),
	.obar());
// synopsys translate_off
defparam \seg_2[4]~output .bus_hold = "false";
defparam \seg_2[4]~output .open_drain_output = "false";
defparam \seg_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg_2[3]~output (
	.i(\seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[3]),
	.obar());
// synopsys translate_off
defparam \seg_2[3]~output .bus_hold = "false";
defparam \seg_2[3]~output .open_drain_output = "false";
defparam \seg_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg_2[2]~output (
	.i(\seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[2]),
	.obar());
// synopsys translate_off
defparam \seg_2[2]~output .bus_hold = "false";
defparam \seg_2[2]~output .open_drain_output = "false";
defparam \seg_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg_2[1]~output (
	.i(\seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[1]),
	.obar());
// synopsys translate_off
defparam \seg_2[1]~output .bus_hold = "false";
defparam \seg_2[1]~output .open_drain_output = "false";
defparam \seg_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg_2[0]~output (
	.i(\seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[0]),
	.obar());
// synopsys translate_off
defparam \seg_2[0]~output .bus_hold = "false";
defparam \seg_2[0]~output .open_drain_output = "false";
defparam \seg_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg_1[6]~output (
	.i(!\seg1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[6]),
	.obar());
// synopsys translate_off
defparam \seg_1[6]~output .bus_hold = "false";
defparam \seg_1[6]~output .open_drain_output = "false";
defparam \seg_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg_1[5]~output (
	.i(\seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[5]),
	.obar());
// synopsys translate_off
defparam \seg_1[5]~output .bus_hold = "false";
defparam \seg_1[5]~output .open_drain_output = "false";
defparam \seg_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg_1[4]~output (
	.i(\seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[4]),
	.obar());
// synopsys translate_off
defparam \seg_1[4]~output .bus_hold = "false";
defparam \seg_1[4]~output .open_drain_output = "false";
defparam \seg_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg_1[3]~output (
	.i(\seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[3]),
	.obar());
// synopsys translate_off
defparam \seg_1[3]~output .bus_hold = "false";
defparam \seg_1[3]~output .open_drain_output = "false";
defparam \seg_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg_1[2]~output (
	.i(\seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[2]),
	.obar());
// synopsys translate_off
defparam \seg_1[2]~output .bus_hold = "false";
defparam \seg_1[2]~output .open_drain_output = "false";
defparam \seg_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg_1[1]~output (
	.i(\seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[1]),
	.obar());
// synopsys translate_off
defparam \seg_1[1]~output .bus_hold = "false";
defparam \seg_1[1]~output .open_drain_output = "false";
defparam \seg_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg_1[0]~output (
	.i(\seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[0]),
	.obar());
// synopsys translate_off
defparam \seg_1[0]~output .bus_hold = "false";
defparam \seg_1[0]~output .open_drain_output = "false";
defparam \seg_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N33
cyclonev_lcell_comb \test|state_counter~14 (
// Equation(s):
// \test|state_counter~14_combout  = ( !\rst~input_o  & ( \test|state_counter.0100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|state_counter.0100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~14 .extended_lut = "off";
defparam \test|state_counter~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \test|state_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N35
dffeas \test|state_counter.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0101 .is_wysiwyg = "true";
defparam \test|state_counter.0101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N42
cyclonev_lcell_comb \Instr_Reg|Opcode[4]~feeder (
// Equation(s):
// \Instr_Reg|Opcode[4]~feeder_combout  = ( \memory|ram~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|Opcode[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|Opcode[4]~feeder .extended_lut = "off";
defparam \Instr_Reg|Opcode[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|Opcode[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N57
cyclonev_lcell_comb \Instr_Reg|RsrcOut[2]~0 (
// Equation(s):
// \Instr_Reg|RsrcOut[2]~0_combout  = ( \test|state_counter.0001~q  ) # ( !\test|state_counter.0001~q  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|state_counter.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[2]~0 .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[2]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Instr_Reg|RsrcOut[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N44
dffeas \Instr_Reg|Opcode[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|Opcode[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[4] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N0
cyclonev_lcell_comb \test|Equal0~1 (
// Equation(s):
// \test|Equal0~1_combout  = ( !\memory|ram~0_combout  & ( (!\memory|ram~1_combout  & (!\memory|ram~2_combout  & !\memory|ram~3_combout )) ) )

	.dataa(gnd),
	.datab(!\memory|ram~1_combout ),
	.datac(!\memory|ram~2_combout ),
	.datad(!\memory|ram~3_combout ),
	.datae(gnd),
	.dataf(!\memory|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Equal0~1 .extended_lut = "off";
defparam \test|Equal0~1 .lut_mask = 64'hC000C00000000000;
defparam \test|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N6
cyclonev_lcell_comb \test|state_counter~19 (
// Equation(s):
// \test|state_counter~19_combout  = ( !\memory|ram~0_combout  & ( !\memory|ram~3_combout  & ( (\memory|ram~2_combout  & (\memory|ram~1_combout  & (!\rst~input_o  & \test|state_counter.0001~q ))) ) ) )

	.dataa(!\memory|ram~2_combout ),
	.datab(!\memory|ram~1_combout ),
	.datac(!\rst~input_o ),
	.datad(!\test|state_counter.0001~q ),
	.datae(!\memory|ram~0_combout ),
	.dataf(!\memory|ram~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~19 .extended_lut = "off";
defparam \test|state_counter~19 .lut_mask = 64'h0010000000000000;
defparam \test|state_counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N8
dffeas \test|state_counter.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0110 .is_wysiwyg = "true";
defparam \test|state_counter.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \LScntl|mux_out[15]~1_combout  & ( !\LScntl|mux_out[14]~2_combout  & ( !\LScntl|mux_out[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LScntl|mux_out[13]~0_combout ),
	.datad(gnd),
	.datae(!\LScntl|mux_out[15]~1_combout ),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  = ( \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  & ( \test|state_counter.0011~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.dataf(!\test|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .lut_mask = 64'h000000000000FFFF;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N36
cyclonev_lcell_comb \test|always1~0 (
// Equation(s):
// \test|always1~0_combout  = ( \memory|ram~0_combout  & ( \memory|ram~1_combout  & ( (!\memory|ram~2_combout ) # (!\memory|ram~3_combout ) ) ) ) # ( !\memory|ram~0_combout  & ( \memory|ram~1_combout  & ( (!\memory|ram~2_combout  & \memory|ram~3_combout ) ) 
// ) ) # ( \memory|ram~0_combout  & ( !\memory|ram~1_combout  ) ) # ( !\memory|ram~0_combout  & ( !\memory|ram~1_combout  & ( \memory|ram~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram~2_combout ),
	.datad(!\memory|ram~3_combout ),
	.datae(!\memory|ram~0_combout ),
	.dataf(!\memory|ram~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|always1~0 .extended_lut = "off";
defparam \test|always1~0 .lut_mask = 64'h00FFFFFF00F0FFF0;
defparam \test|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N50
dffeas \Instr_Reg|ImmOut[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[4] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  = ( \test|state_counter.0011~q  & ( (\LScntl|mux_out[14]~2_combout  & (!\LScntl|mux_out[15]~1_combout  & \LScntl|mux_out[13]~0_combout )) ) )

	.dataa(!\LScntl|mux_out[14]~2_combout ),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\test|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N57
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout  = ( \LScntl|mux_out[14]~2_combout  & ( (\LScntl|mux_out[13]~0_combout  & !\LScntl|mux_out[15]~1_combout ) ) )

	.dataa(!\LScntl|mux_out[13]~0_combout ),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \Instr_Reg|ImmOut[2]~feeder (
// Equation(s):
// \Instr_Reg|ImmOut[2]~feeder_combout  = ( \memory|ram~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|ImmOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|ImmOut[2]~feeder .extended_lut = "off";
defparam \Instr_Reg|ImmOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|ImmOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N26
dffeas \Instr_Reg|ImmOut[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|ImmOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N48
cyclonev_lcell_comb \immMux|mux_out[7]~10 (
// Equation(s):
// \immMux|mux_out[7]~10_combout  = ( \test|state_counter.0010~q  & ( \test|always1~0_combout  & ( !\Instr_Reg|ImmOut [7] ) ) ) # ( !\test|state_counter.0010~q  & ( \test|always1~0_combout  & ( !\muxDst|Mux8~4_combout  ) ) ) # ( \test|state_counter.0010~q  & 
// ( !\test|always1~0_combout  & ( !\muxDst|Mux8~4_combout  ) ) ) # ( !\test|state_counter.0010~q  & ( !\test|always1~0_combout  & ( !\muxDst|Mux8~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\muxDst|Mux8~4_combout ),
	.datad(gnd),
	.datae(!\test|state_counter.0010~q ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[7]~10 .extended_lut = "off";
defparam \immMux|mux_out[7]~10 .lut_mask = 64'hF0F0F0F0F0F0CCCC;
defparam \immMux|mux_out[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N6
cyclonev_lcell_comb \registers|r[14][10]~0 (
// Equation(s):
// \registers|r[14][10]~0_combout  = ( \memory|ram~5_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~5_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~5_combout  & ( !\memory|ram~6_combout  & ( 
// ((\test|state_counter.0010~q  & (\memory|ram~4_combout  & \memory|ram~7_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~5_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~4_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~7_combout ),
	.datae(!\memory|ram~5_combout ),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[14][10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[14][10]~0 .extended_lut = "off";
defparam \registers|r[14][10]~0 .lut_mask = 64'h0F0F0F1F0F0F0F0F;
defparam \registers|r[14][10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N26
dffeas \registers|r[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][7] .is_wysiwyg = "true";
defparam \registers|r[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N27
cyclonev_lcell_comb \registers|r[10][15]~11 (
// Equation(s):
// \registers|r[10][15]~11_combout  = ( \memory|ram~7_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~7_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~7_combout  & ( !\memory|ram~6_combout  & ( 
// ((\test|state_counter.0010~q  & (!\memory|ram~4_combout  & \memory|ram~5_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~7_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~4_combout ),
	.datac(!\memory|ram~5_combout ),
	.datad(!\rst~input_o ),
	.datae(!\memory|ram~7_combout ),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][15]~11 .extended_lut = "off";
defparam \registers|r[10][15]~11 .lut_mask = 64'h00FF04FF00FF00FF;
defparam \registers|r[10][15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N50
dffeas \registers|r[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][7] .is_wysiwyg = "true";
defparam \registers|r[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N5
dffeas \registers|r[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][7] .is_wysiwyg = "true";
defparam \registers|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N27
cyclonev_lcell_comb \muxSrc|Mux8~2 (
// Equation(s):
// \muxSrc|Mux8~2_combout  = ( \registers|r[2][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[6][7]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[14][7]~q )) ) ) ) # ( !\registers|r[2][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & ((\registers|r[6][7]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[14][7]~q )) ) ) ) # ( \registers|r[2][7]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[10][7]~q ) ) ) ) # ( 
// !\registers|r[2][7]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[10][7]~q  & \Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[14][7]~q ),
	.datab(!\registers|r[10][7]~q ),
	.datac(!\registers|r[6][7]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[2][7]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~2 .extended_lut = "off";
defparam \muxSrc|Mux8~2 .lut_mask = 64'h0033FF330F550F55;
defparam \muxSrc|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N0
cyclonev_lcell_comb \registers|r[15][7]~15 (
// Equation(s):
// \registers|r[15][7]~15_combout  = ( \memory|ram~6_combout  & ( \memory|ram~5_combout  & ( ((\memory|ram~4_combout  & (\test|state_counter.0010~q  & \memory|ram~7_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~5_combout  & 
// ( \rst~input_o  ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) )

	.dataa(!\memory|ram~4_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~7_combout ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[15][7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[15][7]~15 .extended_lut = "off";
defparam \registers|r[15][7]~15 .lut_mask = 64'h0F0F0F0F0F0F0F1F;
defparam \registers|r[15][7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N14
dffeas \registers|r[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][7] .is_wysiwyg = "true";
defparam \registers|r[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N24
cyclonev_lcell_comb \registers|r[3][10]~4 (
// Equation(s):
// \registers|r[3][10]~4_combout  = ( \memory|ram~6_combout  & ( \memory|ram~7_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~7_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~7_combout  & ( 
// ((\test|state_counter.0010~q  & (!\memory|ram~4_combout  & \memory|ram~5_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~7_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~4_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~5_combout ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][10]~4 .extended_lut = "off";
defparam \registers|r[3][10]~4 .lut_mask = 64'h0F0F0F4F0F0F0F0F;
defparam \registers|r[3][10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N2
dffeas \registers|r[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][7] .is_wysiwyg = "true";
defparam \registers|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N6
cyclonev_lcell_comb \registers|r[7][3]~8 (
// Equation(s):
// \registers|r[7][3]~8_combout  = ( \memory|ram~6_combout  & ( \memory|ram~5_combout  & ( ((\memory|ram~4_combout  & (\test|state_counter.0010~q  & !\memory|ram~7_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~5_combout  & ( 
// \rst~input_o  ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) )

	.dataa(!\memory|ram~4_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~7_combout ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[7][3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[7][3]~8 .extended_lut = "off";
defparam \registers|r[7][3]~8 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \registers|r[7][3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N32
dffeas \registers|r[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][7] .is_wysiwyg = "true";
defparam \registers|r[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N2
dffeas \registers|r[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][7] .is_wysiwyg = "true";
defparam \registers|r[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N27
cyclonev_lcell_comb \muxSrc|Mux8~3 (
// Equation(s):
// \muxSrc|Mux8~3_combout  = ( \registers|r[11][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[7][7]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[15][7]~q )) ) ) ) # ( !\registers|r[11][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & ((\registers|r[7][7]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[15][7]~q )) ) ) ) # ( \registers|r[11][7]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[3][7]~q ) ) ) ) # ( 
// !\registers|r[11][7]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[3][7]~q  & !\Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[15][7]~q ),
	.datab(!\registers|r[3][7]~q ),
	.datac(!\registers|r[7][7]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[11][7]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~3 .extended_lut = "off";
defparam \muxSrc|Mux8~3 .lut_mask = 64'h330033FF0F550F55;
defparam \muxSrc|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N45
cyclonev_lcell_comb \Instr_Reg|RsrcOut[1]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[1]~feeder_combout  = ( \memory|ram~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[1]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N39
cyclonev_lcell_comb \Instr_Reg|always0~0 (
// Equation(s):
// \Instr_Reg|always0~0_combout  = ( \test|Equal1~0_combout  & ( (!\test|Equal0~0_combout ) # (\memory|ram~11_combout ) ) ) # ( !\test|Equal1~0_combout  )

	.dataa(!\test|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram~11_combout ),
	.datae(gnd),
	.dataf(!\test|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|always0~0 .extended_lut = "off";
defparam \Instr_Reg|always0~0 .lut_mask = 64'hFFFFFFFFAAFFAAFF;
defparam \Instr_Reg|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N47
dffeas \Instr_Reg|RsrcOut[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[1]~feeder_combout ),
	.asdata(\memory|ram~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N24
cyclonev_lcell_comb \registers|r[5][2]~6 (
// Equation(s):
// \registers|r[5][2]~6_combout  = ( \test|state_counter.0010~q  & ( \memory|ram~4_combout  & ( ((\memory|ram~6_combout  & (!\memory|ram~5_combout  & !\memory|ram~7_combout ))) # (\rst~input_o ) ) ) ) # ( !\test|state_counter.0010~q  & ( 
// \memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( \test|state_counter.0010~q  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\test|state_counter.0010~q  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) )

	.dataa(!\memory|ram~6_combout ),
	.datab(!\memory|ram~5_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~7_combout ),
	.datae(!\test|state_counter.0010~q ),
	.dataf(!\memory|ram~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][2]~6 .extended_lut = "off";
defparam \registers|r[5][2]~6 .lut_mask = 64'h0F0F0F0F0F0F4F0F;
defparam \registers|r[5][2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N56
dffeas \registers|r[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][7] .is_wysiwyg = "true";
defparam \registers|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N12
cyclonev_lcell_comb \registers|r[9][7]~feeder (
// Equation(s):
// \registers|r[9][7]~feeder_combout  = ( \ALUcntl|mux_out[7]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][7]~feeder .extended_lut = "off";
defparam \registers|r[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N54
cyclonev_lcell_comb \registers|r[9][1]~10 (
// Equation(s):
// \registers|r[9][1]~10_combout  = ( \memory|ram~4_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( \memory|ram~6_combout  & ( ((\test|state_counter.0010~q  & (!\memory|ram~5_combout  & \memory|ram~7_combout ))) # 
// (\rst~input_o ) ) ) ) # ( \memory|ram~4_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~5_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~7_combout ),
	.datae(!\memory|ram~4_combout ),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][1]~10 .extended_lut = "off";
defparam \registers|r[9][1]~10 .lut_mask = 64'h0F0F0F0F0F4F0F0F;
defparam \registers|r[9][1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N14
dffeas \registers|r[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][7] .is_wysiwyg = "true";
defparam \registers|r[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N6
cyclonev_lcell_comb \registers|r[13][7]~feeder (
// Equation(s):
// \registers|r[13][7]~feeder_combout  = ( \ALUcntl|mux_out[7]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][7]~feeder .extended_lut = "off";
defparam \registers|r[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N9
cyclonev_lcell_comb \registers|r[13][11]~14 (
// Equation(s):
// \registers|r[13][11]~14_combout  = ( \memory|ram~6_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( 
// ((\test|state_counter.0010~q  & (\memory|ram~4_combout  & \memory|ram~7_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~4_combout ),
	.datac(!\memory|ram~7_combout ),
	.datad(!\rst~input_o ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][11]~14 .extended_lut = "off";
defparam \registers|r[13][11]~14 .lut_mask = 64'h00FF01FF00FF00FF;
defparam \registers|r[13][11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N8
dffeas \registers|r[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][7] .is_wysiwyg = "true";
defparam \registers|r[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N0
cyclonev_lcell_comb \registers|r[1][7]~feeder (
// Equation(s):
// \registers|r[1][7]~feeder_combout  = ( \ALUcntl|mux_out[7]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[1][7]~feeder .extended_lut = "off";
defparam \registers|r[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N48
cyclonev_lcell_comb \registers|r[1][13]~2 (
// Equation(s):
// \registers|r[1][13]~2_combout  = ( \memory|ram~4_combout  & ( \memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( \memory|ram~6_combout  & ( ((!\memory|ram~7_combout  & (\test|state_counter.0010~q  & !\memory|ram~5_combout ))) # 
// (\rst~input_o ) ) ) ) # ( \memory|ram~4_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( !\memory|ram~6_combout  & ( \rst~input_o  ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\memory|ram~7_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\memory|ram~5_combout ),
	.datae(!\memory|ram~4_combout ),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[1][13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[1][13]~2 .extended_lut = "off";
defparam \registers|r[1][13]~2 .lut_mask = 64'h555555555D555555;
defparam \registers|r[1][13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N2
dffeas \registers|r[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][7] .is_wysiwyg = "true";
defparam \registers|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N57
cyclonev_lcell_comb \muxSrc|Mux8~1 (
// Equation(s):
// \muxSrc|Mux8~1_combout  = ( \registers|r[1][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[5][7]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[13][7]~q ))) ) ) ) # ( !\registers|r[1][7]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[5][7]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[13][7]~q ))) ) ) ) # ( \registers|r[1][7]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[9][7]~q ) ) ) ) # ( !\registers|r[1][7]~q 
//  & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[9][7]~q  & \Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[5][7]~q ),
	.datab(!\registers|r[9][7]~q ),
	.datac(!\registers|r[13][7]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[1][7]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~1 .extended_lut = "off";
defparam \muxSrc|Mux8~1 .lut_mask = 64'h0033FF33550F550F;
defparam \muxSrc|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N51
cyclonev_lcell_comb \registers|r[4][0]~5 (
// Equation(s):
// \registers|r[4][0]~5_combout  = ( \memory|ram~6_combout  & ( \memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~4_combout  & ( ((!\memory|ram~7_combout  & (!\memory|ram~5_combout  & \test|state_counter.0010~q ))) # 
// (\rst~input_o ) ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\memory|ram~7_combout ),
	.datac(!\memory|ram~5_combout ),
	.datad(!\test|state_counter.0010~q ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][0]~5 .extended_lut = "off";
defparam \registers|r[4][0]~5 .lut_mask = 64'h5555555555D55555;
defparam \registers|r[4][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N38
dffeas \registers|r[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][7] .is_wysiwyg = "true";
defparam \registers|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N45
cyclonev_lcell_comb \registers|r[0][7]~feeder (
// Equation(s):
// \registers|r[0][7]~feeder_combout  = ( \ALUcntl|mux_out[7]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][7]~feeder .extended_lut = "off";
defparam \registers|r[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N18
cyclonev_lcell_comb \registers|r[0][15]~1 (
// Equation(s):
// \registers|r[0][15]~1_combout  = ( \memory|ram~4_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~4_combout  & ( !\memory|ram~5_combout  & ( 
// \rst~input_o  ) ) ) # ( !\memory|ram~4_combout  & ( !\memory|ram~5_combout  & ( ((\test|state_counter.0010~q  & (!\memory|ram~7_combout  & !\memory|ram~6_combout ))) # (\rst~input_o ) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~7_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~6_combout ),
	.datae(!\memory|ram~4_combout ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][15]~1 .extended_lut = "off";
defparam \registers|r[0][15]~1 .lut_mask = 64'h4F0F0F0F0F0F0F0F;
defparam \registers|r[0][15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N47
dffeas \registers|r[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][7] .is_wysiwyg = "true";
defparam \registers|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N30
cyclonev_lcell_comb \registers|r[8][7]~feeder (
// Equation(s):
// \registers|r[8][7]~feeder_combout  = ( \ALUcntl|mux_out[7]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][7]~feeder .extended_lut = "off";
defparam \registers|r[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N45
cyclonev_lcell_comb \registers|r[8][5]~9 (
// Equation(s):
// \registers|r[8][5]~9_combout  = ( \memory|ram~7_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~7_combout  & ( \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~7_combout  & ( !\memory|ram~5_combout  & ( 
// ((\test|state_counter.0010~q  & (!\memory|ram~4_combout  & !\memory|ram~6_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~7_combout  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\rst~input_o ),
	.datac(!\memory|ram~4_combout ),
	.datad(!\memory|ram~6_combout ),
	.datae(!\memory|ram~7_combout ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][5]~9 .extended_lut = "off";
defparam \registers|r[8][5]~9 .lut_mask = 64'h3333733333333333;
defparam \registers|r[8][5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N32
dffeas \registers|r[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][7] .is_wysiwyg = "true";
defparam \registers|r[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N57
cyclonev_lcell_comb \registers|r[12][4]~13 (
// Equation(s):
// \registers|r[12][4]~13_combout  = ( \memory|ram~6_combout  & ( \memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( \memory|ram~4_combout  & ( ((\test|state_counter.0010~q  & (!\memory|ram~5_combout  & \memory|ram~7_combout ))) # 
// (\rst~input_o ) ) ) ) # ( \memory|ram~6_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~6_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~5_combout ),
	.datac(!\memory|ram~7_combout ),
	.datad(!\rst~input_o ),
	.datae(!\memory|ram~6_combout ),
	.dataf(!\memory|ram~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][4]~13 .extended_lut = "off";
defparam \registers|r[12][4]~13 .lut_mask = 64'h00FF00FF04FF00FF;
defparam \registers|r[12][4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N50
dffeas \registers|r[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][7] .is_wysiwyg = "true";
defparam \registers|r[12][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N15
cyclonev_lcell_comb \muxSrc|Mux8~0 (
// Equation(s):
// \muxSrc|Mux8~0_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[12][7]~q  & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[4][7]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[12][7]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[0][7]~q )) # 
// (\Instr_Reg|RsrcOut [3] & ((\registers|r[8][7]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[12][7]~q  & ( (\registers|r[4][7]~q  & !\Instr_Reg|RsrcOut [3]) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\registers|r[12][7]~q  & ( (!\Instr_Reg|RsrcOut 
// [3] & (\registers|r[0][7]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[8][7]~q ))) ) ) )

	.dataa(!\registers|r[4][7]~q ),
	.datab(!\registers|r[0][7]~q ),
	.datac(!\registers|r[8][7]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~0 .extended_lut = "off";
defparam \muxSrc|Mux8~0 .lut_mask = 64'h330F5500330F55FF;
defparam \muxSrc|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N54
cyclonev_lcell_comb \muxSrc|Mux8~4 (
// Equation(s):
// \muxSrc|Mux8~4_combout  = ( \muxSrc|Mux8~1_combout  & ( \muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [1]) # ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux8~2_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux8~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux8~1_combout  & ( \muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])) # (\muxSrc|Mux8~2_combout ))) # (\Instr_Reg|RsrcOut [0] & (((\muxSrc|Mux8~3_combout  & \Instr_Reg|RsrcOut [1])))) ) ) ) # ( 
// \muxSrc|Mux8~1_combout  & ( !\muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux8~2_combout  & ((\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\muxSrc|Mux8~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux8~1_combout  & ( !\muxSrc|Mux8~0_combout  & ( (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux8~2_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux8~3_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux8~2_combout ),
	.datab(!\muxSrc|Mux8~3_combout ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\muxSrc|Mux8~1_combout ),
	.dataf(!\muxSrc|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~4 .extended_lut = "off";
defparam \muxSrc|Mux8~4 .lut_mask = 64'h00530F53F053FF53;
defparam \muxSrc|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N8
dffeas \Instr_Reg|ImmOut[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[6] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N54
cyclonev_lcell_comb \Instr_Reg|ImmOut[0]~feeder (
// Equation(s):
// \Instr_Reg|ImmOut[0]~feeder_combout  = ( \memory|ram~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|ImmOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|ImmOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|ImmOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|ImmOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N56
dffeas \Instr_Reg|ImmOut[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|ImmOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N27
cyclonev_lcell_comb \registers|r[6][0]~feeder (
// Equation(s):
// \registers|r[6][0]~feeder_combout  = ( \ALUcntl|mux_out[0]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][0]~feeder .extended_lut = "off";
defparam \registers|r[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N39
cyclonev_lcell_comb \registers|r[6][9]~7 (
// Equation(s):
// \registers|r[6][9]~7_combout  = ( \memory|ram~7_combout  & ( \memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~7_combout  & ( \memory|ram~4_combout  & ( ((\test|state_counter.0010~q  & (\memory|ram~5_combout  & !\memory|ram~6_combout ))) # 
// (\rst~input_o ) ) ) ) # ( \memory|ram~7_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~7_combout  & ( !\memory|ram~4_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\memory|ram~5_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~6_combout ),
	.datae(!\memory|ram~7_combout ),
	.dataf(!\memory|ram~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][9]~7 .extended_lut = "off";
defparam \registers|r[6][9]~7 .lut_mask = 64'h0F0F0F0F1F0F0F0F;
defparam \registers|r[6][9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N29
dffeas \registers|r[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][0] .is_wysiwyg = "true";
defparam \registers|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N2
dffeas \registers|r[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][0] .is_wysiwyg = "true";
defparam \registers|r[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N9
cyclonev_lcell_comb \registers|r[5][0]~feeder (
// Equation(s):
// \registers|r[5][0]~feeder_combout  = ( \ALUcntl|mux_out[0]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][0]~feeder .extended_lut = "off";
defparam \registers|r[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N11
dffeas \registers|r[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][0] .is_wysiwyg = "true";
defparam \registers|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N36
cyclonev_lcell_comb \registers|r[4][0]~feeder (
// Equation(s):
// \registers|r[4][0]~feeder_combout  = ( \ALUcntl|mux_out[0]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][0]~feeder .extended_lut = "off";
defparam \registers|r[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N38
dffeas \registers|r[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][0] .is_wysiwyg = "true";
defparam \registers|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N45
cyclonev_lcell_comb \muxDst|Mux15~1 (
// Equation(s):
// \muxDst|Mux15~1_combout  = ( \registers|r[5][0]~q  & ( \registers|r[4][0]~q  & ( (!\Instr_Reg|RdstOut [1]) # ((!\Instr_Reg|RdstOut [0] & (\registers|r[6][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][0]~q )))) ) ) ) # ( !\registers|r[5][0]~q  & ( 
// \registers|r[4][0]~q  & ( (!\Instr_Reg|RdstOut [1] & (!\Instr_Reg|RdstOut [0])) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & (\registers|r[6][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][0]~q ))))) ) ) ) # ( \registers|r[5][0]~q  & ( 
// !\registers|r[4][0]~q  & ( (!\Instr_Reg|RdstOut [1] & (\Instr_Reg|RdstOut [0])) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & (\registers|r[6][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][0]~q ))))) ) ) ) # ( !\registers|r[5][0]~q  & ( 
// !\registers|r[4][0]~q  & ( (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & (\registers|r[6][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][0]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\registers|r[6][0]~q ),
	.datad(!\registers|r[7][0]~q ),
	.datae(!\registers|r[5][0]~q ),
	.dataf(!\registers|r[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~1 .extended_lut = "off";
defparam \muxDst|Mux15~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \muxDst|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \registers|r[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][0] .is_wysiwyg = "true";
defparam \registers|r[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N20
dffeas \registers|r[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][0] .is_wysiwyg = "true";
defparam \registers|r[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N25
dffeas \registers|r[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][0] .is_wysiwyg = "true";
defparam \registers|r[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N50
dffeas \registers|r[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][0] .is_wysiwyg = "true";
defparam \registers|r[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N15
cyclonev_lcell_comb \muxDst|Mux15~2 (
// Equation(s):
// \muxDst|Mux15~2_combout  = ( \Instr_Reg|RdstOut [0] & ( \registers|r[10][0]~q  & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][0]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][0]~q )) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \registers|r[10][0]~q  & ( 
// (\registers|r[8][0]~q ) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\registers|r[10][0]~q  & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][0]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][0]~q )) ) ) ) # ( !\Instr_Reg|RdstOut 
// [0] & ( !\registers|r[10][0]~q  & ( (!\Instr_Reg|RdstOut [1] & \registers|r[8][0]~q ) ) ) )

	.dataa(!\registers|r[11][0]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\registers|r[8][0]~q ),
	.datad(!\registers|r[9][0]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\registers|r[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~2 .extended_lut = "off";
defparam \muxDst|Mux15~2 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \muxDst|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout  = ( \test|state_counter.0011~q  & ( (\LScntl|mux_out[14]~2_combout  & (!\LScntl|mux_out[15]~1_combout  & !\LScntl|mux_out[13]~0_combout )) ) )

	.dataa(!\LScntl|mux_out[14]~2_combout ),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\test|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout  = ( \LScntl|mux_out[14]~2_combout  & ( (!\LScntl|mux_out[15]~1_combout  & !\LScntl|mux_out[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(!\LScntl|mux_out[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N29
dffeas \Instr_Reg|ImmOut[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N50
dffeas \registers|r[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][3] .is_wysiwyg = "true";
defparam \registers|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N8
dffeas \registers|r[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][3] .is_wysiwyg = "true";
defparam \registers|r[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N20
dffeas \registers|r[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][3] .is_wysiwyg = "true";
defparam \registers|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N56
dffeas \registers|r[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][3] .is_wysiwyg = "true";
defparam \registers|r[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N51
cyclonev_lcell_comb \muxDst|Mux12~0 (
// Equation(s):
// \muxDst|Mux12~0_combout  = ( \registers|r[12][3]~q  & ( \Instr_Reg|RdstOut [2] & ( (\Instr_Reg|RdstOut [3]) # (\registers|r[4][3]~q ) ) ) ) # ( !\registers|r[12][3]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[4][3]~q  & !\Instr_Reg|RdstOut [3]) ) ) ) 
// # ( \registers|r[12][3]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[0][3]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[8][3]~q )) ) ) ) # ( !\registers|r[12][3]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut 
// [3] & ((\registers|r[0][3]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[8][3]~q )) ) ) )

	.dataa(!\registers|r[4][3]~q ),
	.datab(!\registers|r[8][3]~q ),
	.datac(!\registers|r[0][3]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[12][3]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~0 .extended_lut = "off";
defparam \muxDst|Mux12~0 .lut_mask = 64'h0F330F33550055FF;
defparam \muxDst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N26
dffeas \registers|r[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][3] .is_wysiwyg = "true";
defparam \registers|r[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N17
dffeas \registers|r[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][3] .is_wysiwyg = "true";
defparam \registers|r[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N8
dffeas \registers|r[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][3] .is_wysiwyg = "true";
defparam \registers|r[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N38
dffeas \registers|r[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][3] .is_wysiwyg = "true";
defparam \registers|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N9
cyclonev_lcell_comb \muxDst|Mux12~3 (
// Equation(s):
// \muxDst|Mux12~3_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[15][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[7][3]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[11][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[3][3]~q  ) ) )

	.dataa(!\registers|r[7][3]~q ),
	.datab(!\registers|r[15][3]~q ),
	.datac(!\registers|r[11][3]~q ),
	.datad(!\registers|r[3][3]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~3 .extended_lut = "off";
defparam \muxDst|Mux12~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \muxDst|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N17
dffeas \registers|r[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][3] .is_wysiwyg = "true";
defparam \registers|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N50
dffeas \registers|r[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][3] .is_wysiwyg = "true";
defparam \registers|r[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N23
dffeas \registers|r[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][3] .is_wysiwyg = "true";
defparam \registers|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N57
cyclonev_lcell_comb \muxDst|Mux12~2 (
// Equation(s):
// \muxDst|Mux12~2_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[14][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[6][3]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[10][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[2][3]~q  ) ) )

	.dataa(!\registers|r[6][3]~q ),
	.datab(!\registers|r[14][3]~q ),
	.datac(!\registers|r[2][3]~q ),
	.datad(!\registers|r[10][3]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~2 .extended_lut = "off";
defparam \muxDst|Mux12~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \muxDst|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N47
dffeas \registers|r[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][3] .is_wysiwyg = "true";
defparam \registers|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N17
dffeas \registers|r[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][3] .is_wysiwyg = "true";
defparam \registers|r[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N8
dffeas \registers|r[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][3] .is_wysiwyg = "true";
defparam \registers|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N24
cyclonev_lcell_comb \registers|r[9][3]~feeder (
// Equation(s):
// \registers|r[9][3]~feeder_combout  = ( \ALUcntl|mux_out[3]~101_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][3]~feeder .extended_lut = "off";
defparam \registers|r[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N26
dffeas \registers|r[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][3] .is_wysiwyg = "true";
defparam \registers|r[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N21
cyclonev_lcell_comb \muxDst|Mux12~1 (
// Equation(s):
// \muxDst|Mux12~1_combout  = ( \registers|r[9][3]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[13][3]~q ) ) ) ) # ( !\registers|r[9][3]~q  & ( \Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2] & \registers|r[13][3]~q ) ) ) ) 
// # ( \registers|r[9][3]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[1][3]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[5][3]~q ))) ) ) ) # ( !\registers|r[9][3]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] 
// & (\registers|r[1][3]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[5][3]~q ))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\registers|r[1][3]~q ),
	.datac(!\registers|r[13][3]~q ),
	.datad(!\registers|r[5][3]~q ),
	.datae(!\registers|r[9][3]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~1 .extended_lut = "off";
defparam \muxDst|Mux12~1 .lut_mask = 64'h227722770505AFAF;
defparam \muxDst|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N9
cyclonev_lcell_comb \muxDst|Mux12~4 (
// Equation(s):
// \muxDst|Mux12~4_combout  = ( \muxDst|Mux12~1_combout  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux12~2_combout ))) # (\Instr_Reg|RdstOut [0] & (\muxDst|Mux12~3_combout )) ) ) ) # ( !\muxDst|Mux12~1_combout  & ( 
// \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux12~2_combout ))) # (\Instr_Reg|RdstOut [0] & (\muxDst|Mux12~3_combout )) ) ) ) # ( \muxDst|Mux12~1_combout  & ( !\Instr_Reg|RdstOut [1] & ( (\Instr_Reg|RdstOut [0]) # 
// (\muxDst|Mux12~0_combout ) ) ) ) # ( !\muxDst|Mux12~1_combout  & ( !\Instr_Reg|RdstOut [1] & ( (\muxDst|Mux12~0_combout  & !\Instr_Reg|RdstOut [0]) ) ) )

	.dataa(!\muxDst|Mux12~0_combout ),
	.datab(!\muxDst|Mux12~3_combout ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux12~2_combout ),
	.datae(!\muxDst|Mux12~1_combout ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~4 .extended_lut = "off";
defparam \muxDst|Mux12~4 .lut_mask = 64'h50505F5F03F303F3;
defparam \muxDst|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N51
cyclonev_lcell_comb \logicBox|C~16 (
// Equation(s):
// \logicBox|C~16_combout  = ( \muxDst|Mux12~4_combout  & ( !\muxSrc|Mux12~4_combout  $ (((\test|state_counter.0010~q  & (\test|always1~0_combout  & !\Instr_Reg|ImmOut [3])))) ) ) # ( !\muxDst|Mux12~4_combout  & ( !\muxSrc|Mux12~4_combout  $ 
// (((!\test|state_counter.0010~q ) # ((!\test|always1~0_combout ) # (!\Instr_Reg|ImmOut [3])))) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\Instr_Reg|ImmOut [3]),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~16 .extended_lut = "off";
defparam \logicBox|C~16 .lut_mask = 64'h0F1E0F1EE1F0E1F0;
defparam \logicBox|C~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N2
dffeas \Instr_Reg|ImmOut[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N0
cyclonev_lcell_comb \logicBox|Add3~49 (
// Equation(s):
// \logicBox|Add3~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add3~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~49_sumout ),
	.cout(\logicBox|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~49 .extended_lut = "off";
defparam \logicBox|Add3~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \logicBox|Add3~53 (
// Equation(s):
// \logicBox|Add3~53_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( 
// \muxSrc|Mux14~4_combout  ) + ( \logicBox|Add3~50  ))
// \logicBox|Add3~54  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( 
// \muxSrc|Mux14~4_combout  ) + ( \logicBox|Add3~50  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~53_sumout ),
	.cout(\logicBox|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~53 .extended_lut = "off";
defparam \logicBox|Add3~53 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N0
cyclonev_lcell_comb \logicBox|Add6~66 (
// Equation(s):
// \logicBox|Add6~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\logicBox|Add6~66_cout ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~66 .extended_lut = "off";
defparam \logicBox|Add6~66 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Add6~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \logicBox|Add6~49 (
// Equation(s):
// \logicBox|Add6~49_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + 
// ( \muxSrc|Mux15~4_combout  ) + ( \logicBox|Add6~66_cout  ))
// \logicBox|Add6~50  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( \logicBox|Add6~66_cout  ))

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~49_sumout ),
	.cout(\logicBox|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~49 .extended_lut = "off";
defparam \logicBox|Add6~49 .lut_mask = 64'h0000FF000000FE02;
defparam \logicBox|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N6
cyclonev_lcell_comb \logicBox|Add6~53 (
// Equation(s):
// \logicBox|Add6~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux14~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add6~50  ))
// \logicBox|Add6~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux14~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add6~50  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~53_sumout ),
	.cout(\logicBox|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~53 .extended_lut = "off";
defparam \logicBox|Add6~53 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \immMux|mux_out[1]~2 (
// Equation(s):
// \immMux|mux_out[1]~2_combout  = ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux14~4_combout  ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[1]~2 .extended_lut = "off";
defparam \immMux|mux_out[1]~2 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \immMux|mux_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N39
cyclonev_lcell_comb \logicBox|Selector14~3 (
// Equation(s):
// \logicBox|Selector14~3_combout  = ( \logicBox|Add6~53_sumout  & ( \immMux|mux_out[1]~2_combout  & ( ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux14~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~53_sumout ))) # (\Instr_Reg|Opcode [7]) ) ) ) # ( 
// !\logicBox|Add6~53_sumout  & ( \immMux|mux_out[1]~2_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux14~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~53_sumout )))) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode 
// [6])))) ) ) ) # ( \logicBox|Add6~53_sumout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~53_sumout  & \Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add6~53_sumout  & 
// ( !\immMux|mux_out[1]~2_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~53_sumout  & \Instr_Reg|Opcode [6])) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Add3~53_sumout ),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add6~53_sumout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~3 .extended_lut = "off";
defparam \logicBox|Selector14~3 .lut_mask = 64'h002255220A775F77;
defparam \logicBox|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N45
cyclonev_lcell_comb \logicBox|Selector7~0 (
// Equation(s):
// \logicBox|Selector7~0_combout  = ( !\Instr_Reg|ImmOut [7] & ( !\Instr_Reg|Opcode [6] ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~0 .extended_lut = "off";
defparam \logicBox|Selector7~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \logicBox|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N20
dffeas \registers|r[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][15] .is_wysiwyg = "true";
defparam \registers|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N18
cyclonev_lcell_comb \registers|r[8][15]~feeder (
// Equation(s):
// \registers|r[8][15]~feeder_combout  = ( \ALUcntl|mux_out[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][15]~feeder .extended_lut = "off";
defparam \registers|r[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N19
dffeas \registers|r[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][15] .is_wysiwyg = "true";
defparam \registers|r[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N2
dffeas \registers|r[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][15] .is_wysiwyg = "true";
defparam \registers|r[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N53
dffeas \registers|r[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][15] .is_wysiwyg = "true";
defparam \registers|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N3
cyclonev_lcell_comb \muxDst|Mux0~0 (
// Equation(s):
// \muxDst|Mux0~0_combout  = ( \registers|r[0][15]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[8][15]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[12][15]~q ))) ) ) ) # ( !\registers|r[0][15]~q  & ( \Instr_Reg|RdstOut [3] & 
// ( (!\Instr_Reg|RdstOut [2] & (\registers|r[8][15]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[12][15]~q ))) ) ) ) # ( \registers|r[0][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[4][15]~q ) ) ) ) # ( 
// !\registers|r[0][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[4][15]~q  & \Instr_Reg|RdstOut [2]) ) ) )

	.dataa(!\registers|r[4][15]~q ),
	.datab(!\registers|r[8][15]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[12][15]~q ),
	.datae(!\registers|r[0][15]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~0 .extended_lut = "off";
defparam \muxDst|Mux0~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \muxDst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N29
dffeas \registers|r[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][15] .is_wysiwyg = "true";
defparam \registers|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N8
dffeas \registers|r[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][15] .is_wysiwyg = "true";
defparam \registers|r[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N47
dffeas \registers|r[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][15] .is_wysiwyg = "true";
defparam \registers|r[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N5
dffeas \registers|r[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][15] .is_wysiwyg = "true";
defparam \registers|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N9
cyclonev_lcell_comb \muxDst|Mux0~2 (
// Equation(s):
// \muxDst|Mux0~2_combout  = ( \registers|r[6][15]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[14][15]~q ) ) ) ) # ( !\registers|r[6][15]~q  & ( \Instr_Reg|RdstOut [2] & ( (\Instr_Reg|RdstOut [3] & \registers|r[14][15]~q ) ) ) 
// ) # ( \registers|r[6][15]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[2][15]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[10][15]~q ))) ) ) ) # ( !\registers|r[6][15]~q  & ( !\Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[2][15]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[10][15]~q ))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\registers|r[2][15]~q ),
	.datac(!\registers|r[10][15]~q ),
	.datad(!\registers|r[14][15]~q ),
	.datae(!\registers|r[6][15]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~2 .extended_lut = "off";
defparam \muxDst|Mux0~2 .lut_mask = 64'h272727270055AAFF;
defparam \muxDst|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N50
dffeas \registers|r[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][15] .is_wysiwyg = "true";
defparam \registers|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N24
cyclonev_lcell_comb \registers|r[9][15]~feeder (
// Equation(s):
// \registers|r[9][15]~feeder_combout  = ( \ALUcntl|mux_out[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][15]~feeder .extended_lut = "off";
defparam \registers|r[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N25
dffeas \registers|r[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][15] .is_wysiwyg = "true";
defparam \registers|r[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \registers|r[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][15] .is_wysiwyg = "true";
defparam \registers|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N20
dffeas \registers|r[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][15] .is_wysiwyg = "true";
defparam \registers|r[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N21
cyclonev_lcell_comb \muxDst|Mux0~1 (
// Equation(s):
// \muxDst|Mux0~1_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[13][15]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[5][15]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] 
// & ( \registers|r[9][15]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[1][15]~q  ) ) )

	.dataa(!\registers|r[5][15]~q ),
	.datab(!\registers|r[9][15]~q ),
	.datac(!\registers|r[1][15]~q ),
	.datad(!\registers|r[13][15]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~1 .extended_lut = "off";
defparam \muxDst|Mux0~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxDst|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N59
dffeas \registers|r[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][15] .is_wysiwyg = "true";
defparam \registers|r[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N15
cyclonev_lcell_comb \registers|r[3][15]~feeder (
// Equation(s):
// \registers|r[3][15]~feeder_combout  = ( \ALUcntl|mux_out[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][15]~feeder .extended_lut = "off";
defparam \registers|r[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N17
dffeas \registers|r[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][15] .is_wysiwyg = "true";
defparam \registers|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N56
dffeas \registers|r[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][15] .is_wysiwyg = "true";
defparam \registers|r[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N27
cyclonev_lcell_comb \muxDst|Mux0~3 (
// Equation(s):
// \muxDst|Mux0~3_combout  = ( \registers|r[7][15]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][15]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[15][15]~q ))) ) ) ) # ( !\registers|r[7][15]~q  & ( \Instr_Reg|RdstOut [3] & 
// ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][15]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[15][15]~q ))) ) ) ) # ( \registers|r[7][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[3][15]~q ) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( 
// !\registers|r[7][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & \registers|r[3][15]~q ) ) ) )

	.dataa(!\registers|r[11][15]~q ),
	.datab(!\registers|r[15][15]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[3][15]~q ),
	.datae(!\registers|r[7][15]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~3 .extended_lut = "off";
defparam \muxDst|Mux0~3 .lut_mask = 64'h00F00FFF53535353;
defparam \muxDst|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N24
cyclonev_lcell_comb \muxDst|Mux0~4 (
// Equation(s):
// \muxDst|Mux0~4_combout  = ( \muxDst|Mux0~1_combout  & ( \muxDst|Mux0~3_combout  & ( ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~2_combout )))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux0~1_combout  & ( \muxDst|Mux0~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~2_combout ))))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1])) ) ) 
// ) # ( \muxDst|Mux0~1_combout  & ( !\muxDst|Mux0~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~2_combout ))))) # (\Instr_Reg|RdstOut [0] & (!\Instr_Reg|RdstOut 
// [1])) ) ) ) # ( !\muxDst|Mux0~1_combout  & ( !\muxDst|Mux0~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~2_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\muxDst|Mux0~0_combout ),
	.datad(!\muxDst|Mux0~2_combout ),
	.datae(!\muxDst|Mux0~1_combout ),
	.dataf(!\muxDst|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~4 .extended_lut = "off";
defparam \muxDst|Mux0~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \muxDst|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N57
cyclonev_lcell_comb \test|RegOrImm~0 (
// Equation(s):
// \test|RegOrImm~0_combout  = ( \test|state_counter.0010~q  & ( \test|always1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\test|state_counter.0010~q ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|RegOrImm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|RegOrImm~0 .extended_lut = "off";
defparam \test|RegOrImm~0 .lut_mask = 64'h000000000000FFFF;
defparam \test|RegOrImm~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N36
cyclonev_lcell_comb \immMux|mux_out[15]~5 (
// Equation(s):
// \immMux|mux_out[15]~5_combout  = ( !\test|RegOrImm~0_combout  & ( \muxDst|Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\test|RegOrImm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[15]~5 .extended_lut = "off";
defparam \immMux|mux_out[15]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \immMux|mux_out[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N21
cyclonev_lcell_comb \logicBox|Selector4~0 (
// Equation(s):
// \logicBox|Selector4~0_combout  = ( !\Instr_Reg|Opcode [7] & ( \Instr_Reg|ImmOut [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~0 .extended_lut = "off";
defparam \logicBox|Selector4~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \logicBox|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N48
cyclonev_lcell_comb \logicBox|ShiftRight1~0 (
// Equation(s):
// \logicBox|ShiftRight1~0_combout  = ( \test|always1~0_combout  & ( \muxDst|Mux12~4_combout  & ( ((!\test|state_counter.0010~q ) # (\Instr_Reg|ImmOut [2])) # (\Instr_Reg|ImmOut [3]) ) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux12~4_combout  ) ) # ( 
// \test|always1~0_combout  & ( !\muxDst|Mux12~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & (((\Instr_Reg|ImmOut [2])) # (\Instr_Reg|ImmOut [3]))) ) ) ) # ( !\test|always1~0_combout  & ( 
// !\muxDst|Mux12~4_combout  & ( \muxDst|Mux13~4_combout  ) ) )

	.dataa(!\Instr_Reg|ImmOut [3]),
	.datab(!\muxDst|Mux13~4_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\Instr_Reg|ImmOut [2]),
	.datae(!\test|always1~0_combout ),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~0 .extended_lut = "off";
defparam \logicBox|ShiftRight1~0 .lut_mask = 64'h3333353FFFFFF5FF;
defparam \logicBox|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N0
cyclonev_lcell_comb \logicBox|C~0 (
// Equation(s):
// \logicBox|C~0_combout  = ( \logicBox|ShiftRight1~0_combout  & ( !\Instr_Reg|ImmOut [5] ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( (!\Instr_Reg|ImmOut [5] & ((\immMux|mux_out[0]~1_combout ) # (\immMux|mux_out[1]~2_combout ))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~0 .extended_lut = "off";
defparam \logicBox|C~0 .lut_mask = 64'h0AAA0AAAAAAAAAAA;
defparam \logicBox|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N8
dffeas \registers|r[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][13] .is_wysiwyg = "true";
defparam \registers|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N44
dffeas \registers|r[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][13] .is_wysiwyg = "true";
defparam \registers|r[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N50
dffeas \registers|r[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][13] .is_wysiwyg = "true";
defparam \registers|r[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N47
dffeas \registers|r[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][13] .is_wysiwyg = "true";
defparam \registers|r[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N51
cyclonev_lcell_comb \muxSrc|Mux2~3 (
// Equation(s):
// \muxSrc|Mux2~3_combout  = ( \registers|r[15][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (\registers|r[11][13]~q ) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( !\registers|r[15][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & \registers|r[11][13]~q ) ) 
// ) ) # ( \registers|r[15][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[3][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[7][13]~q ))) ) ) ) # ( !\registers|r[15][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( 
// (!\Instr_Reg|RsrcOut [2] & (\registers|r[3][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[7][13]~q ))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\registers|r[3][13]~q ),
	.datac(!\registers|r[11][13]~q ),
	.datad(!\registers|r[7][13]~q ),
	.datae(!\registers|r[15][13]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~3 .extended_lut = "off";
defparam \muxSrc|Mux2~3 .lut_mask = 64'h227722770A0A5F5F;
defparam \muxSrc|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N50
dffeas \registers|r[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][13] .is_wysiwyg = "true";
defparam \registers|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N17
dffeas \registers|r[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][13] .is_wysiwyg = "true";
defparam \registers|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N54
cyclonev_lcell_comb \registers|r[8][13]~feeder (
// Equation(s):
// \registers|r[8][13]~feeder_combout  = ( \ALUcntl|mux_out[13]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][13]~feeder .extended_lut = "off";
defparam \registers|r[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N55
dffeas \registers|r[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][13] .is_wysiwyg = "true";
defparam \registers|r[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N56
dffeas \registers|r[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][13] .is_wysiwyg = "true";
defparam \registers|r[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N51
cyclonev_lcell_comb \muxSrc|Mux2~0 (
// Equation(s):
// \muxSrc|Mux2~0_combout  = ( \registers|r[12][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (\registers|r[8][13]~q ) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( !\registers|r[12][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & \registers|r[8][13]~q ) ) ) 
// ) # ( \registers|r[12][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[0][13]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[4][13]~q )) ) ) ) # ( !\registers|r[12][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( 
// (!\Instr_Reg|RsrcOut [2] & ((\registers|r[0][13]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[4][13]~q )) ) ) )

	.dataa(!\registers|r[4][13]~q ),
	.datab(!\registers|r[0][13]~q ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\registers|r[8][13]~q ),
	.datae(!\registers|r[12][13]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~0 .extended_lut = "off";
defparam \muxSrc|Mux2~0 .lut_mask = 64'h3535353500F00FFF;
defparam \muxSrc|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \registers|r[10][13]~feeder (
// Equation(s):
// \registers|r[10][13]~feeder_combout  = ( \ALUcntl|mux_out[13]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][13]~feeder .extended_lut = "off";
defparam \registers|r[10][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[10][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N38
dffeas \registers|r[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][13] .is_wysiwyg = "true";
defparam \registers|r[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N53
dffeas \registers|r[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][13] .is_wysiwyg = "true";
defparam \registers|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N8
dffeas \registers|r[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][13] .is_wysiwyg = "true";
defparam \registers|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \muxSrc|Mux2~2 (
// Equation(s):
// \muxSrc|Mux2~2_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[14][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[6][13]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[10][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[2][13]~q  ) ) )

	.dataa(!\registers|r[10][13]~q ),
	.datab(!\registers|r[6][13]~q ),
	.datac(!\registers|r[2][13]~q ),
	.datad(!\registers|r[14][13]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~2 .extended_lut = "off";
defparam \muxSrc|Mux2~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxSrc|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N47
dffeas \registers|r[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][13] .is_wysiwyg = "true";
defparam \registers|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N34
dffeas \registers|r[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][13] .is_wysiwyg = "true";
defparam \registers|r[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N56
dffeas \registers|r[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][13] .is_wysiwyg = "true";
defparam \registers|r[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N2
dffeas \registers|r[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][13] .is_wysiwyg = "true";
defparam \registers|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N3
cyclonev_lcell_comb \muxSrc|Mux2~1 (
// Equation(s):
// \muxSrc|Mux2~1_combout  = ( \registers|r[5][13]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[13][13]~q ) ) ) ) # ( !\registers|r[5][13]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3] & \registers|r[13][13]~q ) ) ) 
// ) # ( \registers|r[5][13]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[1][13]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][13]~q ))) ) ) ) # ( !\registers|r[5][13]~q  & ( !\Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[1][13]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][13]~q ))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[1][13]~q ),
	.datac(!\registers|r[9][13]~q ),
	.datad(!\registers|r[13][13]~q ),
	.datae(!\registers|r[5][13]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~1 .extended_lut = "off";
defparam \muxSrc|Mux2~1 .lut_mask = 64'h272727270055AAFF;
defparam \muxSrc|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \muxSrc|Mux2~4 (
// Equation(s):
// \muxSrc|Mux2~4_combout  = ( \muxSrc|Mux2~2_combout  & ( \muxSrc|Mux2~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((\muxSrc|Mux2~0_combout ) # (\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])) # (\muxSrc|Mux2~3_combout ))) 
// ) ) ) # ( !\muxSrc|Mux2~2_combout  & ( \muxSrc|Mux2~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1] & \muxSrc|Mux2~0_combout )))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])) # (\muxSrc|Mux2~3_combout ))) ) ) ) # ( 
// \muxSrc|Mux2~2_combout  & ( !\muxSrc|Mux2~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((\muxSrc|Mux2~0_combout ) # (\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux2~3_combout  & (\Instr_Reg|RsrcOut [1]))) ) ) ) # ( 
// !\muxSrc|Mux2~2_combout  & ( !\muxSrc|Mux2~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1] & \muxSrc|Mux2~0_combout )))) # (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux2~3_combout  & (\Instr_Reg|RsrcOut [1]))) ) ) )

	.dataa(!\muxSrc|Mux2~3_combout ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\Instr_Reg|RsrcOut [1]),
	.datad(!\muxSrc|Mux2~0_combout ),
	.datae(!\muxSrc|Mux2~2_combout ),
	.dataf(!\muxSrc|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~4 .extended_lut = "off";
defparam \muxSrc|Mux2~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \muxSrc|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \logicBox|ShiftLeft0~14 (
// Equation(s):
// \logicBox|ShiftLeft0~14_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux3~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux2~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux1~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux0~4_combout  ) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~14 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~14 .lut_mask = 64'h00FF0F0F55553333;
defparam \logicBox|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~17 (
// Equation(s):
// \logicBox|ShiftLeft0~17_combout  = ( \muxSrc|Mux14~4_combout  & ( \muxSrc|Mux12~4_combout  & ( (!\immMux|mux_out[0]~1_combout ) # ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux13~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux15~4_combout 
// )))) ) ) ) # ( !\muxSrc|Mux14~4_combout  & ( \muxSrc|Mux12~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (((!\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[0]~1_combout  & ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux13~4_combout )) # 
// (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux15~4_combout ))))) ) ) ) # ( \muxSrc|Mux14~4_combout  & ( !\muxSrc|Mux12~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (((\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[0]~1_combout  & 
// ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux13~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux15~4_combout ))))) ) ) ) # ( !\muxSrc|Mux14~4_combout  & ( !\muxSrc|Mux12~4_combout  & ( (\immMux|mux_out[0]~1_combout  & 
// ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux13~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux15~4_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\muxSrc|Mux14~4_combout ),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~17 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~17 .lut_mask = 64'h110311CFDD03DDCF;
defparam \logicBox|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N36
cyclonev_lcell_comb \immMux|mux_out[3]~3 (
// Equation(s):
// \immMux|mux_out[3]~3_combout  = ( \muxDst|Mux12~4_combout  & ( (!\test|state_counter.0010~q ) # ((!\test|always1~0_combout ) # (\Instr_Reg|ImmOut [3])) ) ) # ( !\muxDst|Mux12~4_combout  & ( (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3] & 
// \test|always1~0_combout )) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\test|always1~0_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[3]~3 .extended_lut = "off";
defparam \immMux|mux_out[3]~3 .lut_mask = 64'h00050005FFAFFFAF;
defparam \immMux|mux_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N18
cyclonev_lcell_comb \immMux|mux_out[2]~4 (
// Equation(s):
// \immMux|mux_out[2]~4_combout  = ( \test|always1~0_combout  & ( \Instr_Reg|ImmOut [2] & ( (\muxDst|Mux13~4_combout ) # (\test|state_counter.0010~q ) ) ) ) # ( !\test|always1~0_combout  & ( \Instr_Reg|ImmOut [2] & ( \muxDst|Mux13~4_combout  ) ) ) # ( 
// \test|always1~0_combout  & ( !\Instr_Reg|ImmOut [2] & ( (!\test|state_counter.0010~q  & \muxDst|Mux13~4_combout ) ) ) ) # ( !\test|always1~0_combout  & ( !\Instr_Reg|ImmOut [2] & ( \muxDst|Mux13~4_combout  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\muxDst|Mux13~4_combout ),
	.datad(gnd),
	.datae(!\test|always1~0_combout ),
	.dataf(!\Instr_Reg|ImmOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[2]~4 .extended_lut = "off";
defparam \immMux|mux_out[2]~4 .lut_mask = 64'h0F0F0A0A0F0F5F5F;
defparam \immMux|mux_out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N9
cyclonev_lcell_comb \logicBox|Add6~57 (
// Equation(s):
// \logicBox|Add6~57_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + 
// ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add6~54  ))
// \logicBox|Add6~58  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + ( 
// \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add6~54  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~57_sumout ),
	.cout(\logicBox|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~57 .extended_lut = "off";
defparam \logicBox|Add6~57 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \logicBox|Add6~61 (
// Equation(s):
// \logicBox|Add6~61_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + 
// ( \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add6~58  ))
// \logicBox|Add6~62  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add6~58  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~61_sumout ),
	.cout(\logicBox|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~61 .extended_lut = "off";
defparam \logicBox|Add6~61 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N15
cyclonev_lcell_comb \logicBox|Add6~33 (
// Equation(s):
// \logicBox|Add6~33_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + 
// ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add6~62  ))
// \logicBox|Add6~34  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add6~62  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~33_sumout ),
	.cout(\logicBox|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~33 .extended_lut = "off";
defparam \logicBox|Add6~33 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N18
cyclonev_lcell_comb \logicBox|Add6~37 (
// Equation(s):
// \logicBox|Add6~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add6~34  ))
// \logicBox|Add6~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add6~34  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~37_sumout ),
	.cout(\logicBox|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~37 .extended_lut = "off";
defparam \logicBox|Add6~37 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N21
cyclonev_lcell_comb \logicBox|Add6~41 (
// Equation(s):
// \logicBox|Add6~41_sumout  = SUM(( \muxSrc|Mux9~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add6~38  ))
// \logicBox|Add6~42  = CARRY(( \muxSrc|Mux9~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add6~38  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~41_sumout ),
	.cout(\logicBox|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~41 .extended_lut = "off";
defparam \logicBox|Add6~41 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N24
cyclonev_lcell_comb \logicBox|Add6~45 (
// Equation(s):
// \logicBox|Add6~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~42  ))
// \logicBox|Add6~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~42  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~45_sumout ),
	.cout(\logicBox|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~45 .extended_lut = "off";
defparam \logicBox|Add6~45 .lut_mask = 64'h000001FB000000FF;
defparam \logicBox|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \logicBox|Add6~17 (
// Equation(s):
// \logicBox|Add6~17_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add6~46  ))
// \logicBox|Add6~18  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add6~46  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~17_sumout ),
	.cout(\logicBox|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~17 .extended_lut = "off";
defparam \logicBox|Add6~17 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \logicBox|Add6~21 (
// Equation(s):
// \logicBox|Add6~21_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add6~18  ))
// \logicBox|Add6~22  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add6~18  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~21_sumout ),
	.cout(\logicBox|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~21 .extended_lut = "off";
defparam \logicBox|Add6~21 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N33
cyclonev_lcell_comb \logicBox|Add6~25 (
// Equation(s):
// \logicBox|Add6~25_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add6~22  ))
// \logicBox|Add6~26  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add6~22  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~25_sumout ),
	.cout(\logicBox|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~25 .extended_lut = "off";
defparam \logicBox|Add6~25 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \logicBox|Add6~29 (
// Equation(s):
// \logicBox|Add6~29_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux4~4_combout  ) + ( \logicBox|Add6~26  ))
// \logicBox|Add6~30  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux4~4_combout  ) + ( \logicBox|Add6~26  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~29_sumout ),
	.cout(\logicBox|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~29 .extended_lut = "off";
defparam \logicBox|Add6~29 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N21
cyclonev_lcell_comb \logicBox|Add3~45 (
// Equation(s):
// \logicBox|Add3~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~42  ))
// \logicBox|Add3~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~45_sumout ),
	.cout(\logicBox|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~45 .extended_lut = "off";
defparam \logicBox|Add3~45 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N24
cyclonev_lcell_comb \logicBox|Add3~17 (
// Equation(s):
// \logicBox|Add3~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~46  ))
// \logicBox|Add3~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~46  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~17_sumout ),
	.cout(\logicBox|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~17 .extended_lut = "off";
defparam \logicBox|Add3~17 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N27
cyclonev_lcell_comb \logicBox|Add3~21 (
// Equation(s):
// \logicBox|Add3~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~18  ))
// \logicBox|Add3~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~18  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~21_sumout ),
	.cout(\logicBox|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~21 .extended_lut = "off";
defparam \logicBox|Add3~21 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N30
cyclonev_lcell_comb \logicBox|Add3~25 (
// Equation(s):
// \logicBox|Add3~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~22  ))
// \logicBox|Add3~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~22  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~25_sumout ),
	.cout(\logicBox|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~25 .extended_lut = "off";
defparam \logicBox|Add3~25 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N33
cyclonev_lcell_comb \logicBox|Add3~29 (
// Equation(s):
// \logicBox|Add3~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~26  ))
// \logicBox|Add3~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~26  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~29_sumout ),
	.cout(\logicBox|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~29 .extended_lut = "off";
defparam \logicBox|Add3~29 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N6
cyclonev_lcell_comb \logicBox|Selector4~13 (
// Equation(s):
// \logicBox|Selector4~13_combout  = ( \logicBox|Add6~29_sumout  & ( \logicBox|Add3~29_sumout  & ( !\Instr_Reg|Opcode [6] $ (!\Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|Add6~29_sumout  & ( \logicBox|Add3~29_sumout  & ( (\Instr_Reg|Opcode [6] & 
// !\Instr_Reg|Opcode [7]) ) ) ) # ( \logicBox|Add6~29_sumout  & ( !\logicBox|Add3~29_sumout  & ( (!\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [7]) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(!\logicBox|Add6~29_sumout ),
	.dataf(!\logicBox|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~13 .extended_lut = "off";
defparam \logicBox|Selector4~13 .lut_mask = 64'h00000A0A50505A5A;
defparam \logicBox|Selector4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N9
cyclonev_lcell_comb \logicBox|Add3~61 (
// Equation(s):
// \logicBox|Add3~61_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add3~58  ))
// \logicBox|Add3~62  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add3~58  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~61_sumout ),
	.cout(\logicBox|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~61 .extended_lut = "off";
defparam \logicBox|Add3~61 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N12
cyclonev_lcell_comb \logicBox|Add3~33 (
// Equation(s):
// \logicBox|Add3~33_sumout  = SUM(( \muxSrc|Mux11~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add3~62  ))
// \logicBox|Add3~34  = CARRY(( \muxSrc|Mux11~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add3~62  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~33_sumout ),
	.cout(\logicBox|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~33 .extended_lut = "off";
defparam \logicBox|Add3~33 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \logicBox|Add3~37 (
// Equation(s):
// \logicBox|Add3~37_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add3~34  ))
// \logicBox|Add3~38  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add3~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~37_sumout ),
	.cout(\logicBox|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~37 .extended_lut = "off";
defparam \logicBox|Add3~37 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N18
cyclonev_lcell_comb \logicBox|Add3~41 (
// Equation(s):
// \logicBox|Add3~41_sumout  = SUM(( \muxSrc|Mux9~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add3~38  ))
// \logicBox|Add3~42  = CARRY(( \muxSrc|Mux9~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add3~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~41_sumout ),
	.cout(\logicBox|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~41 .extended_lut = "off";
defparam \logicBox|Add3~41 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N3
cyclonev_lcell_comb \logicBox|Add4~53 (
// Equation(s):
// \logicBox|Add4~53_sumout  = SUM(( GND ) + ( \logicBox|Add3~53_sumout  ) + ( \logicBox|Add4~50  ))
// \logicBox|Add4~54  = CARRY(( GND ) + ( \logicBox|Add3~53_sumout  ) + ( \logicBox|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~53_sumout ),
	.cout(\logicBox|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~53 .extended_lut = "off";
defparam \logicBox|Add4~53 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \logicBox|Add4~57 (
// Equation(s):
// \logicBox|Add4~57_sumout  = SUM(( \logicBox|Add3~57_sumout  ) + ( GND ) + ( \logicBox|Add4~54  ))
// \logicBox|Add4~58  = CARRY(( \logicBox|Add3~57_sumout  ) + ( GND ) + ( \logicBox|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~57_sumout ),
	.cout(\logicBox|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~57 .extended_lut = "off";
defparam \logicBox|Add4~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N9
cyclonev_lcell_comb \logicBox|Add4~61 (
// Equation(s):
// \logicBox|Add4~61_sumout  = SUM(( GND ) + ( \logicBox|Add3~61_sumout  ) + ( \logicBox|Add4~58  ))
// \logicBox|Add4~62  = CARRY(( GND ) + ( \logicBox|Add3~61_sumout  ) + ( \logicBox|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~61_sumout ),
	.cout(\logicBox|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~61 .extended_lut = "off";
defparam \logicBox|Add4~61 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \logicBox|Add4~33 (
// Equation(s):
// \logicBox|Add4~33_sumout  = SUM(( \logicBox|Add3~33_sumout  ) + ( GND ) + ( \logicBox|Add4~62  ))
// \logicBox|Add4~34  = CARRY(( \logicBox|Add3~33_sumout  ) + ( GND ) + ( \logicBox|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~33_sumout ),
	.cout(\logicBox|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~33 .extended_lut = "off";
defparam \logicBox|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N15
cyclonev_lcell_comb \logicBox|Add4~37 (
// Equation(s):
// \logicBox|Add4~37_sumout  = SUM(( GND ) + ( \logicBox|Add3~37_sumout  ) + ( \logicBox|Add4~34  ))
// \logicBox|Add4~38  = CARRY(( GND ) + ( \logicBox|Add3~37_sumout  ) + ( \logicBox|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~37_sumout ),
	.cout(\logicBox|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~37 .extended_lut = "off";
defparam \logicBox|Add4~37 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N18
cyclonev_lcell_comb \logicBox|Add4~41 (
// Equation(s):
// \logicBox|Add4~41_sumout  = SUM(( \logicBox|Add3~41_sumout  ) + ( GND ) + ( \logicBox|Add4~38  ))
// \logicBox|Add4~42  = CARRY(( \logicBox|Add3~41_sumout  ) + ( GND ) + ( \logicBox|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~41_sumout ),
	.cout(\logicBox|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~41 .extended_lut = "off";
defparam \logicBox|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \logicBox|Add4~45 (
// Equation(s):
// \logicBox|Add4~45_sumout  = SUM(( \logicBox|Add3~45_sumout  ) + ( GND ) + ( \logicBox|Add4~42  ))
// \logicBox|Add4~46  = CARRY(( \logicBox|Add3~45_sumout  ) + ( GND ) + ( \logicBox|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~45_sumout ),
	.cout(\logicBox|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~45 .extended_lut = "off";
defparam \logicBox|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N24
cyclonev_lcell_comb \logicBox|Add4~17 (
// Equation(s):
// \logicBox|Add4~17_sumout  = SUM(( GND ) + ( \logicBox|Add3~17_sumout  ) + ( \logicBox|Add4~46  ))
// \logicBox|Add4~18  = CARRY(( GND ) + ( \logicBox|Add3~17_sumout  ) + ( \logicBox|Add4~46  ))

	.dataa(gnd),
	.datab(!\logicBox|Add3~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~17_sumout ),
	.cout(\logicBox|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~17 .extended_lut = "off";
defparam \logicBox|Add4~17 .lut_mask = 64'h0000CCCC00000000;
defparam \logicBox|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \logicBox|Add4~21 (
// Equation(s):
// \logicBox|Add4~21_sumout  = SUM(( \logicBox|Add3~21_sumout  ) + ( GND ) + ( \logicBox|Add4~18  ))
// \logicBox|Add4~22  = CARRY(( \logicBox|Add3~21_sumout  ) + ( GND ) + ( \logicBox|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~21_sumout ),
	.cout(\logicBox|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~21 .extended_lut = "off";
defparam \logicBox|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \logicBox|Add4~25 (
// Equation(s):
// \logicBox|Add4~25_sumout  = SUM(( GND ) + ( \logicBox|Add3~25_sumout  ) + ( \logicBox|Add4~22  ))
// \logicBox|Add4~26  = CARRY(( GND ) + ( \logicBox|Add3~25_sumout  ) + ( \logicBox|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~25_sumout ),
	.cout(\logicBox|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~25 .extended_lut = "off";
defparam \logicBox|Add4~25 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N33
cyclonev_lcell_comb \logicBox|Add4~29 (
// Equation(s):
// \logicBox|Add4~29_sumout  = SUM(( \logicBox|Add3~29_sumout  ) + ( GND ) + ( \logicBox|Add4~26  ))
// \logicBox|Add4~30  = CARRY(( \logicBox|Add3~29_sumout  ) + ( GND ) + ( \logicBox|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~29_sumout ),
	.cout(\logicBox|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~29 .extended_lut = "off";
defparam \logicBox|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \logicBox|Selector4~14 (
// Equation(s):
// \logicBox|Selector4~14_combout  = ( \logicBox|Add4~29_sumout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux4~4_combout )))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # ((\immMux|mux_out[3]~3_combout )))) ) ) # ( 
// !\logicBox|Add4~29_sumout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux4~4_combout )))) # (\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [7] & (\immMux|mux_out[3]~3_combout ))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~14 .extended_lut = "off";
defparam \logicBox|Selector4~14 .lut_mask = 64'h0189018945CD45CD;
defparam \logicBox|Selector4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N0
cyclonev_lcell_comb \logicBox|Add0~49 (
// Equation(s):
// \logicBox|Add0~49_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( !VCC ))
// \logicBox|Add0~50  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( !VCC ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~49_sumout ),
	.cout(\logicBox|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~49 .extended_lut = "off";
defparam \logicBox|Add0~49 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N3
cyclonev_lcell_comb \logicBox|Add0~53 (
// Equation(s):
// \logicBox|Add0~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add0~50  ))
// \logicBox|Add0~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add0~50  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~53_sumout ),
	.cout(\logicBox|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~53 .extended_lut = "off";
defparam \logicBox|Add0~53 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N6
cyclonev_lcell_comb \logicBox|Add0~57 (
// Equation(s):
// \logicBox|Add0~57_sumout  = SUM(( \muxSrc|Mux13~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add0~54  ))
// \logicBox|Add0~58  = CARRY(( \muxSrc|Mux13~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add0~54  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~57_sumout ),
	.cout(\logicBox|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~57 .extended_lut = "off";
defparam \logicBox|Add0~57 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N9
cyclonev_lcell_comb \logicBox|Add0~61 (
// Equation(s):
// \logicBox|Add0~61_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add0~58  ))
// \logicBox|Add0~62  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add0~58  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~61_sumout ),
	.cout(\logicBox|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~61 .extended_lut = "off";
defparam \logicBox|Add0~61 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N12
cyclonev_lcell_comb \logicBox|Add0~33 (
// Equation(s):
// \logicBox|Add0~33_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add0~62  ))
// \logicBox|Add0~34  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add0~62  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~33_sumout ),
	.cout(\logicBox|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~33 .extended_lut = "off";
defparam \logicBox|Add0~33 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N15
cyclonev_lcell_comb \logicBox|Add0~37 (
// Equation(s):
// \logicBox|Add0~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add0~34  ))
// \logicBox|Add0~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add0~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~37_sumout ),
	.cout(\logicBox|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~37 .extended_lut = "off";
defparam \logicBox|Add0~37 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N18
cyclonev_lcell_comb \logicBox|Add0~41 (
// Equation(s):
// \logicBox|Add0~41_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add0~38  ))
// \logicBox|Add0~42  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add0~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~41_sumout ),
	.cout(\logicBox|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~41 .extended_lut = "off";
defparam \logicBox|Add0~41 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N21
cyclonev_lcell_comb \logicBox|Add0~45 (
// Equation(s):
// \logicBox|Add0~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add0~42  ))
// \logicBox|Add0~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add0~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~45_sumout ),
	.cout(\logicBox|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~45 .extended_lut = "off";
defparam \logicBox|Add0~45 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N24
cyclonev_lcell_comb \logicBox|Add0~17 (
// Equation(s):
// \logicBox|Add0~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( GND ) + ( \logicBox|Add0~46  ))
// \logicBox|Add0~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( GND ) + ( \logicBox|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~17_sumout ),
	.cout(\logicBox|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~17 .extended_lut = "off";
defparam \logicBox|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N27
cyclonev_lcell_comb \logicBox|Add0~21 (
// Equation(s):
// \logicBox|Add0~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( GND ) + ( \logicBox|Add0~18  ))
// \logicBox|Add0~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( GND ) + ( \logicBox|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~21_sumout ),
	.cout(\logicBox|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~21 .extended_lut = "off";
defparam \logicBox|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N30
cyclonev_lcell_comb \logicBox|Add0~25 (
// Equation(s):
// \logicBox|Add0~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( GND ) + ( \logicBox|Add0~22  ))
// \logicBox|Add0~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( GND ) + ( \logicBox|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~25_sumout ),
	.cout(\logicBox|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~25 .extended_lut = "off";
defparam \logicBox|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N33
cyclonev_lcell_comb \logicBox|Add0~29 (
// Equation(s):
// \logicBox|Add0~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( GND ) + ( \logicBox|Add0~26  ))
// \logicBox|Add0~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( GND ) + ( \logicBox|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~29_sumout ),
	.cout(\logicBox|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~29 .extended_lut = "off";
defparam \logicBox|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \logicBox|Add9~49 (
// Equation(s):
// \logicBox|Add9~49_sumout  = SUM(( \logicBox|Selector16~3_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q 
//  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add9~50  = CARRY(( \logicBox|Selector16~3_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\logicBox|Selector16~3_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~49_sumout ),
	.cout(\logicBox|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~49 .extended_lut = "off";
defparam \logicBox|Add9~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \logicBox|Add9~53 (
// Equation(s):
// \logicBox|Add9~53_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut 
// [1])))) ) + ( \logicBox|Add9~50  ))
// \logicBox|Add9~54  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) 
// + ( \logicBox|Add9~50  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~53_sumout ),
	.cout(\logicBox|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~53 .extended_lut = "off";
defparam \logicBox|Add9~53 .lut_mask = 64'h0000FE1000000000;
defparam \logicBox|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N6
cyclonev_lcell_comb \logicBox|Add9~57 (
// Equation(s):
// \logicBox|Add9~57_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( 
// GND ) + ( \logicBox|Add9~54  ))
// \logicBox|Add9~58  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( GND ) 
// + ( \logicBox|Add9~54  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~57_sumout ),
	.cout(\logicBox|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~57 .extended_lut = "off";
defparam \logicBox|Add9~57 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \logicBox|Add9~61 (
// Equation(s):
// \logicBox|Add9~61_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut 
// [3])))) ) + ( \logicBox|Add9~58  ))
// \logicBox|Add9~62  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) 
// + ( \logicBox|Add9~58  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~61_sumout ),
	.cout(\logicBox|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~61 .extended_lut = "off";
defparam \logicBox|Add9~61 .lut_mask = 64'h0000FE1000000000;
defparam \logicBox|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \logicBox|Add9~33 (
// Equation(s):
// \logicBox|Add9~33_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// GND ) + ( \logicBox|Add9~62  ))
// \logicBox|Add9~34  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( GND ) 
// + ( \logicBox|Add9~62  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~33_sumout ),
	.cout(\logicBox|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~33 .extended_lut = "off";
defparam \logicBox|Add9~33 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \logicBox|Add9~37 (
// Equation(s):
// \logicBox|Add9~37_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// GND ) + ( \logicBox|Add9~34  ))
// \logicBox|Add9~38  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( GND ) 
// + ( \logicBox|Add9~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~37_sumout ),
	.cout(\logicBox|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~37 .extended_lut = "off";
defparam \logicBox|Add9~37 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \logicBox|Add9~41 (
// Equation(s):
// \logicBox|Add9~41_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( GND 
// ) + ( \logicBox|Add9~38  ))
// \logicBox|Add9~42  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( GND ) + 
// ( \logicBox|Add9~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~41_sumout ),
	.cout(\logicBox|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~41 .extended_lut = "off";
defparam \logicBox|Add9~41 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \logicBox|Add9~45 (
// Equation(s):
// \logicBox|Add9~45_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~42  ))
// \logicBox|Add9~46  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~45_sumout ),
	.cout(\logicBox|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~45 .extended_lut = "off";
defparam \logicBox|Add9~45 .lut_mask = 64'h0000FE1000000000;
defparam \logicBox|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \logicBox|Add9~17 (
// Equation(s):
// \logicBox|Add9~17_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~46  ))
// \logicBox|Add9~18  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~46  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~17_sumout ),
	.cout(\logicBox|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~17 .extended_lut = "off";
defparam \logicBox|Add9~17 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N27
cyclonev_lcell_comb \logicBox|Add9~21 (
// Equation(s):
// \logicBox|Add9~21_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~18  ))
// \logicBox|Add9~22  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~18  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~21_sumout ),
	.cout(\logicBox|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~21 .extended_lut = "off";
defparam \logicBox|Add9~21 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \logicBox|Add9~25 (
// Equation(s):
// \logicBox|Add9~25_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~22  ))
// \logicBox|Add9~26  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~22  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~25_sumout ),
	.cout(\logicBox|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~25 .extended_lut = "off";
defparam \logicBox|Add9~25 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N33
cyclonev_lcell_comb \logicBox|Add9~29 (
// Equation(s):
// \logicBox|Add9~29_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~26  ))
// \logicBox|Add9~30  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~26  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~29_sumout ),
	.cout(\logicBox|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~29 .extended_lut = "off";
defparam \logicBox|Add9~29 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N0
cyclonev_lcell_comb \logicBox|Add10~49 (
// Equation(s):
// \logicBox|Add10~49_sumout  = SUM(( !\muxSrc|Mux15~4_combout  $ (!\logicBox|Add9~49_sumout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add10~50  = CARRY(( !\muxSrc|Mux15~4_combout  $ (!\logicBox|Add9~49_sumout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add10~51  = SHARE((!\logicBox|Add9~49_sumout ) # (\muxSrc|Mux15~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\logicBox|Add9~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add10~49_sumout ),
	.cout(\logicBox|Add10~50 ),
	.shareout(\logicBox|Add10~51 ));
// synopsys translate_off
defparam \logicBox|Add10~49 .extended_lut = "off";
defparam \logicBox|Add10~49 .lut_mask = 64'h0000FF0F00000FF0;
defparam \logicBox|Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N3
cyclonev_lcell_comb \logicBox|Add10~53 (
// Equation(s):
// \logicBox|Add10~53_sumout  = SUM(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add9~53_sumout ) ) + ( \logicBox|Add10~51  ) + ( \logicBox|Add10~50  ))
// \logicBox|Add10~54  = CARRY(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add9~53_sumout ) ) + ( \logicBox|Add10~51  ) + ( \logicBox|Add10~50  ))
// \logicBox|Add10~55  = SHARE((\muxSrc|Mux14~4_combout  & !\logicBox|Add9~53_sumout ))

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add9~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~50 ),
	.sharein(\logicBox|Add10~51 ),
	.combout(),
	.sumout(\logicBox|Add10~53_sumout ),
	.cout(\logicBox|Add10~54 ),
	.shareout(\logicBox|Add10~55 ));
// synopsys translate_off
defparam \logicBox|Add10~53 .extended_lut = "off";
defparam \logicBox|Add10~53 .lut_mask = 64'h000055000000AA55;
defparam \logicBox|Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N6
cyclonev_lcell_comb \logicBox|Add10~57 (
// Equation(s):
// \logicBox|Add10~57_sumout  = SUM(( !\logicBox|Add9~57_sumout  $ (\muxSrc|Mux13~4_combout ) ) + ( \logicBox|Add10~55  ) + ( \logicBox|Add10~54  ))
// \logicBox|Add10~58  = CARRY(( !\logicBox|Add9~57_sumout  $ (\muxSrc|Mux13~4_combout ) ) + ( \logicBox|Add10~55  ) + ( \logicBox|Add10~54  ))
// \logicBox|Add10~59  = SHARE((!\logicBox|Add9~57_sumout  & \muxSrc|Mux13~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~57_sumout ),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~54 ),
	.sharein(\logicBox|Add10~55 ),
	.combout(),
	.sumout(\logicBox|Add10~57_sumout ),
	.cout(\logicBox|Add10~58 ),
	.shareout(\logicBox|Add10~59 ));
// synopsys translate_off
defparam \logicBox|Add10~57 .extended_lut = "off";
defparam \logicBox|Add10~57 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N9
cyclonev_lcell_comb \logicBox|Add10~61 (
// Equation(s):
// \logicBox|Add10~61_sumout  = SUM(( !\muxSrc|Mux12~4_combout  $ (\logicBox|Add9~61_sumout ) ) + ( \logicBox|Add10~59  ) + ( \logicBox|Add10~58  ))
// \logicBox|Add10~62  = CARRY(( !\muxSrc|Mux12~4_combout  $ (\logicBox|Add9~61_sumout ) ) + ( \logicBox|Add10~59  ) + ( \logicBox|Add10~58  ))
// \logicBox|Add10~63  = SHARE((\muxSrc|Mux12~4_combout  & !\logicBox|Add9~61_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\logicBox|Add9~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~58 ),
	.sharein(\logicBox|Add10~59 ),
	.combout(),
	.sumout(\logicBox|Add10~61_sumout ),
	.cout(\logicBox|Add10~62 ),
	.shareout(\logicBox|Add10~63 ));
// synopsys translate_off
defparam \logicBox|Add10~61 .extended_lut = "off";
defparam \logicBox|Add10~61 .lut_mask = 64'h000030300000C3C3;
defparam \logicBox|Add10~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N12
cyclonev_lcell_comb \logicBox|Add10~33 (
// Equation(s):
// \logicBox|Add10~33_sumout  = SUM(( !\logicBox|Add9~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add10~63  ) + ( \logicBox|Add10~62  ))
// \logicBox|Add10~34  = CARRY(( !\logicBox|Add9~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add10~63  ) + ( \logicBox|Add10~62  ))
// \logicBox|Add10~35  = SHARE((!\logicBox|Add9~33_sumout  & \muxSrc|Mux11~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~33_sumout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~62 ),
	.sharein(\logicBox|Add10~63 ),
	.combout(),
	.sumout(\logicBox|Add10~33_sumout ),
	.cout(\logicBox|Add10~34 ),
	.shareout(\logicBox|Add10~35 ));
// synopsys translate_off
defparam \logicBox|Add10~33 .extended_lut = "off";
defparam \logicBox|Add10~33 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N15
cyclonev_lcell_comb \logicBox|Add10~37 (
// Equation(s):
// \logicBox|Add10~37_sumout  = SUM(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add9~37_sumout ) ) + ( \logicBox|Add10~35  ) + ( \logicBox|Add10~34  ))
// \logicBox|Add10~38  = CARRY(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add9~37_sumout ) ) + ( \logicBox|Add10~35  ) + ( \logicBox|Add10~34  ))
// \logicBox|Add10~39  = SHARE((\muxSrc|Mux10~4_combout  & !\logicBox|Add9~37_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux10~4_combout ),
	.datad(!\logicBox|Add9~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~34 ),
	.sharein(\logicBox|Add10~35 ),
	.combout(),
	.sumout(\logicBox|Add10~37_sumout ),
	.cout(\logicBox|Add10~38 ),
	.shareout(\logicBox|Add10~39 ));
// synopsys translate_off
defparam \logicBox|Add10~37 .extended_lut = "off";
defparam \logicBox|Add10~37 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N18
cyclonev_lcell_comb \logicBox|Add10~41 (
// Equation(s):
// \logicBox|Add10~41_sumout  = SUM(( !\logicBox|Add9~41_sumout  $ (\muxSrc|Mux9~4_combout ) ) + ( \logicBox|Add10~39  ) + ( \logicBox|Add10~38  ))
// \logicBox|Add10~42  = CARRY(( !\logicBox|Add9~41_sumout  $ (\muxSrc|Mux9~4_combout ) ) + ( \logicBox|Add10~39  ) + ( \logicBox|Add10~38  ))
// \logicBox|Add10~43  = SHARE((!\logicBox|Add9~41_sumout  & \muxSrc|Mux9~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~41_sumout ),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~38 ),
	.sharein(\logicBox|Add10~39 ),
	.combout(),
	.sumout(\logicBox|Add10~41_sumout ),
	.cout(\logicBox|Add10~42 ),
	.shareout(\logicBox|Add10~43 ));
// synopsys translate_off
defparam \logicBox|Add10~41 .extended_lut = "off";
defparam \logicBox|Add10~41 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N21
cyclonev_lcell_comb \logicBox|Add10~45 (
// Equation(s):
// \logicBox|Add10~45_sumout  = SUM(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add9~45_sumout ) ) + ( \logicBox|Add10~43  ) + ( \logicBox|Add10~42  ))
// \logicBox|Add10~46  = CARRY(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add9~45_sumout ) ) + ( \logicBox|Add10~43  ) + ( \logicBox|Add10~42  ))
// \logicBox|Add10~47  = SHARE((\muxSrc|Mux8~4_combout  & !\logicBox|Add9~45_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\logicBox|Add9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~42 ),
	.sharein(\logicBox|Add10~43 ),
	.combout(),
	.sumout(\logicBox|Add10~45_sumout ),
	.cout(\logicBox|Add10~46 ),
	.shareout(\logicBox|Add10~47 ));
// synopsys translate_off
defparam \logicBox|Add10~45 .extended_lut = "off";
defparam \logicBox|Add10~45 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N24
cyclonev_lcell_comb \logicBox|Add10~17 (
// Equation(s):
// \logicBox|Add10~17_sumout  = SUM(( !\logicBox|Add9~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add10~47  ) + ( \logicBox|Add10~46  ))
// \logicBox|Add10~18  = CARRY(( !\logicBox|Add9~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add10~47  ) + ( \logicBox|Add10~46  ))
// \logicBox|Add10~19  = SHARE((!\logicBox|Add9~17_sumout  & \muxSrc|Mux7~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~17_sumout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~46 ),
	.sharein(\logicBox|Add10~47 ),
	.combout(),
	.sumout(\logicBox|Add10~17_sumout ),
	.cout(\logicBox|Add10~18 ),
	.shareout(\logicBox|Add10~19 ));
// synopsys translate_off
defparam \logicBox|Add10~17 .extended_lut = "off";
defparam \logicBox|Add10~17 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N27
cyclonev_lcell_comb \logicBox|Add10~21 (
// Equation(s):
// \logicBox|Add10~21_sumout  = SUM(( !\muxSrc|Mux6~4_combout  $ (\logicBox|Add9~21_sumout ) ) + ( \logicBox|Add10~19  ) + ( \logicBox|Add10~18  ))
// \logicBox|Add10~22  = CARRY(( !\muxSrc|Mux6~4_combout  $ (\logicBox|Add9~21_sumout ) ) + ( \logicBox|Add10~19  ) + ( \logicBox|Add10~18  ))
// \logicBox|Add10~23  = SHARE((\muxSrc|Mux6~4_combout  & !\logicBox|Add9~21_sumout ))

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~18 ),
	.sharein(\logicBox|Add10~19 ),
	.combout(),
	.sumout(\logicBox|Add10~21_sumout ),
	.cout(\logicBox|Add10~22 ),
	.shareout(\logicBox|Add10~23 ));
// synopsys translate_off
defparam \logicBox|Add10~21 .extended_lut = "off";
defparam \logicBox|Add10~21 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N30
cyclonev_lcell_comb \logicBox|Add10~25 (
// Equation(s):
// \logicBox|Add10~25_sumout  = SUM(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add9~25_sumout ) ) + ( \logicBox|Add10~23  ) + ( \logicBox|Add10~22  ))
// \logicBox|Add10~26  = CARRY(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add9~25_sumout ) ) + ( \logicBox|Add10~23  ) + ( \logicBox|Add10~22  ))
// \logicBox|Add10~27  = SHARE((\muxSrc|Mux5~4_combout  & !\logicBox|Add9~25_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux5~4_combout ),
	.datac(!\logicBox|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~22 ),
	.sharein(\logicBox|Add10~23 ),
	.combout(),
	.sumout(\logicBox|Add10~25_sumout ),
	.cout(\logicBox|Add10~26 ),
	.shareout(\logicBox|Add10~27 ));
// synopsys translate_off
defparam \logicBox|Add10~25 .extended_lut = "off";
defparam \logicBox|Add10~25 .lut_mask = 64'h000030300000C3C3;
defparam \logicBox|Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N33
cyclonev_lcell_comb \logicBox|Add10~29 (
// Equation(s):
// \logicBox|Add10~29_sumout  = SUM(( !\muxSrc|Mux4~4_combout  $ (\logicBox|Add9~29_sumout ) ) + ( \logicBox|Add10~27  ) + ( \logicBox|Add10~26  ))
// \logicBox|Add10~30  = CARRY(( !\muxSrc|Mux4~4_combout  $ (\logicBox|Add9~29_sumout ) ) + ( \logicBox|Add10~27  ) + ( \logicBox|Add10~26  ))
// \logicBox|Add10~31  = SHARE((\muxSrc|Mux4~4_combout  & !\logicBox|Add9~29_sumout ))

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add9~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~26 ),
	.sharein(\logicBox|Add10~27 ),
	.combout(),
	.sumout(\logicBox|Add10~29_sumout ),
	.cout(\logicBox|Add10~30 ),
	.shareout(\logicBox|Add10~31 ));
// synopsys translate_off
defparam \logicBox|Add10~29 .extended_lut = "off";
defparam \logicBox|Add10~29 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N57
cyclonev_lcell_comb \logicBox|Selector4~12 (
// Equation(s):
// \logicBox|Selector4~12_combout  = ( \logicBox|Add10~29_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add0~29_sumout ))))) # (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode 
// [6])) ) ) # ( !\logicBox|Add10~29_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add0~29_sumout ))))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\logicBox|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~12 .extended_lut = "off";
defparam \logicBox|Selector4~12 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \logicBox|Selector4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N42
cyclonev_lcell_comb \ALUcntl|mux_out[11]~114 (
// Equation(s):
// \ALUcntl|mux_out[11]~114_combout  = ( \logicBox|Selector4~14_combout  & ( \logicBox|Selector4~12_combout  & ( ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector4~13_combout )))) # (\Instr_Reg|Opcode [5]) ) 
// ) ) # ( !\logicBox|Selector4~14_combout  & ( \logicBox|Selector4~12_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector4~13_combout ))))) # (\Instr_Reg|Opcode [5] & 
// (((!\Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector4~14_combout  & ( !\logicBox|Selector4~12_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector4~13_combout 
// ))))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Selector4~14_combout  & ( !\logicBox|Selector4~12_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & 
// ((\logicBox|Selector4~13_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector4~13_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector4~14_combout ),
	.dataf(!\logicBox|Selector4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[11]~114 .extended_lut = "off";
defparam \ALUcntl|mux_out[11]~114 .lut_mask = 64'h880A885FDD0ADD5F;
defparam \ALUcntl|mux_out[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N36
cyclonev_lcell_comb \logicBox|Selector3~9 (
// Equation(s):
// \logicBox|Selector3~9_combout  = ( !\Instr_Reg|ImmOut [4] & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~9 .extended_lut = "off";
defparam \logicBox|Selector3~9 .lut_mask = 64'h0800080000000000;
defparam \logicBox|Selector3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N33
cyclonev_lcell_comb \logicBox|Selector3~10 (
// Equation(s):
// \logicBox|Selector3~10_combout  = (!\Instr_Reg|Opcode [6] & \Instr_Reg|ImmOut [7])

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~10 .extended_lut = "off";
defparam \logicBox|Selector3~10 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \logicBox|Selector3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N28
dffeas \registers|r[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][11] .is_wysiwyg = "true";
defparam \registers|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N14
dffeas \registers|r[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][11] .is_wysiwyg = "true";
defparam \registers|r[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N38
dffeas \registers|r[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][11] .is_wysiwyg = "true";
defparam \registers|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N8
dffeas \registers|r[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][11] .is_wysiwyg = "true";
defparam \registers|r[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N36
cyclonev_lcell_comb \muxDst|Mux4~2 (
// Equation(s):
// \muxDst|Mux4~2_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[14][11]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[10][11]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[6][11]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[2][11]~q  ) ) )

	.dataa(!\registers|r[6][11]~q ),
	.datab(!\registers|r[14][11]~q ),
	.datac(!\registers|r[2][11]~q ),
	.datad(!\registers|r[10][11]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~2 .extended_lut = "off";
defparam \muxDst|Mux4~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \muxDst|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N38
dffeas \registers|r[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][11] .is_wysiwyg = "true";
defparam \registers|r[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N20
dffeas \registers|r[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][11] .is_wysiwyg = "true";
defparam \registers|r[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N14
dffeas \registers|r[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][11] .is_wysiwyg = "true";
defparam \registers|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N39
cyclonev_lcell_comb \muxDst|Mux4~0 (
// Equation(s):
// \muxDst|Mux4~0_combout  = ( \Instr_Reg|RdstOut [2] & ( \registers|r[4][11]~q  & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[12][11]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \registers|r[4][11]~q  & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[0][11]~q )) # 
// (\Instr_Reg|RdstOut [3] & ((\registers|r[8][11]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\registers|r[4][11]~q  & ( (\registers|r[12][11]~q  & \Instr_Reg|RdstOut [3]) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\registers|r[4][11]~q  & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[0][11]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][11]~q ))) ) ) )

	.dataa(!\registers|r[12][11]~q ),
	.datab(!\registers|r[0][11]~q ),
	.datac(!\registers|r[8][11]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\registers|r[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~0 .extended_lut = "off";
defparam \muxDst|Mux4~0 .lut_mask = 64'h330F0055330FFF55;
defparam \muxDst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N29
dffeas \registers|r[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][11] .is_wysiwyg = "true";
defparam \registers|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N11
dffeas \registers|r[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][11] .is_wysiwyg = "true";
defparam \registers|r[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N32
dffeas \registers|r[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][11] .is_wysiwyg = "true";
defparam \registers|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N38
dffeas \registers|r[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][11] .is_wysiwyg = "true";
defparam \registers|r[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N39
cyclonev_lcell_comb \muxDst|Mux4~1 (
// Equation(s):
// \muxDst|Mux4~1_combout  = ( \registers|r[13][11]~q  & ( \Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2]) # (\registers|r[9][11]~q ) ) ) ) # ( !\registers|r[13][11]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[9][11]~q  & !\Instr_Reg|RdstOut [2]) ) ) 
// ) # ( \registers|r[13][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[1][11]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[5][11]~q ))) ) ) ) # ( !\registers|r[13][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( 
// (!\Instr_Reg|RdstOut [2] & (\registers|r[1][11]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[5][11]~q ))) ) ) )

	.dataa(!\registers|r[1][11]~q ),
	.datab(!\registers|r[9][11]~q ),
	.datac(!\registers|r[5][11]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[13][11]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~1 .extended_lut = "off";
defparam \muxDst|Mux4~1 .lut_mask = 64'h550F550F330033FF;
defparam \muxDst|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N47
dffeas \registers|r[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][11] .is_wysiwyg = "true";
defparam \registers|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N20
dffeas \registers|r[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][11] .is_wysiwyg = "true";
defparam \registers|r[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N38
dffeas \registers|r[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][11] .is_wysiwyg = "true";
defparam \registers|r[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N32
dffeas \registers|r[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][11] .is_wysiwyg = "true";
defparam \registers|r[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N33
cyclonev_lcell_comb \muxDst|Mux4~3 (
// Equation(s):
// \muxDst|Mux4~3_combout  = ( \registers|r[7][11]~q  & ( \registers|r[11][11]~q  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\registers|r[3][11]~q ))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\registers|r[15][11]~q )))) ) 
// ) ) # ( !\registers|r[7][11]~q  & ( \registers|r[11][11]~q  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\registers|r[3][11]~q ))) # (\Instr_Reg|RdstOut [2] & (((\registers|r[15][11]~q  & \Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// \registers|r[7][11]~q  & ( !\registers|r[11][11]~q  & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[3][11]~q  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\registers|r[15][11]~q )))) ) ) ) # ( 
// !\registers|r[7][11]~q  & ( !\registers|r[11][11]~q  & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[3][11]~q  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\registers|r[15][11]~q  & \Instr_Reg|RdstOut [3])))) ) ) )

	.dataa(!\registers|r[3][11]~q ),
	.datab(!\registers|r[15][11]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[7][11]~q ),
	.dataf(!\registers|r[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~3 .extended_lut = "off";
defparam \muxDst|Mux4~3 .lut_mask = 64'h50035F0350F35FF3;
defparam \muxDst|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N48
cyclonev_lcell_comb \muxDst|Mux4~4 (
// Equation(s):
// \muxDst|Mux4~4_combout  = ( \muxDst|Mux4~3_combout  & ( \Instr_Reg|RdstOut [0] & ( (\muxDst|Mux4~1_combout ) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\muxDst|Mux4~3_combout  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & \muxDst|Mux4~1_combout ) ) 
// ) ) # ( \muxDst|Mux4~3_combout  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux4~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux4~2_combout )) ) ) ) # ( !\muxDst|Mux4~3_combout  & ( !\Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux4~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux4~2_combout )) ) ) )

	.dataa(!\muxDst|Mux4~2_combout ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\muxDst|Mux4~0_combout ),
	.datad(!\muxDst|Mux4~1_combout ),
	.datae(!\muxDst|Mux4~3_combout ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~4 .extended_lut = "off";
defparam \muxDst|Mux4~4 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \muxDst|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N56
dffeas \registers|r[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][10] .is_wysiwyg = "true";
defparam \registers|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N38
dffeas \registers|r[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][10] .is_wysiwyg = "true";
defparam \registers|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N53
dffeas \registers|r[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][10] .is_wysiwyg = "true";
defparam \registers|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N59
dffeas \registers|r[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][10] .is_wysiwyg = "true";
defparam \registers|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N33
cyclonev_lcell_comb \muxDst|Mux5~0 (
// Equation(s):
// \muxDst|Mux5~0_combout  = ( \registers|r[2][10]~q  & ( \registers|r[0][10]~q  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][10]~q ))) ) ) ) # ( !\registers|r[2][10]~q  
// & ( \registers|r[0][10]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][10]~q )))) ) ) ) # ( 
// \registers|r[2][10]~q  & ( !\registers|r[0][10]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][10]~q )))) ) ) 
// ) # ( !\registers|r[2][10]~q  & ( !\registers|r[0][10]~q  & ( (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][10]~q )))) ) ) )

	.dataa(!\registers|r[3][10]~q ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\registers|r[1][10]~q ),
	.datae(!\registers|r[2][10]~q ),
	.dataf(!\registers|r[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~0 .extended_lut = "off";
defparam \muxDst|Mux5~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \muxDst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N47
dffeas \registers|r[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][10] .is_wysiwyg = "true";
defparam \registers|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \registers|r[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][10] .is_wysiwyg = "true";
defparam \registers|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N44
dffeas \registers|r[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][10] .is_wysiwyg = "true";
defparam \registers|r[7][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N45
cyclonev_lcell_comb \muxDst|Mux5~1 (
// Equation(s):
// \muxDst|Mux5~1_combout  = ( \registers|r[5][10]~q  & ( \registers|r[7][10]~q  & ( ((!\Instr_Reg|RdstOut [1] & ((\registers|r[4][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[6][10]~q ))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( !\registers|r[5][10]~q  & 
// ( \registers|r[7][10]~q  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[4][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[6][10]~q )))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])))) ) ) ) # ( 
// \registers|r[5][10]~q  & ( !\registers|r[7][10]~q  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[4][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[6][10]~q )))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])))) ) 
// ) ) # ( !\registers|r[5][10]~q  & ( !\registers|r[7][10]~q  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[4][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[6][10]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[6][10]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\registers|r[4][10]~q ),
	.datae(!\registers|r[5][10]~q ),
	.dataf(!\registers|r[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~1 .extended_lut = "off";
defparam \muxDst|Mux5~1 .lut_mask = 64'h02A252F207A757F7;
defparam \muxDst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N26
dffeas \registers|r[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][10] .is_wysiwyg = "true";
defparam \registers|r[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N2
dffeas \registers|r[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][10] .is_wysiwyg = "true";
defparam \registers|r[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N56
dffeas \registers|r[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][10] .is_wysiwyg = "true";
defparam \registers|r[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N32
dffeas \registers|r[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][10] .is_wysiwyg = "true";
defparam \registers|r[9][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N3
cyclonev_lcell_comb \muxDst|Mux5~2 (
// Equation(s):
// \muxDst|Mux5~2_combout  = ( \registers|r[8][10]~q  & ( \registers|r[9][10]~q  & ( (!\Instr_Reg|RdstOut [1]) # ((!\Instr_Reg|RdstOut [0] & (\registers|r[10][10]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[11][10]~q )))) ) ) ) # ( !\registers|r[8][10]~q 
//  & ( \registers|r[9][10]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[10][10]~q  & (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[11][10]~q )))) ) ) ) # ( \registers|r[8][10]~q  & ( 
// !\registers|r[9][10]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\registers|r[10][10]~q ))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1] & \registers|r[11][10]~q )))) ) ) ) # ( !\registers|r[8][10]~q  & ( 
// !\registers|r[9][10]~q  & ( (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & (\registers|r[10][10]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[11][10]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[10][10]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\registers|r[11][10]~q ),
	.datae(!\registers|r[8][10]~q ),
	.dataf(!\registers|r[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~2 .extended_lut = "off";
defparam \muxDst|Mux5~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \muxDst|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N20
dffeas \registers|r[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][10] .is_wysiwyg = "true";
defparam \registers|r[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N32
dffeas \registers|r[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][10] .is_wysiwyg = "true";
defparam \registers|r[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N31
dffeas \registers|r[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][10] .is_wysiwyg = "true";
defparam \registers|r[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N56
dffeas \registers|r[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][10] .is_wysiwyg = "true";
defparam \registers|r[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N21
cyclonev_lcell_comb \muxDst|Mux5~3 (
// Equation(s):
// \muxDst|Mux5~3_combout  = ( \registers|r[13][10]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1]) # (\registers|r[15][10]~q ) ) ) ) # ( !\registers|r[13][10]~q  & ( \Instr_Reg|RdstOut [0] & ( (\Instr_Reg|RdstOut [1] & \registers|r[15][10]~q ) ) 
// ) ) # ( \registers|r[13][10]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[12][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[14][10]~q )) ) ) ) # ( !\registers|r[13][10]~q  & ( !\Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & ((\registers|r[12][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[14][10]~q )) ) ) )

	.dataa(!\registers|r[14][10]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\registers|r[15][10]~q ),
	.datad(!\registers|r[12][10]~q ),
	.datae(!\registers|r[13][10]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~3 .extended_lut = "off";
defparam \muxDst|Mux5~3 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \muxDst|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N33
cyclonev_lcell_comb \muxDst|Mux5~4 (
// Equation(s):
// \muxDst|Mux5~4_combout  = ( \muxDst|Mux5~2_combout  & ( \muxDst|Mux5~3_combout  & ( ((!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux5~1_combout )))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( 
// !\muxDst|Mux5~2_combout  & ( \muxDst|Mux5~3_combout  & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\muxDst|Mux5~1_combout )))) ) ) ) # ( 
// \muxDst|Mux5~2_combout  & ( !\muxDst|Mux5~3_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\muxDst|Mux5~0_combout ))) # (\Instr_Reg|RdstOut [2] & (((\muxDst|Mux5~1_combout  & !\Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// !\muxDst|Mux5~2_combout  & ( !\muxDst|Mux5~3_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux5~1_combout ))))) ) ) )

	.dataa(!\muxDst|Mux5~0_combout ),
	.datab(!\muxDst|Mux5~1_combout ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux5~2_combout ),
	.dataf(!\muxDst|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~4 .extended_lut = "off";
defparam \muxDst|Mux5~4 .lut_mask = 64'h530053F0530F53FF;
defparam \muxDst|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N20
dffeas \registers|r[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][9] .is_wysiwyg = "true";
defparam \registers|r[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N26
dffeas \registers|r[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][9] .is_wysiwyg = "true";
defparam \registers|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N56
dffeas \registers|r[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][9] .is_wysiwyg = "true";
defparam \registers|r[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N50
dffeas \registers|r[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][9] .is_wysiwyg = "true";
defparam \registers|r[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N24
cyclonev_lcell_comb \muxDst|Mux6~3 (
// Equation(s):
// \muxDst|Mux6~3_combout  = ( \registers|r[7][9]~q  & ( \registers|r[15][9]~q  & ( ((!\Instr_Reg|RdstOut [3] & ((\registers|r[3][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][9]~q ))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( !\registers|r[7][9]~q  & ( 
// \registers|r[15][9]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\registers|r[3][9]~q  & !\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])) # (\registers|r[11][9]~q ))) ) ) ) # ( \registers|r[7][9]~q  & ( !\registers|r[15][9]~q  & 
// ( (!\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2]) # (\registers|r[3][9]~q )))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][9]~q  & ((!\Instr_Reg|RdstOut [2])))) ) ) ) # ( !\registers|r[7][9]~q  & ( !\registers|r[15][9]~q  & ( (!\Instr_Reg|RdstOut 
// [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[3][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][9]~q )))) ) ) )

	.dataa(!\registers|r[11][9]~q ),
	.datab(!\registers|r[3][9]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[7][9]~q ),
	.dataf(!\registers|r[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~3 .extended_lut = "off";
defparam \muxDst|Mux6~3 .lut_mask = 64'h350035F0350F35FF;
defparam \muxDst|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N14
dffeas \registers|r[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][9] .is_wysiwyg = "true";
defparam \registers|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N29
dffeas \registers|r[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][9] .is_wysiwyg = "true";
defparam \registers|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N14
dffeas \registers|r[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][9] .is_wysiwyg = "true";
defparam \registers|r[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N38
dffeas \registers|r[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][9] .is_wysiwyg = "true";
defparam \registers|r[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N15
cyclonev_lcell_comb \muxDst|Mux6~2 (
// Equation(s):
// \muxDst|Mux6~2_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[14][9]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[6][9]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[10][9]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[2][9]~q  ) ) )

	.dataa(!\registers|r[6][9]~q ),
	.datab(!\registers|r[2][9]~q ),
	.datac(!\registers|r[10][9]~q ),
	.datad(!\registers|r[14][9]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~2 .extended_lut = "off";
defparam \muxDst|Mux6~2 .lut_mask = 64'h33330F0F555500FF;
defparam \muxDst|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N20
dffeas \registers|r[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][9] .is_wysiwyg = "true";
defparam \registers|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N41
dffeas \registers|r[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][9] .is_wysiwyg = "true";
defparam \registers|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N29
dffeas \registers|r[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][9] .is_wysiwyg = "true";
defparam \registers|r[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N21
cyclonev_lcell_comb \muxDst|Mux6~1 (
// Equation(s):
// \muxDst|Mux6~1_combout  = ( \registers|r[1][9]~q  & ( \registers|r[9][9]~q  & ( (!\Instr_Reg|RdstOut [2]) # ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][9]~q ))) ) ) ) # ( !\registers|r[1][9]~q  & ( 
// \registers|r[9][9]~q  & ( (!\Instr_Reg|RdstOut [2] & (\Instr_Reg|RdstOut [3])) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][9]~q )))) ) ) ) # ( \registers|r[1][9]~q  & ( 
// !\registers|r[9][9]~q  & ( (!\Instr_Reg|RdstOut [2] & (!\Instr_Reg|RdstOut [3])) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][9]~q )))) ) ) ) # ( !\registers|r[1][9]~q  & 
// ( !\registers|r[9][9]~q  & ( (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][9]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\registers|r[13][9]~q ),
	.datad(!\registers|r[5][9]~q ),
	.datae(!\registers|r[1][9]~q ),
	.dataf(!\registers|r[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~1 .extended_lut = "off";
defparam \muxDst|Mux6~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \muxDst|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N50
dffeas \registers|r[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][9] .is_wysiwyg = "true";
defparam \registers|r[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N26
dffeas \registers|r[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][9] .is_wysiwyg = "true";
defparam \registers|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N15
cyclonev_lcell_comb \registers|r[8][9]~feeder (
// Equation(s):
// \registers|r[8][9]~feeder_combout  = ( \ALUcntl|mux_out[9]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[9]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][9]~feeder .extended_lut = "off";
defparam \registers|r[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N17
dffeas \registers|r[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][9] .is_wysiwyg = "true";
defparam \registers|r[8][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N42
cyclonev_lcell_comb \registers|r[0][9]~feeder (
// Equation(s):
// \registers|r[0][9]~feeder_combout  = ( \ALUcntl|mux_out[9]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[9]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][9]~feeder .extended_lut = "off";
defparam \registers|r[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N44
dffeas \registers|r[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][9] .is_wysiwyg = "true";
defparam \registers|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N39
cyclonev_lcell_comb \muxDst|Mux6~0 (
// Equation(s):
// \muxDst|Mux6~0_combout  = ( \registers|r[0][9]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[4][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[12][9]~q )) ) ) ) # ( !\registers|r[0][9]~q  & ( \Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & ((\registers|r[4][9]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[12][9]~q )) ) ) ) # ( \registers|r[0][9]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[8][9]~q ) ) ) ) # ( !\registers|r[0][9]~q 
//  & ( !\Instr_Reg|RdstOut [2] & ( (\registers|r[8][9]~q  & \Instr_Reg|RdstOut [3]) ) ) )

	.dataa(!\registers|r[12][9]~q ),
	.datab(!\registers|r[4][9]~q ),
	.datac(!\registers|r[8][9]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[0][9]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~0 .extended_lut = "off";
defparam \muxDst|Mux6~0 .lut_mask = 64'h000FFF0F33553355;
defparam \muxDst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N48
cyclonev_lcell_comb \muxDst|Mux6~4 (
// Equation(s):
// \muxDst|Mux6~4_combout  = ( \muxDst|Mux6~1_combout  & ( \muxDst|Mux6~0_combout  & ( (!\Instr_Reg|RdstOut [1]) # ((!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux6~2_combout ))) # (\Instr_Reg|RdstOut [0] & (\muxDst|Mux6~3_combout ))) ) ) ) # ( 
// !\muxDst|Mux6~1_combout  & ( \muxDst|Mux6~0_combout  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux6~2_combout ))) # (\Instr_Reg|RdstOut [0] & (\muxDst|Mux6~3_combout 
// )))) ) ) ) # ( \muxDst|Mux6~1_combout  & ( !\muxDst|Mux6~0_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux6~2_combout ))) # (\Instr_Reg|RdstOut [0] & 
// (\muxDst|Mux6~3_combout )))) ) ) ) # ( !\muxDst|Mux6~1_combout  & ( !\muxDst|Mux6~0_combout  & ( (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\muxDst|Mux6~2_combout ))) # (\Instr_Reg|RdstOut [0] & (\muxDst|Mux6~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\muxDst|Mux6~3_combout ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux6~2_combout ),
	.datae(!\muxDst|Mux6~1_combout ),
	.dataf(!\muxDst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~4 .extended_lut = "off";
defparam \muxDst|Mux6~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \muxDst|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N12
cyclonev_lcell_comb \logicBox|Add5~66 (
// Equation(s):
// \logicBox|Add5~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\logicBox|Add5~66_cout ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~66 .extended_lut = "off";
defparam \logicBox|Add5~66 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Add5~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N15
cyclonev_lcell_comb \logicBox|Add5~49 (
// Equation(s):
// \logicBox|Add5~49_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + 
// ( \muxSrc|Mux15~4_combout  ) + ( \logicBox|Add5~66_cout  ))
// \logicBox|Add5~50  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( \logicBox|Add5~66_cout  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~49_sumout ),
	.cout(\logicBox|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~49 .extended_lut = "off";
defparam \logicBox|Add5~49 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N18
cyclonev_lcell_comb \logicBox|Add5~53 (
// Equation(s):
// \logicBox|Add5~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux14~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add5~50  ))
// \logicBox|Add5~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux14~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add5~50  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~53_sumout ),
	.cout(\logicBox|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~53 .extended_lut = "off";
defparam \logicBox|Add5~53 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N21
cyclonev_lcell_comb \logicBox|Add5~57 (
// Equation(s):
// \logicBox|Add5~57_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + 
// ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add5~54  ))
// \logicBox|Add5~58  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + ( 
// \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add5~54  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~57_sumout ),
	.cout(\logicBox|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~57 .extended_lut = "off";
defparam \logicBox|Add5~57 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N24
cyclonev_lcell_comb \logicBox|Add5~61 (
// Equation(s):
// \logicBox|Add5~61_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + 
// ( \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add5~58  ))
// \logicBox|Add5~62  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + ( 
// \muxSrc|Mux12~4_combout  ) + ( \logicBox|Add5~58  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~61_sumout ),
	.cout(\logicBox|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~61 .extended_lut = "off";
defparam \logicBox|Add5~61 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N27
cyclonev_lcell_comb \logicBox|Add5~33 (
// Equation(s):
// \logicBox|Add5~33_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + 
// ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add5~62  ))
// \logicBox|Add5~34  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add5~62  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~33_sumout ),
	.cout(\logicBox|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~33 .extended_lut = "off";
defparam \logicBox|Add5~33 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N30
cyclonev_lcell_comb \logicBox|Add5~37 (
// Equation(s):
// \logicBox|Add5~37_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [5])))) ) + 
// ( \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add5~34  ))
// \logicBox|Add5~38  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [5])))) ) + ( 
// \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add5~34  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~37_sumout ),
	.cout(\logicBox|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~37 .extended_lut = "off";
defparam \logicBox|Add5~37 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N33
cyclonev_lcell_comb \logicBox|Add5~41 (
// Equation(s):
// \logicBox|Add5~41_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add5~38  ))
// \logicBox|Add5~42  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add5~38  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~41_sumout ),
	.cout(\logicBox|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~41 .extended_lut = "off";
defparam \logicBox|Add5~41 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N36
cyclonev_lcell_comb \logicBox|Add5~45 (
// Equation(s):
// \logicBox|Add5~45_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux8~4_combout  ) + ( \logicBox|Add5~42  ))
// \logicBox|Add5~46  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux8~4_combout  ) + ( \logicBox|Add5~42  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~45_sumout ),
	.cout(\logicBox|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~45 .extended_lut = "off";
defparam \logicBox|Add5~45 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N39
cyclonev_lcell_comb \logicBox|Add5~17 (
// Equation(s):
// \logicBox|Add5~17_sumout  = SUM(( (!\muxDst|Mux7~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add5~46  ))
// \logicBox|Add5~18  = CARRY(( (!\muxDst|Mux7~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add5~46  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~17_sumout ),
	.cout(\logicBox|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~17 .extended_lut = "off";
defparam \logicBox|Add5~17 .lut_mask = 64'h0000FF000000FF05;
defparam \logicBox|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N42
cyclonev_lcell_comb \logicBox|Add5~21 (
// Equation(s):
// \logicBox|Add5~21_sumout  = SUM(( (!\muxDst|Mux6~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add5~18  ))
// \logicBox|Add5~22  = CARRY(( (!\muxDst|Mux6~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add5~18  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\muxDst|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~21_sumout ),
	.cout(\logicBox|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~21 .extended_lut = "off";
defparam \logicBox|Add5~21 .lut_mask = 64'h0000F0F00000FF11;
defparam \logicBox|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N45
cyclonev_lcell_comb \logicBox|Add5~25 (
// Equation(s):
// \logicBox|Add5~25_sumout  = SUM(( (!\muxDst|Mux5~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add5~22  ))
// \logicBox|Add5~26  = CARRY(( (!\muxDst|Mux5~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add5~22  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~25_sumout ),
	.cout(\logicBox|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~25 .extended_lut = "off";
defparam \logicBox|Add5~25 .lut_mask = 64'h0000FF000000FF05;
defparam \logicBox|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N48
cyclonev_lcell_comb \logicBox|Add5~29 (
// Equation(s):
// \logicBox|Add5~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (!\muxDst|Mux4~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~26  ))
// \logicBox|Add5~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (!\muxDst|Mux4~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~26  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\muxDst|Mux4~4_combout ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~29_sumout ),
	.cout(\logicBox|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~29 .extended_lut = "off";
defparam \logicBox|Add5~29 .lut_mask = 64'h00003232000000FF;
defparam \logicBox|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N6
cyclonev_lcell_comb \logicBox|Selector4~23 (
// Equation(s):
// \logicBox|Selector4~23_combout  = ( \logicBox|Add5~29_sumout  & ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & (\logicBox|Selector3~10_combout  & !\Instr_Reg|ImmOut [4])) ) ) ) # ( !\logicBox|Add5~29_sumout  & ( \Instr_Reg|ImmOut [5] & ( 
// (!\Instr_Reg|ImmOut [6] & (\logicBox|Selector3~10_combout  & !\Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|Add5~29_sumout  & ( !\Instr_Reg|ImmOut [5] & ( (\logicBox|Selector3~10_combout  & \Instr_Reg|ImmOut [4]) ) ) ) # ( !\logicBox|Add5~29_sumout  & ( 
// !\Instr_Reg|ImmOut [5] & ( (\Instr_Reg|ImmOut [6] & (\logicBox|Selector3~10_combout  & \Instr_Reg|ImmOut [4])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(gnd),
	.datae(!\logicBox|Add5~29_sumout ),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~23 .extended_lut = "off";
defparam \logicBox|Selector4~23 .lut_mask = 64'h0101030320202020;
defparam \logicBox|Selector4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N24
cyclonev_lcell_comb \immMux|mux_out[11]~15 (
// Equation(s):
// \immMux|mux_out[11]~15_combout  = ( \muxDst|Mux4~4_combout  & ( !\test|RegOrImm~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxDst|Mux4~4_combout ),
	.dataf(!\test|RegOrImm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[11]~15 .extended_lut = "off";
defparam \immMux|mux_out[11]~15 .lut_mask = 64'h0000FFFF00000000;
defparam \immMux|mux_out[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N0
cyclonev_lcell_comb \logicBox|Add7~49 (
// Equation(s):
// \logicBox|Add7~49_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \logicBox|Selector16~3_combout  ) + ( !VCC ))
// \logicBox|Add7~50  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \logicBox|Selector16~3_combout  ) + ( !VCC ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~49_sumout ),
	.cout(\logicBox|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~49 .extended_lut = "off";
defparam \logicBox|Add7~49 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N3
cyclonev_lcell_comb \logicBox|Add7~53 (
// Equation(s):
// \logicBox|Add7~53_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( 
// GND ) + ( \logicBox|Add7~50  ))
// \logicBox|Add7~54  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( GND ) 
// + ( \logicBox|Add7~50  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~53_sumout ),
	.cout(\logicBox|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~53 .extended_lut = "off";
defparam \logicBox|Add7~53 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N6
cyclonev_lcell_comb \logicBox|Add7~57 (
// Equation(s):
// \logicBox|Add7~57_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( 
// GND ) + ( \logicBox|Add7~54  ))
// \logicBox|Add7~58  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( GND ) 
// + ( \logicBox|Add7~54  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~57_sumout ),
	.cout(\logicBox|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~57 .extended_lut = "off";
defparam \logicBox|Add7~57 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N9
cyclonev_lcell_comb \logicBox|Add7~61 (
// Equation(s):
// \logicBox|Add7~61_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( 
// GND ) + ( \logicBox|Add7~58  ))
// \logicBox|Add7~62  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( GND ) 
// + ( \logicBox|Add7~58  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~61_sumout ),
	.cout(\logicBox|Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~61 .extended_lut = "off";
defparam \logicBox|Add7~61 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N12
cyclonev_lcell_comb \logicBox|Add7~33 (
// Equation(s):
// \logicBox|Add7~33_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// GND ) + ( \logicBox|Add7~62  ))
// \logicBox|Add7~34  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( GND ) 
// + ( \logicBox|Add7~62  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~33_sumout ),
	.cout(\logicBox|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~33 .extended_lut = "off";
defparam \logicBox|Add7~33 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N15
cyclonev_lcell_comb \logicBox|Add7~37 (
// Equation(s):
// \logicBox|Add7~37_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// GND ) + ( \logicBox|Add7~34  ))
// \logicBox|Add7~38  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( GND ) 
// + ( \logicBox|Add7~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~37_sumout ),
	.cout(\logicBox|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~37 .extended_lut = "off";
defparam \logicBox|Add7~37 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \logicBox|Add7~41 (
// Equation(s):
// \logicBox|Add7~41_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) 
// ) + ( \logicBox|Add7~38  ))
// \logicBox|Add7~42  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + 
// ( \logicBox|Add7~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~41_sumout ),
	.cout(\logicBox|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~41 .extended_lut = "off";
defparam \logicBox|Add7~41 .lut_mask = 64'h0000FE1000000000;
defparam \logicBox|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N21
cyclonev_lcell_comb \logicBox|Add7~45 (
// Equation(s):
// \logicBox|Add7~45_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( GND 
// ) + ( \logicBox|Add7~42  ))
// \logicBox|Add7~46  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + 
// ( \logicBox|Add7~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~45_sumout ),
	.cout(\logicBox|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~45 .extended_lut = "off";
defparam \logicBox|Add7~45 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N24
cyclonev_lcell_comb \logicBox|Add7~17 (
// Equation(s):
// \logicBox|Add7~17_sumout  = SUM(( (\muxDst|Mux7~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~46  ))
// \logicBox|Add7~18  = CARRY(( (\muxDst|Mux7~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~46  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~17_sumout ),
	.cout(\logicBox|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~17 .extended_lut = "off";
defparam \logicBox|Add7~17 .lut_mask = 64'h0000FFFF000000FA;
defparam \logicBox|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N27
cyclonev_lcell_comb \logicBox|Add7~21 (
// Equation(s):
// \logicBox|Add7~21_sumout  = SUM(( (\muxDst|Mux6~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~18  ))
// \logicBox|Add7~22  = CARRY(( (\muxDst|Mux6~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~18  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~21_sumout ),
	.cout(\logicBox|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~21 .extended_lut = "off";
defparam \logicBox|Add7~21 .lut_mask = 64'h0000FFFF000000FA;
defparam \logicBox|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N30
cyclonev_lcell_comb \logicBox|Add7~25 (
// Equation(s):
// \logicBox|Add7~25_sumout  = SUM(( (\muxDst|Mux5~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~22  ))
// \logicBox|Add7~26  = CARRY(( (\muxDst|Mux5~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~22  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~25_sumout ),
	.cout(\logicBox|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~25 .extended_lut = "off";
defparam \logicBox|Add7~25 .lut_mask = 64'h0000FFFF000000FA;
defparam \logicBox|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N33
cyclonev_lcell_comb \logicBox|Add7~29 (
// Equation(s):
// \logicBox|Add7~29_sumout  = SUM(( GND ) + ( (\muxDst|Mux4~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add7~26  ))
// \logicBox|Add7~30  = CARRY(( GND ) + ( (\muxDst|Mux4~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add7~26  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~29_sumout ),
	.cout(\logicBox|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~29 .extended_lut = "off";
defparam \logicBox|Add7~29 .lut_mask = 64'h0000FF0500000000;
defparam \logicBox|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N0
cyclonev_lcell_comb \logicBox|Add8~49 (
// Equation(s):
// \logicBox|Add8~49_sumout  = SUM(( !\muxSrc|Mux15~4_combout  $ (!\logicBox|Add7~49_sumout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add8~50  = CARRY(( !\muxSrc|Mux15~4_combout  $ (!\logicBox|Add7~49_sumout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add8~51  = SHARE((!\logicBox|Add7~49_sumout ) # (\muxSrc|Mux15~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\logicBox|Add7~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add8~49_sumout ),
	.cout(\logicBox|Add8~50 ),
	.shareout(\logicBox|Add8~51 ));
// synopsys translate_off
defparam \logicBox|Add8~49 .extended_lut = "off";
defparam \logicBox|Add8~49 .lut_mask = 64'h0000FF0F00000FF0;
defparam \logicBox|Add8~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N3
cyclonev_lcell_comb \logicBox|Add8~53 (
// Equation(s):
// \logicBox|Add8~53_sumout  = SUM(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add7~53_sumout ) ) + ( \logicBox|Add8~51  ) + ( \logicBox|Add8~50  ))
// \logicBox|Add8~54  = CARRY(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add7~53_sumout ) ) + ( \logicBox|Add8~51  ) + ( \logicBox|Add8~50  ))
// \logicBox|Add8~55  = SHARE((\muxSrc|Mux14~4_combout  & !\logicBox|Add7~53_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\logicBox|Add7~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~50 ),
	.sharein(\logicBox|Add8~51 ),
	.combout(),
	.sumout(\logicBox|Add8~53_sumout ),
	.cout(\logicBox|Add8~54 ),
	.shareout(\logicBox|Add8~55 ));
// synopsys translate_off
defparam \logicBox|Add8~53 .extended_lut = "off";
defparam \logicBox|Add8~53 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N6
cyclonev_lcell_comb \logicBox|Add8~57 (
// Equation(s):
// \logicBox|Add8~57_sumout  = SUM(( !\muxSrc|Mux13~4_combout  $ (\logicBox|Add7~57_sumout ) ) + ( \logicBox|Add8~55  ) + ( \logicBox|Add8~54  ))
// \logicBox|Add8~58  = CARRY(( !\muxSrc|Mux13~4_combout  $ (\logicBox|Add7~57_sumout ) ) + ( \logicBox|Add8~55  ) + ( \logicBox|Add8~54  ))
// \logicBox|Add8~59  = SHARE((\muxSrc|Mux13~4_combout  & !\logicBox|Add7~57_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\logicBox|Add7~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~54 ),
	.sharein(\logicBox|Add8~55 ),
	.combout(),
	.sumout(\logicBox|Add8~57_sumout ),
	.cout(\logicBox|Add8~58 ),
	.shareout(\logicBox|Add8~59 ));
// synopsys translate_off
defparam \logicBox|Add8~57 .extended_lut = "off";
defparam \logicBox|Add8~57 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N9
cyclonev_lcell_comb \logicBox|Add8~61 (
// Equation(s):
// \logicBox|Add8~61_sumout  = SUM(( !\logicBox|Add7~61_sumout  $ (\muxSrc|Mux12~4_combout ) ) + ( \logicBox|Add8~59  ) + ( \logicBox|Add8~58  ))
// \logicBox|Add8~62  = CARRY(( !\logicBox|Add7~61_sumout  $ (\muxSrc|Mux12~4_combout ) ) + ( \logicBox|Add8~59  ) + ( \logicBox|Add8~58  ))
// \logicBox|Add8~63  = SHARE((!\logicBox|Add7~61_sumout  & \muxSrc|Mux12~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~61_sumout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~58 ),
	.sharein(\logicBox|Add8~59 ),
	.combout(),
	.sumout(\logicBox|Add8~61_sumout ),
	.cout(\logicBox|Add8~62 ),
	.shareout(\logicBox|Add8~63 ));
// synopsys translate_off
defparam \logicBox|Add8~61 .extended_lut = "off";
defparam \logicBox|Add8~61 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N12
cyclonev_lcell_comb \logicBox|Add8~33 (
// Equation(s):
// \logicBox|Add8~33_sumout  = SUM(( !\logicBox|Add7~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add8~63  ) + ( \logicBox|Add8~62  ))
// \logicBox|Add8~34  = CARRY(( !\logicBox|Add7~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add8~63  ) + ( \logicBox|Add8~62  ))
// \logicBox|Add8~35  = SHARE((!\logicBox|Add7~33_sumout  & \muxSrc|Mux11~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~33_sumout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~62 ),
	.sharein(\logicBox|Add8~63 ),
	.combout(),
	.sumout(\logicBox|Add8~33_sumout ),
	.cout(\logicBox|Add8~34 ),
	.shareout(\logicBox|Add8~35 ));
// synopsys translate_off
defparam \logicBox|Add8~33 .extended_lut = "off";
defparam \logicBox|Add8~33 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N15
cyclonev_lcell_comb \logicBox|Add8~37 (
// Equation(s):
// \logicBox|Add8~37_sumout  = SUM(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add7~37_sumout ) ) + ( \logicBox|Add8~35  ) + ( \logicBox|Add8~34  ))
// \logicBox|Add8~38  = CARRY(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add7~37_sumout ) ) + ( \logicBox|Add8~35  ) + ( \logicBox|Add8~34  ))
// \logicBox|Add8~39  = SHARE((\muxSrc|Mux10~4_combout  & !\logicBox|Add7~37_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux10~4_combout ),
	.datad(!\logicBox|Add7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~34 ),
	.sharein(\logicBox|Add8~35 ),
	.combout(),
	.sumout(\logicBox|Add8~37_sumout ),
	.cout(\logicBox|Add8~38 ),
	.shareout(\logicBox|Add8~39 ));
// synopsys translate_off
defparam \logicBox|Add8~37 .extended_lut = "off";
defparam \logicBox|Add8~37 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N18
cyclonev_lcell_comb \logicBox|Add8~41 (
// Equation(s):
// \logicBox|Add8~41_sumout  = SUM(( !\muxSrc|Mux9~4_combout  $ (\logicBox|Add7~41_sumout ) ) + ( \logicBox|Add8~39  ) + ( \logicBox|Add8~38  ))
// \logicBox|Add8~42  = CARRY(( !\muxSrc|Mux9~4_combout  $ (\logicBox|Add7~41_sumout ) ) + ( \logicBox|Add8~39  ) + ( \logicBox|Add8~38  ))
// \logicBox|Add8~43  = SHARE((\muxSrc|Mux9~4_combout  & !\logicBox|Add7~41_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\logicBox|Add7~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~38 ),
	.sharein(\logicBox|Add8~39 ),
	.combout(),
	.sumout(\logicBox|Add8~41_sumout ),
	.cout(\logicBox|Add8~42 ),
	.shareout(\logicBox|Add8~43 ));
// synopsys translate_off
defparam \logicBox|Add8~41 .extended_lut = "off";
defparam \logicBox|Add8~41 .lut_mask = 64'h000030300000C3C3;
defparam \logicBox|Add8~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N21
cyclonev_lcell_comb \logicBox|Add8~45 (
// Equation(s):
// \logicBox|Add8~45_sumout  = SUM(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add7~45_sumout ) ) + ( \logicBox|Add8~43  ) + ( \logicBox|Add8~42  ))
// \logicBox|Add8~46  = CARRY(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add7~45_sumout ) ) + ( \logicBox|Add8~43  ) + ( \logicBox|Add8~42  ))
// \logicBox|Add8~47  = SHARE((\muxSrc|Mux8~4_combout  & !\logicBox|Add7~45_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\logicBox|Add7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~42 ),
	.sharein(\logicBox|Add8~43 ),
	.combout(),
	.sumout(\logicBox|Add8~45_sumout ),
	.cout(\logicBox|Add8~46 ),
	.shareout(\logicBox|Add8~47 ));
// synopsys translate_off
defparam \logicBox|Add8~45 .extended_lut = "off";
defparam \logicBox|Add8~45 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N24
cyclonev_lcell_comb \logicBox|Add8~17 (
// Equation(s):
// \logicBox|Add8~17_sumout  = SUM(( !\muxSrc|Mux7~4_combout  $ (\logicBox|Add7~17_sumout ) ) + ( \logicBox|Add8~47  ) + ( \logicBox|Add8~46  ))
// \logicBox|Add8~18  = CARRY(( !\muxSrc|Mux7~4_combout  $ (\logicBox|Add7~17_sumout ) ) + ( \logicBox|Add8~47  ) + ( \logicBox|Add8~46  ))
// \logicBox|Add8~19  = SHARE((\muxSrc|Mux7~4_combout  & !\logicBox|Add7~17_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\logicBox|Add7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~46 ),
	.sharein(\logicBox|Add8~47 ),
	.combout(),
	.sumout(\logicBox|Add8~17_sumout ),
	.cout(\logicBox|Add8~18 ),
	.shareout(\logicBox|Add8~19 ));
// synopsys translate_off
defparam \logicBox|Add8~17 .extended_lut = "off";
defparam \logicBox|Add8~17 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N27
cyclonev_lcell_comb \logicBox|Add8~21 (
// Equation(s):
// \logicBox|Add8~21_sumout  = SUM(( !\muxSrc|Mux6~4_combout  $ (\logicBox|Add7~21_sumout ) ) + ( \logicBox|Add8~19  ) + ( \logicBox|Add8~18  ))
// \logicBox|Add8~22  = CARRY(( !\muxSrc|Mux6~4_combout  $ (\logicBox|Add7~21_sumout ) ) + ( \logicBox|Add8~19  ) + ( \logicBox|Add8~18  ))
// \logicBox|Add8~23  = SHARE((\muxSrc|Mux6~4_combout  & !\logicBox|Add7~21_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\logicBox|Add7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~18 ),
	.sharein(\logicBox|Add8~19 ),
	.combout(),
	.sumout(\logicBox|Add8~21_sumout ),
	.cout(\logicBox|Add8~22 ),
	.shareout(\logicBox|Add8~23 ));
// synopsys translate_off
defparam \logicBox|Add8~21 .extended_lut = "off";
defparam \logicBox|Add8~21 .lut_mask = 64'h000030300000C3C3;
defparam \logicBox|Add8~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N30
cyclonev_lcell_comb \logicBox|Add8~25 (
// Equation(s):
// \logicBox|Add8~25_sumout  = SUM(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add7~25_sumout ) ) + ( \logicBox|Add8~23  ) + ( \logicBox|Add8~22  ))
// \logicBox|Add8~26  = CARRY(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add7~25_sumout ) ) + ( \logicBox|Add8~23  ) + ( \logicBox|Add8~22  ))
// \logicBox|Add8~27  = SHARE((\muxSrc|Mux5~4_combout  & !\logicBox|Add7~25_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux5~4_combout ),
	.datac(gnd),
	.datad(!\logicBox|Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~22 ),
	.sharein(\logicBox|Add8~23 ),
	.combout(),
	.sumout(\logicBox|Add8~25_sumout ),
	.cout(\logicBox|Add8~26 ),
	.shareout(\logicBox|Add8~27 ));
// synopsys translate_off
defparam \logicBox|Add8~25 .extended_lut = "off";
defparam \logicBox|Add8~25 .lut_mask = 64'h000033000000CC33;
defparam \logicBox|Add8~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N33
cyclonev_lcell_comb \logicBox|Add8~29 (
// Equation(s):
// \logicBox|Add8~29_sumout  = SUM(( !\muxSrc|Mux4~4_combout  $ (\logicBox|Add7~29_sumout ) ) + ( \logicBox|Add8~27  ) + ( \logicBox|Add8~26  ))
// \logicBox|Add8~30  = CARRY(( !\muxSrc|Mux4~4_combout  $ (\logicBox|Add7~29_sumout ) ) + ( \logicBox|Add8~27  ) + ( \logicBox|Add8~26  ))
// \logicBox|Add8~31  = SHARE((\muxSrc|Mux4~4_combout  & !\logicBox|Add7~29_sumout ))

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~26 ),
	.sharein(\logicBox|Add8~27 ),
	.combout(),
	.sumout(\logicBox|Add8~29_sumout ),
	.cout(\logicBox|Add8~30 ),
	.shareout(\logicBox|Add8~31 ));
// synopsys translate_off
defparam \logicBox|Add8~29 .extended_lut = "off";
defparam \logicBox|Add8~29 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add8~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N0
cyclonev_lcell_comb \logicBox|Selector4~11 (
// Equation(s):
// \logicBox|Selector4~11_combout  = ( \immMux|mux_out[11]~15_combout  & ( \logicBox|Add8~29_sumout  & ( (\logicBox|Selector4~23_combout ) # (\logicBox|Selector3~9_combout ) ) ) ) # ( !\immMux|mux_out[11]~15_combout  & ( \logicBox|Add8~29_sumout  & ( 
// (\logicBox|Selector4~23_combout  & ((!\Instr_Reg|ImmOut [6]) # (!\Instr_Reg|ImmOut [4]))) ) ) ) # ( \immMux|mux_out[11]~15_combout  & ( !\logicBox|Add8~29_sumout  & ( ((\Instr_Reg|ImmOut [4] & \logicBox|Selector4~23_combout )) # 
// (\logicBox|Selector3~9_combout ) ) ) ) # ( !\immMux|mux_out[11]~15_combout  & ( !\logicBox|Add8~29_sumout  & ( (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & \logicBox|Selector4~23_combout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Selector3~9_combout ),
	.datad(!\logicBox|Selector4~23_combout ),
	.datae(!\immMux|mux_out[11]~15_combout ),
	.dataf(!\logicBox|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~11 .extended_lut = "off";
defparam \logicBox|Selector4~11 .lut_mask = 64'h00220F3F00EE0FFF;
defparam \logicBox|Selector4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \logicBox|ShiftRight3~3 (
// Equation(s):
// \logicBox|ShiftRight3~3_combout  = ( \muxSrc|Mux4~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux2~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout ))) ) ) ) # ( 
// !\muxSrc|Mux4~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux2~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout ))) ) ) ) # ( \muxSrc|Mux4~4_combout  & ( !\immMux|mux_out[1]~2_combout 
//  & ( (!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux3~4_combout ) ) ) ) # ( !\muxSrc|Mux4~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (\immMux|mux_out[0]~1_combout  & \muxSrc|Mux3~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(!\muxSrc|Mux4~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~3 .extended_lut = "off";
defparam \logicBox|ShiftRight3~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \logicBox|ShiftRight3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N48
cyclonev_lcell_comb \logicBox|Selector4~32 (
// Equation(s):
// \logicBox|Selector4~32_combout  = ( !\immMux|mux_out[2]~4_combout  & ( ((!\immMux|mux_out[3]~3_combout  & (((\logicBox|ShiftRight3~3_combout )))) # (\immMux|mux_out[3]~3_combout  & (\Instr_Reg|ImmOut [5] & (\muxSrc|Mux0~4_combout )))) ) ) # ( 
// \immMux|mux_out[2]~4_combout  & ( (\muxSrc|Mux0~4_combout  & (((!\immMux|mux_out[0]~1_combout  & (!\immMux|mux_out[1]~2_combout  & !\immMux|mux_out[3]~3_combout ))) # (\Instr_Reg|ImmOut [5]))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(!\logicBox|ShiftRight3~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~32 .extended_lut = "on";
defparam \logicBox|Selector4~32 .lut_mask = 64'h0F0F311111111111;
defparam \logicBox|Selector4~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \logicBox|ShiftLeft0~15 (
// Equation(s):
// \logicBox|ShiftLeft0~15_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux11~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux10~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux8~4_combout  ) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~15 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~15 .lut_mask = 64'h0F0F3333555500FF;
defparam \logicBox|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N21
cyclonev_lcell_comb \logicBox|ShiftLeft0~21 (
// Equation(s):
// \logicBox|ShiftLeft0~21_combout  = ( \logicBox|ShiftLeft0~15_combout  & ( \logicBox|ShiftLeft0~16_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((\logicBox|ShiftLeft0~17_combout  & !\immMux|mux_out[2]~4_combout )) ) ) ) # ( 
// !\logicBox|ShiftLeft0~15_combout  & ( \logicBox|ShiftLeft0~16_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((!\immMux|mux_out[3]~3_combout ) # (\logicBox|ShiftLeft0~17_combout ))) ) ) ) # ( \logicBox|ShiftLeft0~15_combout  & ( 
// !\logicBox|ShiftLeft0~16_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((\immMux|mux_out[2]~4_combout ))) # (\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~17_combout  & !\immMux|mux_out[2]~4_combout )) ) ) ) # ( !\logicBox|ShiftLeft0~15_combout  
// & ( !\logicBox|ShiftLeft0~16_combout  & ( (\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~17_combout  & !\immMux|mux_out[2]~4_combout )) ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~17_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\logicBox|ShiftLeft0~15_combout ),
	.dataf(!\logicBox|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~21 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~21 .lut_mask = 64'h050005AAAF00AFAA;
defparam \logicBox|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N33
cyclonev_lcell_comb \logicBox|Selector4~1 (
// Equation(s):
// \logicBox|Selector4~1_combout  = ( \logicBox|ShiftLeft0~21_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector4~32_combout ))) ) ) # ( !\logicBox|ShiftLeft0~21_combout  & ( (\Instr_Reg|Opcode [7] & 
// (\logicBox|Selector4~32_combout  & \Instr_Reg|ImmOut [4])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector4~32_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~1 .extended_lut = "off";
defparam \logicBox|Selector4~1 .lut_mask = 64'h0003000333033303;
defparam \logicBox|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N51
cyclonev_lcell_comb \logicBox|Selector4~2 (
// Equation(s):
// \logicBox|Selector4~2_combout  = ( !\logicBox|Selector4~1_combout  & ( (!\logicBox|Selector4~0_combout ) # ((!\muxSrc|Mux4~4_combout  & !\immMux|mux_out[11]~15_combout )) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Selector4~0_combout ),
	.datad(!\immMux|mux_out[11]~15_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~2 .extended_lut = "off";
defparam \logicBox|Selector4~2 .lut_mask = 64'hFAF0FAF000000000;
defparam \logicBox|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N30
cyclonev_lcell_comb \logicBox|Add1~45 (
// Equation(s):
// \logicBox|Add1~45_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( !VCC ))
// \logicBox|Add1~46  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( 
// \muxSrc|Mux15~4_combout  ) + ( !VCC ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~45_sumout ),
	.cout(\logicBox|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~45 .extended_lut = "off";
defparam \logicBox|Add1~45 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N33
cyclonev_lcell_comb \logicBox|Add1~49 (
// Equation(s):
// \logicBox|Add1~49_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add1~46  ))
// \logicBox|Add1~50  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add1~46  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~49_sumout ),
	.cout(\logicBox|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~49 .extended_lut = "off";
defparam \logicBox|Add1~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N36
cyclonev_lcell_comb \logicBox|Add1~53 (
// Equation(s):
// \logicBox|Add1~53_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( 
// \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add1~50  ))
// \logicBox|Add1~54  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])))) ) + ( 
// \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add1~50  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~53_sumout ),
	.cout(\logicBox|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~53 .extended_lut = "off";
defparam \logicBox|Add1~53 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N39
cyclonev_lcell_comb \logicBox|Add1~57 (
// Equation(s):
// \logicBox|Add1~57_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add1~54  ))
// \logicBox|Add1~58  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add1~54  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~57_sumout ),
	.cout(\logicBox|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~57 .extended_lut = "off";
defparam \logicBox|Add1~57 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N42
cyclonev_lcell_comb \logicBox|Add1~29 (
// Equation(s):
// \logicBox|Add1~29_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add1~58  ))
// \logicBox|Add1~30  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( 
// \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add1~58  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~29_sumout ),
	.cout(\logicBox|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~29 .extended_lut = "off";
defparam \logicBox|Add1~29 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N45
cyclonev_lcell_comb \logicBox|Add1~33 (
// Equation(s):
// \logicBox|Add1~33_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add1~30  ))
// \logicBox|Add1~34  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( 
// \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add1~30  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~33_sumout ),
	.cout(\logicBox|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~33 .extended_lut = "off";
defparam \logicBox|Add1~33 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N48
cyclonev_lcell_comb \logicBox|Add1~37 (
// Equation(s):
// \logicBox|Add1~37_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add1~34  ))
// \logicBox|Add1~38  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [6])))) ) + ( 
// \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add1~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~37_sumout ),
	.cout(\logicBox|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~37 .extended_lut = "off";
defparam \logicBox|Add1~37 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N51
cyclonev_lcell_comb \logicBox|Add1~41 (
// Equation(s):
// \logicBox|Add1~41_sumout  = SUM(( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux8~4_combout  ) + ( \logicBox|Add1~38  ))
// \logicBox|Add1~42  = CARRY(( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux8~4_combout  ) + ( \logicBox|Add1~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~41_sumout ),
	.cout(\logicBox|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~41 .extended_lut = "off";
defparam \logicBox|Add1~41 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N54
cyclonev_lcell_comb \logicBox|Add1~61 (
// Equation(s):
// \logicBox|Add1~61_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( (\muxDst|Mux7~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add1~42  ))
// \logicBox|Add1~62  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( (\muxDst|Mux7~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add1~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\muxDst|Mux7~4_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~61_sumout ),
	.cout(\logicBox|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~61 .extended_lut = "off";
defparam \logicBox|Add1~61 .lut_mask = 64'h0000F1F1000000FF;
defparam \logicBox|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N57
cyclonev_lcell_comb \logicBox|Add1~17 (
// Equation(s):
// \logicBox|Add1~17_sumout  = SUM(( (\muxDst|Mux6~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add1~62  ))
// \logicBox|Add1~18  = CARRY(( (\muxDst|Mux6~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \muxSrc|Mux6~4_combout  ) + ( \logicBox|Add1~62  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(gnd),
	.datad(!\muxDst|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~17_sumout ),
	.cout(\logicBox|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~17 .extended_lut = "off";
defparam \logicBox|Add1~17 .lut_mask = 64'h0000FF00000000EE;
defparam \logicBox|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N30
cyclonev_lcell_comb \logicBox|Add1~21 (
// Equation(s):
// \logicBox|Add1~21_sumout  = SUM(( (\muxDst|Mux5~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add1~18  ))
// \logicBox|Add1~22  = CARRY(( (\muxDst|Mux5~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux5~4_combout  ) + ( \logicBox|Add1~18  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxDst|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~21_sumout ),
	.cout(\logicBox|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~21 .extended_lut = "off";
defparam \logicBox|Add1~21 .lut_mask = 64'h0000FF0000000E0E;
defparam \logicBox|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N33
cyclonev_lcell_comb \logicBox|Add1~25 (
// Equation(s):
// \logicBox|Add1~25_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (\muxDst|Mux4~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \logicBox|Add1~22  ))
// \logicBox|Add1~26  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (\muxDst|Mux4~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \logicBox|Add1~22  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxDst|Mux4~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~25_sumout ),
	.cout(\logicBox|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~25 .extended_lut = "off";
defparam \logicBox|Add1~25 .lut_mask = 64'h0000F1F1000000FF;
defparam \logicBox|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \muxDst|Mux2~2 (
// Equation(s):
// \muxDst|Mux2~2_combout  = ( \registers|r[6][13]~q  & ( \registers|r[14][13]~q  & ( ((!\Instr_Reg|RdstOut [3] & (\registers|r[2][13]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[10][13]~q )))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( !\registers|r[6][13]~q  
// & ( \registers|r[14][13]~q  & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[2][13]~q  & ((!\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2]) # (\registers|r[10][13]~q )))) ) ) ) # ( \registers|r[6][13]~q  & ( 
// !\registers|r[14][13]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])) # (\registers|r[2][13]~q ))) # (\Instr_Reg|RdstOut [3] & (((\registers|r[10][13]~q  & !\Instr_Reg|RdstOut [2])))) ) ) ) # ( !\registers|r[6][13]~q  & ( 
// !\registers|r[14][13]~q  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\registers|r[2][13]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[10][13]~q ))))) ) ) )

	.dataa(!\registers|r[2][13]~q ),
	.datab(!\registers|r[10][13]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[6][13]~q ),
	.dataf(!\registers|r[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~2 .extended_lut = "off";
defparam \muxDst|Mux2~2 .lut_mask = 64'h530053F0530F53FF;
defparam \muxDst|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N57
cyclonev_lcell_comb \muxDst|Mux2~0 (
// Equation(s):
// \muxDst|Mux2~0_combout  = ( \registers|r[12][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[4][13]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[12][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & \registers|r[4][13]~q ) ) ) 
// ) # ( \registers|r[12][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[0][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[8][13]~q )) ) ) ) # ( !\registers|r[12][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & ((\registers|r[0][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[8][13]~q )) ) ) )

	.dataa(!\registers|r[8][13]~q ),
	.datab(!\registers|r[0][13]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\registers|r[4][13]~q ),
	.datae(!\registers|r[12][13]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~0 .extended_lut = "off";
defparam \muxDst|Mux2~0 .lut_mask = 64'h3535353500F00FFF;
defparam \muxDst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N57
cyclonev_lcell_comb \muxDst|Mux2~1 (
// Equation(s):
// \muxDst|Mux2~1_combout  = ( \registers|r[13][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[5][13]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[13][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & \registers|r[5][13]~q ) ) ) 
// ) # ( \registers|r[13][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[1][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[9][13]~q )) ) ) ) # ( !\registers|r[13][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & ((\registers|r[1][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[9][13]~q )) ) ) )

	.dataa(!\registers|r[9][13]~q ),
	.datab(!\registers|r[1][13]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\registers|r[5][13]~q ),
	.datae(!\registers|r[13][13]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~1 .extended_lut = "off";
defparam \muxDst|Mux2~1 .lut_mask = 64'h3535353500F00FFF;
defparam \muxDst|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N9
cyclonev_lcell_comb \muxDst|Mux2~3 (
// Equation(s):
// \muxDst|Mux2~3_combout  = ( \registers|r[15][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[7][13]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[15][13]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & \registers|r[7][13]~q ) ) ) 
// ) # ( \registers|r[15][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[3][13]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[11][13]~q ))) ) ) ) # ( !\registers|r[15][13]~q  & ( !\Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[3][13]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[11][13]~q ))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\registers|r[3][13]~q ),
	.datac(!\registers|r[11][13]~q ),
	.datad(!\registers|r[7][13]~q ),
	.datae(!\registers|r[15][13]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~3 .extended_lut = "off";
defparam \muxDst|Mux2~3 .lut_mask = 64'h2727272700AA55FF;
defparam \muxDst|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N15
cyclonev_lcell_comb \muxDst|Mux2~4 (
// Equation(s):
// \muxDst|Mux2~4_combout  = ( \muxDst|Mux2~1_combout  & ( \muxDst|Mux2~3_combout  & ( ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~2_combout ))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux2~1_combout  & ( \muxDst|Mux2~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~2_combout )))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])))) 
// ) ) ) # ( \muxDst|Mux2~1_combout  & ( !\muxDst|Mux2~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~2_combout )))) # (\Instr_Reg|RdstOut [0] & 
// (((!\Instr_Reg|RdstOut [1])))) ) ) ) # ( !\muxDst|Mux2~1_combout  & ( !\muxDst|Mux2~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~2_combout )))) ) ) )

	.dataa(!\muxDst|Mux2~2_combout ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\muxDst|Mux2~0_combout ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\muxDst|Mux2~1_combout ),
	.dataf(!\muxDst|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~4 .extended_lut = "off";
defparam \muxDst|Mux2~4 .lut_mask = 64'h0C443F440C773F77;
defparam \muxDst|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \logicBox|Add6~1 (
// Equation(s):
// \logicBox|Add6~1_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux3~4_combout  ) + ( \logicBox|Add6~30  ))
// \logicBox|Add6~2  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux3~4_combout  ) + ( \logicBox|Add6~30  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux3~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~1_sumout ),
	.cout(\logicBox|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~1 .extended_lut = "off";
defparam \logicBox|Add6~1 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \logicBox|Add3~1 (
// Equation(s):
// \logicBox|Add3~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~30  ))
// \logicBox|Add3~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~30  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~1_sumout ),
	.cout(\logicBox|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~1 .extended_lut = "off";
defparam \logicBox|Add3~1 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N15
cyclonev_lcell_comb \logicBox|Selector3~13 (
// Equation(s):
// \logicBox|Selector3~13_combout  = ( \logicBox|Add6~1_sumout  & ( \logicBox|Add3~1_sumout  & ( !\Instr_Reg|Opcode [7] $ (!\Instr_Reg|Opcode [6]) ) ) ) # ( !\logicBox|Add6~1_sumout  & ( \logicBox|Add3~1_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// \Instr_Reg|Opcode [6]) ) ) ) # ( \logicBox|Add6~1_sumout  & ( !\logicBox|Add3~1_sumout  & ( (\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [6]) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(gnd),
	.datae(!\logicBox|Add6~1_sumout ),
	.dataf(!\logicBox|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~13 .extended_lut = "off";
defparam \logicBox|Selector3~13 .lut_mask = 64'h000030300C0C3C3C;
defparam \logicBox|Selector3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N3
cyclonev_lcell_comb \immMux|mux_out[4]~9 (
// Equation(s):
// \immMux|mux_out[4]~9_combout  = ( \muxDst|Mux11~4_combout  & ( (!\test|always1~0_combout ) # ((!\test|state_counter.0010~q ) # (\Instr_Reg|ImmOut [4])) ) ) # ( !\muxDst|Mux11~4_combout  & ( (\test|always1~0_combout  & (\Instr_Reg|ImmOut [4] & 
// \test|state_counter.0010~q )) ) )

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(!\muxDst|Mux11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[4]~9 .extended_lut = "off";
defparam \immMux|mux_out[4]~9 .lut_mask = 64'h0101FBFB0101FBFB;
defparam \immMux|mux_out[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \logicBox|Add4~1 (
// Equation(s):
// \logicBox|Add4~1_sumout  = SUM(( GND ) + ( \logicBox|Add3~1_sumout  ) + ( \logicBox|Add4~30  ))
// \logicBox|Add4~2  = CARRY(( GND ) + ( \logicBox|Add3~1_sumout  ) + ( \logicBox|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~1_sumout ),
	.cout(\logicBox|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~1 .extended_lut = "off";
defparam \logicBox|Add4~1 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \logicBox|Selector3~14 (
// Equation(s):
// \logicBox|Selector3~14_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Add4~1_sumout  & ( (\Instr_Reg|Opcode [6] & \immMux|mux_out[4]~9_combout ) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Add4~1_sumout  & ( (\muxSrc|Mux3~4_combout ) # 
// (\Instr_Reg|Opcode [6]) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Add4~1_sumout  & ( (\Instr_Reg|Opcode [6] & \immMux|mux_out[4]~9_combout ) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|Add4~1_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// \muxSrc|Mux3~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\immMux|mux_out[4]~9_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~14 .extended_lut = "off";
defparam \logicBox|Selector3~14 .lut_mask = 64'h0C0C00333F3F0033;
defparam \logicBox|Selector3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N36
cyclonev_lcell_comb \logicBox|Add0~1 (
// Equation(s):
// \logicBox|Add0~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( GND ) + ( \logicBox|Add0~30  ))
// \logicBox|Add0~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( GND ) + ( \logicBox|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~1_sumout ),
	.cout(\logicBox|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~1 .extended_lut = "off";
defparam \logicBox|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \logicBox|Add9~1 (
// Equation(s):
// \logicBox|Add9~1_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~30  ))
// \logicBox|Add9~2  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( 
// \logicBox|Add9~30  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~1_sumout ),
	.cout(\logicBox|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~1 .extended_lut = "off";
defparam \logicBox|Add9~1 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N36
cyclonev_lcell_comb \logicBox|Add10~1 (
// Equation(s):
// \logicBox|Add10~1_sumout  = SUM(( !\logicBox|Add9~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add10~31  ) + ( \logicBox|Add10~30  ))
// \logicBox|Add10~2  = CARRY(( !\logicBox|Add9~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add10~31  ) + ( \logicBox|Add10~30  ))
// \logicBox|Add10~3  = SHARE((!\logicBox|Add9~1_sumout  & \muxSrc|Mux3~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~1_sumout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~30 ),
	.sharein(\logicBox|Add10~31 ),
	.combout(),
	.sumout(\logicBox|Add10~1_sumout ),
	.cout(\logicBox|Add10~2 ),
	.shareout(\logicBox|Add10~3 ));
// synopsys translate_off
defparam \logicBox|Add10~1 .extended_lut = "off";
defparam \logicBox|Add10~1 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N54
cyclonev_lcell_comb \logicBox|Selector3~12 (
// Equation(s):
// \logicBox|Selector3~12_combout  = ( \logicBox|Add10~1_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux3~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~1_sumout )))) # (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode 
// [6])) ) ) # ( !\logicBox|Add10~1_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux3~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~1_sumout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Add0~1_sumout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~12 .extended_lut = "off";
defparam \logicBox|Selector3~12 .lut_mask = 64'h028A028A46CE46CE;
defparam \logicBox|Selector3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N18
cyclonev_lcell_comb \ALUcntl|mux_out[12]~102 (
// Equation(s):
// \ALUcntl|mux_out[12]~102_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Selector3~12_combout  & ( (!\Instr_Reg|Opcode [5] & (\logicBox|Selector3~13_combout  & ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # 
// (\logicBox|Selector3~14_combout )))) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Selector3~12_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector3~13_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector3~14_combout )))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Selector3~12_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector3~13_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector3~14_combout ))))) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|Selector3~12_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector3~13_combout ))) # (\Instr_Reg|Opcode [5] & 
// (((\logicBox|Selector3~14_combout  & \Instr_Reg|Opcode [4])))) ) ) )

	.dataa(!\logicBox|Selector3~13_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\logicBox|Selector3~14_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[12]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[12]~102 .extended_lut = "off";
defparam \ALUcntl|mux_out[12]~102 .lut_mask = 64'hCC470047FF473347;
defparam \ALUcntl|mux_out[12]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N21
cyclonev_lcell_comb \immMux|mux_out[12]~0 (
// Equation(s):
// \immMux|mux_out[12]~0_combout  = ( \muxDst|Mux3~4_combout  & ( !\test|RegOrImm~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|RegOrImm~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[12]~0 .extended_lut = "off";
defparam \immMux|mux_out[12]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \immMux|mux_out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N51
cyclonev_lcell_comb \logicBox|Add5~1 (
// Equation(s):
// \logicBox|Add5~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\muxDst|Mux3~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~30  ))
// \logicBox|Add5~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\muxDst|Mux3~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~30  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~1_sumout ),
	.cout(\logicBox|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~1 .extended_lut = "off";
defparam \logicBox|Add5~1 .lut_mask = 64'h000000FA000000FF;
defparam \logicBox|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N12
cyclonev_lcell_comb \logicBox|Selector3~23 (
// Equation(s):
// \logicBox|Selector3~23_combout  = ( \logicBox|Add5~1_sumout  & ( (\logicBox|Selector3~10_combout  & ((!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [6])) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5])))) ) ) # ( 
// !\logicBox|Add5~1_sumout  & ( (\logicBox|Selector3~10_combout  & ((!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [6])) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & \Instr_Reg|ImmOut [6])))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~23 .extended_lut = "off";
defparam \logicBox|Selector3~23 .lut_mask = 64'h0210021012101210;
defparam \logicBox|Selector3~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N36
cyclonev_lcell_comb \logicBox|Add7~1 (
// Equation(s):
// \logicBox|Add7~1_sumout  = SUM(( (\muxDst|Mux3~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~30  ))
// \logicBox|Add7~2  = CARRY(( (\muxDst|Mux3~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~30  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~1_sumout ),
	.cout(\logicBox|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~1 .extended_lut = "off";
defparam \logicBox|Add7~1 .lut_mask = 64'h0000FFFF000000FA;
defparam \logicBox|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N36
cyclonev_lcell_comb \logicBox|Add8~1 (
// Equation(s):
// \logicBox|Add8~1_sumout  = SUM(( !\logicBox|Add7~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add8~31  ) + ( \logicBox|Add8~30  ))
// \logicBox|Add8~2  = CARRY(( !\logicBox|Add7~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add8~31  ) + ( \logicBox|Add8~30  ))
// \logicBox|Add8~3  = SHARE((!\logicBox|Add7~1_sumout  & \muxSrc|Mux3~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~1_sumout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~30 ),
	.sharein(\logicBox|Add8~31 ),
	.combout(),
	.sumout(\logicBox|Add8~1_sumout ),
	.cout(\logicBox|Add8~2 ),
	.shareout(\logicBox|Add8~3 ));
// synopsys translate_off
defparam \logicBox|Add8~1 .extended_lut = "off";
defparam \logicBox|Add8~1 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N0
cyclonev_lcell_comb \logicBox|Selector3~11 (
// Equation(s):
// \logicBox|Selector3~11_combout  = ( \logicBox|Selector3~9_combout  & ( \logicBox|Add8~1_sumout  & ( ((\logicBox|Selector3~23_combout  & ((!\Instr_Reg|ImmOut [4]) # (!\Instr_Reg|ImmOut [6])))) # (\immMux|mux_out[12]~0_combout ) ) ) ) # ( 
// !\logicBox|Selector3~9_combout  & ( \logicBox|Add8~1_sumout  & ( (\logicBox|Selector3~23_combout  & ((!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [6]) # (\immMux|mux_out[12]~0_combout )))) ) ) ) # ( \logicBox|Selector3~9_combout  & ( 
// !\logicBox|Add8~1_sumout  & ( ((\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & \logicBox|Selector3~23_combout ))) # (\immMux|mux_out[12]~0_combout ) ) ) ) # ( !\logicBox|Selector3~9_combout  & ( !\logicBox|Add8~1_sumout  & ( (\Instr_Reg|ImmOut [4] & 
// (\logicBox|Selector3~23_combout  & ((!\Instr_Reg|ImmOut [6]) # (\immMux|mux_out[12]~0_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[12]~0_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Selector3~23_combout ),
	.datae(!\logicBox|Selector3~9_combout ),
	.dataf(!\logicBox|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~11 .extended_lut = "off";
defparam \logicBox|Selector3~11 .lut_mask = 64'h0051337300FB33FB;
defparam \logicBox|Selector3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N15
cyclonev_lcell_comb \logicBox|Selector3~0 (
// Equation(s):
// \logicBox|Selector3~0_combout  = ( \muxSrc|Mux0~4_combout  & ( \Instr_Reg|ImmOut [5] ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~0 .extended_lut = "off";
defparam \logicBox|Selector3~0 .lut_mask = 64'h0000000033333333;
defparam \logicBox|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~0 (
// Equation(s):
// \logicBox|ShiftLeft0~0_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux6~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux5~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux4~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux3~4_combout  ) ) )

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~0 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~0 .lut_mask = 64'h333300FF55550F0F;
defparam \logicBox|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N39
cyclonev_lcell_comb \logicBox|ShiftLeft0~3 (
// Equation(s):
// \logicBox|ShiftLeft0~3_combout  = ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux15~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~3 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~3 .lut_mask = 64'h0F0F000000000000;
defparam \logicBox|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N54
cyclonev_lcell_comb \logicBox|ShiftLeft0~1 (
// Equation(s):
// \logicBox|ShiftLeft0~1_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux14~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux13~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux12~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux11~4_combout  ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\muxSrc|Mux11~4_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~1 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~1 .lut_mask = 64'h33330F0F555500FF;
defparam \logicBox|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N36
cyclonev_lcell_comb \logicBox|ShiftLeft0~2 (
// Equation(s):
// \logicBox|ShiftLeft0~2_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux10~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux8~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux7~4_combout  ) ) )

	.dataa(!\muxSrc|Mux9~4_combout ),
	.datab(!\muxSrc|Mux10~4_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~2 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \logicBox|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~4 (
// Equation(s):
// \logicBox|ShiftLeft0~4_combout  = ( \logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )) # (\logicBox|ShiftLeft0~0_combout ))) # (\immMux|mux_out[3]~3_combout  & 
// (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~3_combout )))) ) ) ) # ( !\logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )) # 
// (\logicBox|ShiftLeft0~0_combout ))) # (\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout  & \logicBox|ShiftLeft0~3_combout )))) ) ) ) # ( \logicBox|ShiftLeft0~1_combout  & ( !\logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout 
//  & (\logicBox|ShiftLeft0~0_combout  & (!\immMux|mux_out[2]~4_combout ))) # (\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~3_combout )))) ) ) ) # ( !\logicBox|ShiftLeft0~1_combout  & ( 
// !\logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~0_combout  & (!\immMux|mux_out[2]~4_combout ))) # (\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout  & \logicBox|ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~0_combout ),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\logicBox|ShiftLeft0~3_combout ),
	.datae(!\logicBox|ShiftLeft0~1_combout ),
	.dataf(!\logicBox|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~4 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~4 .lut_mask = 64'h404370734C4F7C7F;
defparam \logicBox|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N9
cyclonev_lcell_comb \logicBox|ShiftRight1~1 (
// Equation(s):
// \logicBox|ShiftRight1~1_combout  = ( \muxSrc|Mux0~4_combout  & ( \muxSrc|Mux1~4_combout  ) ) # ( !\muxSrc|Mux0~4_combout  & ( \muxSrc|Mux1~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & 
// ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux0~4_combout  & ( !\muxSrc|Mux1~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux0~4_combout ),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~1 .extended_lut = "off";
defparam \logicBox|ShiftRight1~1 .lut_mask = 64'h000001FBFE04FFFF;
defparam \logicBox|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N39
cyclonev_lcell_comb \logicBox|ShiftRight1~2 (
// Equation(s):
// \logicBox|ShiftRight1~2_combout  = ( \test|always1~0_combout  & ( \muxDst|Mux15~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxSrc|Mux2~4_combout )))) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & (\muxSrc|Mux3~4_combout )) # 
// (\Instr_Reg|ImmOut [0] & ((\muxSrc|Mux2~4_combout ))))) ) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux15~4_combout  & ( \muxSrc|Mux2~4_combout  ) ) ) # ( \test|always1~0_combout  & ( !\muxDst|Mux15~4_combout  & ( (!\test|state_counter.0010~q  & 
// (\muxSrc|Mux3~4_combout )) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & (\muxSrc|Mux3~4_combout )) # (\Instr_Reg|ImmOut [0] & ((\muxSrc|Mux2~4_combout ))))) ) ) ) # ( !\test|always1~0_combout  & ( !\muxDst|Mux15~4_combout  & ( 
// \muxSrc|Mux3~4_combout  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\test|always1~0_combout ),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~2 .extended_lut = "off";
defparam \logicBox|ShiftRight1~2 .lut_mask = 64'h333333270F0F1B0F;
defparam \logicBox|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N39
cyclonev_lcell_comb \logicBox|ShiftRight3~0 (
// Equation(s):
// \logicBox|ShiftRight3~0_combout  = ( \logicBox|ShiftRight1~2_combout  & ( (!\immMux|mux_out[1]~2_combout ) # (\logicBox|ShiftRight1~1_combout ) ) ) # ( !\logicBox|ShiftRight1~2_combout  & ( (\immMux|mux_out[1]~2_combout  & \logicBox|ShiftRight1~1_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\logicBox|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~0 .extended_lut = "off";
defparam \logicBox|ShiftRight3~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \logicBox|ShiftRight3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N6
cyclonev_lcell_comb \logicBox|Selector3~1 (
// Equation(s):
// \logicBox|Selector3~1_combout  = ( \logicBox|ShiftRight3~0_combout  & ( \logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & ((\logicBox|ShiftLeft0~4_combout ))) # (\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~0_combout 
// )))) ) ) ) # ( !\logicBox|ShiftRight3~0_combout  & ( \logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & ((\logicBox|ShiftLeft0~4_combout ))) # (\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~0_combout )))) ) ) ) # ( 
// \logicBox|ShiftRight3~0_combout  & ( !\logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|Opcode [7] & ((\logicBox|ShiftLeft0~4_combout ) # (\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|ShiftRight3~0_combout  & ( !\logicBox|ShiftRight1~0_combout  & ( 
// (\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [4] & \logicBox|ShiftLeft0~4_combout )) ) ) )

	.dataa(!\logicBox|Selector3~0_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|ShiftLeft0~4_combout ),
	.datae(!\logicBox|ShiftRight3~0_combout ),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~1 .extended_lut = "off";
defparam \logicBox|Selector3~1 .lut_mask = 64'h0030033301310131;
defparam \logicBox|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N48
cyclonev_lcell_comb \logicBox|Selector3~2 (
// Equation(s):
// \logicBox|Selector3~2_combout  = ( \immMux|mux_out[12]~0_combout  & ( (!\logicBox|Selector3~1_combout  & !\logicBox|Selector4~0_combout ) ) ) # ( !\immMux|mux_out[12]~0_combout  & ( (!\logicBox|Selector3~1_combout  & ((!\muxSrc|Mux3~4_combout ) # 
// (!\logicBox|Selector4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\logicBox|Selector3~1_combout ),
	.datad(!\logicBox|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~2 .extended_lut = "off";
defparam \logicBox|Selector3~2 .lut_mask = 64'hF0C0F0C0F000F000;
defparam \logicBox|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N42
cyclonev_lcell_comb \logicBox|Selector3~6 (
// Equation(s):
// \logicBox|Selector3~6_combout  = ( \Instr_Reg|Opcode [7] & ( !\logicBox|Selector3~1_combout  ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|Selector3~1_combout  & ( (!\immMux|mux_out[12]~0_combout  & ((!\muxSrc|Mux3~4_combout ) # (!\Instr_Reg|ImmOut [5]))) 
// # (\immMux|mux_out[12]~0_combout  & (!\muxSrc|Mux3~4_combout  $ (\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\immMux|mux_out[12]~0_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~6 .extended_lut = "off";
defparam \logicBox|Selector3~6 .lut_mask = 64'hE9E9FFFF00000000;
defparam \logicBox|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N0
cyclonev_lcell_comb \logicBox|Add11~57 (
// Equation(s):
// \logicBox|Add11~57_sumout  = SUM(( !\immMux|mux_out[1]~2_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add11~58  = CARRY(( !\immMux|mux_out[1]~2_combout  ) + ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~57_sumout ),
	.cout(\logicBox|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~57 .extended_lut = "off";
defparam \logicBox|Add11~57 .lut_mask = 64'h000001EF0000FF00;
defparam \logicBox|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N3
cyclonev_lcell_comb \logicBox|Add11~1 (
// Equation(s):
// \logicBox|Add11~1_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + 
// ( GND ) + ( \logicBox|Add11~58  ))
// \logicBox|Add11~2  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [2])))) ) + ( GND 
// ) + ( \logicBox|Add11~58  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~1_sumout ),
	.cout(\logicBox|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~1 .extended_lut = "off";
defparam \logicBox|Add11~1 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N6
cyclonev_lcell_comb \logicBox|Add11~9 (
// Equation(s):
// \logicBox|Add11~9_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + 
// ( GND ) + ( \logicBox|Add11~2  ))
// \logicBox|Add11~10  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + ( 
// GND ) + ( \logicBox|Add11~2  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~9_sumout ),
	.cout(\logicBox|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~9 .extended_lut = "off";
defparam \logicBox|Add11~9 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N9
cyclonev_lcell_comb \logicBox|Add11~33 (
// Equation(s):
// \logicBox|Add11~33_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + 
// ( GND ) + ( \logicBox|Add11~10  ))
// \logicBox|Add11~34  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + ( 
// GND ) + ( \logicBox|Add11~10  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~33_sumout ),
	.cout(\logicBox|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~33 .extended_lut = "off";
defparam \logicBox|Add11~33 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N12
cyclonev_lcell_comb \logicBox|Add11~37 (
// Equation(s):
// \logicBox|Add11~37_sumout  = SUM(( (!\test|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + 
// ( GND ) + ( \logicBox|Add11~34  ))
// \logicBox|Add11~38  = CARRY(( (!\test|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + ( 
// GND ) + ( \logicBox|Add11~34  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~37_sumout ),
	.cout(\logicBox|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~37 .extended_lut = "off";
defparam \logicBox|Add11~37 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N15
cyclonev_lcell_comb \logicBox|Add11~41 (
// Equation(s):
// \logicBox|Add11~41_sumout  = SUM(( (!\test|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [6])))) ) + ( 
// GND ) + ( \logicBox|Add11~38  ))
// \logicBox|Add11~42  = CARRY(( (!\test|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [6])))) ) + ( GND 
// ) + ( \logicBox|Add11~38  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~41_sumout ),
	.cout(\logicBox|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~41 .extended_lut = "off";
defparam \logicBox|Add11~41 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N18
cyclonev_lcell_comb \logicBox|Add11~45 (
// Equation(s):
// \logicBox|Add11~45_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((!\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut 
// [7])))) ) + ( \logicBox|Add11~42  ))
// \logicBox|Add11~46  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((!\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((!\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add11~42  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~45_sumout ),
	.cout(\logicBox|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~45 .extended_lut = "off";
defparam \logicBox|Add11~45 .lut_mask = 64'h000001EF00000000;
defparam \logicBox|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N21
cyclonev_lcell_comb \logicBox|Add11~49 (
// Equation(s):
// \logicBox|Add11~49_sumout  = SUM(( (!\muxDst|Mux7~4_combout ) # ((\test|always1~0_combout  & \test|state_counter.0010~q )) ) + ( GND ) + ( \logicBox|Add11~46  ))
// \logicBox|Add11~50  = CARRY(( (!\muxDst|Mux7~4_combout ) # ((\test|always1~0_combout  & \test|state_counter.0010~q )) ) + ( GND ) + ( \logicBox|Add11~46  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(gnd),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~49_sumout ),
	.cout(\logicBox|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~49 .extended_lut = "off";
defparam \logicBox|Add11~49 .lut_mask = 64'h0000FFFF0000FF11;
defparam \logicBox|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N24
cyclonev_lcell_comb \logicBox|Add11~53 (
// Equation(s):
// \logicBox|Add11~53_sumout  = SUM(( GND ) + ( (!\muxDst|Mux6~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~50  ))
// \logicBox|Add11~54  = CARRY(( GND ) + ( (!\muxDst|Mux6~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~50  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~53_sumout ),
	.cout(\logicBox|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~53 .extended_lut = "off";
defparam \logicBox|Add11~53 .lut_mask = 64'h000000FC00000000;
defparam \logicBox|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N48
cyclonev_lcell_comb \logicBox|ShiftRight0~1 (
// Equation(s):
// \logicBox|ShiftRight0~1_combout  = ( !\logicBox|Add11~45_sumout  & ( !\logicBox|Add11~41_sumout  & ( (!\logicBox|Add11~53_sumout  & (!\logicBox|Add11~33_sumout  & (!\logicBox|Add11~49_sumout  & !\logicBox|Add11~37_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~53_sumout ),
	.datab(!\logicBox|Add11~33_sumout ),
	.datac(!\logicBox|Add11~49_sumout ),
	.datad(!\logicBox|Add11~37_sumout ),
	.datae(!\logicBox|Add11~45_sumout ),
	.dataf(!\logicBox|Add11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~1 .extended_lut = "off";
defparam \logicBox|ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \logicBox|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N27
cyclonev_lcell_comb \logicBox|Add11~13 (
// Equation(s):
// \logicBox|Add11~13_sumout  = SUM(( (!\muxDst|Mux5~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( GND ) + ( \logicBox|Add11~54  ))
// \logicBox|Add11~14  = CARRY(( (!\muxDst|Mux5~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( GND ) + ( \logicBox|Add11~54  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~13_sumout ),
	.cout(\logicBox|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~13 .extended_lut = "off";
defparam \logicBox|Add11~13 .lut_mask = 64'h0000FFFF0000FF03;
defparam \logicBox|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \logicBox|Add11~25 (
// Equation(s):
// \logicBox|Add11~25_sumout  = SUM(( GND ) + ( (!\muxDst|Mux2~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~22  ))
// \logicBox|Add11~26  = CARRY(( GND ) + ( (!\muxDst|Mux2~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~22  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux2~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~25_sumout ),
	.cout(\logicBox|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~25 .extended_lut = "off";
defparam \logicBox|Add11~25 .lut_mask = 64'h000000FC00000000;
defparam \logicBox|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N30
cyclonev_lcell_comb \logicBox|Add11~17 (
// Equation(s):
// \logicBox|Add11~17_sumout  = SUM(( GND ) + ( (!\muxDst|Mux4~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~14  ))
// \logicBox|Add11~18  = CARRY(( GND ) + ( (!\muxDst|Mux4~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~14  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~17_sumout ),
	.cout(\logicBox|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~17 .extended_lut = "off";
defparam \logicBox|Add11~17 .lut_mask = 64'h000000FC00000000;
defparam \logicBox|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N33
cyclonev_lcell_comb \logicBox|Add11~21 (
// Equation(s):
// \logicBox|Add11~21_sumout  = SUM(( (!\muxDst|Mux3~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( GND ) + ( \logicBox|Add11~18  ))
// \logicBox|Add11~22  = CARRY(( (!\muxDst|Mux3~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( GND ) + ( \logicBox|Add11~18  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~21_sumout ),
	.cout(\logicBox|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~21 .extended_lut = "off";
defparam \logicBox|Add11~21 .lut_mask = 64'h0000FFFF0000FF03;
defparam \logicBox|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N39
cyclonev_lcell_comb \logicBox|Add11~29 (
// Equation(s):
// \logicBox|Add11~29_sumout  = SUM(( GND ) + ( (!\muxDst|Mux1~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~26  ))
// \logicBox|Add11~30  = CARRY(( GND ) + ( (!\muxDst|Mux1~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add11~26  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~29_sumout ),
	.cout(\logicBox|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~29 .extended_lut = "off";
defparam \logicBox|Add11~29 .lut_mask = 64'h000000FC00000000;
defparam \logicBox|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N15
cyclonev_lcell_comb \logicBox|ShiftRight0~0 (
// Equation(s):
// \logicBox|ShiftRight0~0_combout  = ( !\logicBox|Add11~29_sumout  & ( (!\logicBox|Add11~13_sumout  & (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~17_sumout  & !\logicBox|Add11~21_sumout ))) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(!\logicBox|Add11~25_sumout ),
	.datac(!\logicBox|Add11~17_sumout ),
	.datad(!\logicBox|Add11~21_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~0 .extended_lut = "off";
defparam \logicBox|ShiftRight0~0 .lut_mask = 64'h8000800000000000;
defparam \logicBox|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N45
cyclonev_lcell_comb \logicBox|Selector3~4 (
// Equation(s):
// \logicBox|Selector3~4_combout  = ( \logicBox|ShiftRight0~0_combout  & ( \logicBox|Add11~5_sumout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( !\logicBox|ShiftRight0~0_combout  & ( \logicBox|Add11~5_sumout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( 
// \logicBox|ShiftRight0~0_combout  & ( !\logicBox|Add11~5_sumout  & ( (\logicBox|Selector3~0_combout  & (((!\logicBox|ShiftRight0~1_combout ) # (\logicBox|Add11~9_sumout )) # (\logicBox|Add11~1_sumout ))) ) ) ) # ( !\logicBox|ShiftRight0~0_combout  & ( 
// !\logicBox|Add11~5_sumout  & ( \logicBox|Selector3~0_combout  ) ) )

	.dataa(!\logicBox|Add11~1_sumout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Selector3~0_combout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight0~0_combout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~4 .extended_lut = "off";
defparam \logicBox|Selector3~4 .lut_mask = 64'h0F0F0D0F0F0F0F0F;
defparam \logicBox|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N36
cyclonev_lcell_comb \logicBox|Add1~1 (
// Equation(s):
// \logicBox|Add1~1_sumout  = SUM(( (\muxDst|Mux3~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux3~4_combout  ) + ( \logicBox|Add1~26  ))
// \logicBox|Add1~2  = CARRY(( (\muxDst|Mux3~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux3~4_combout  ) + ( \logicBox|Add1~26  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\muxDst|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~1_sumout ),
	.cout(\logicBox|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~1 .extended_lut = "off";
defparam \logicBox|Add1~1 .lut_mask = 64'h0000F0F0000000EE;
defparam \logicBox|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N21
cyclonev_lcell_comb \logicBox|ShiftRight0~2 (
// Equation(s):
// \logicBox|ShiftRight0~2_combout  = ( !\logicBox|Add11~33_sumout  & ( !\logicBox|Add11~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add11~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~2 .extended_lut = "off";
defparam \logicBox|ShiftRight0~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \logicBox|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N48
cyclonev_lcell_comb \logicBox|ShiftRight0~3 (
// Equation(s):
// \logicBox|ShiftRight0~3_combout  = ( \logicBox|ShiftRight0~2_combout  & ( !\logicBox|Add11~5_sumout  & ( (!\logicBox|Add11~49_sumout  & (!\logicBox|Add11~45_sumout  & (!\logicBox|Add11~53_sumout  & !\logicBox|Add11~41_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~49_sumout ),
	.datab(!\logicBox|Add11~45_sumout ),
	.datac(!\logicBox|Add11~53_sumout ),
	.datad(!\logicBox|Add11~41_sumout ),
	.datae(!\logicBox|ShiftRight0~2_combout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~3 .extended_lut = "off";
defparam \logicBox|ShiftRight0~3 .lut_mask = 64'h0000800000000000;
defparam \logicBox|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N57
cyclonev_lcell_comb \logicBox|ShiftRight2~0 (
// Equation(s):
// \logicBox|ShiftRight2~0_combout  = ( \logicBox|ShiftRight1~2_combout  & ( (!\logicBox|Add11~57_sumout ) # (\logicBox|ShiftRight1~1_combout ) ) ) # ( !\logicBox|ShiftRight1~2_combout  & ( (\logicBox|Add11~57_sumout  & \logicBox|ShiftRight1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~57_sumout ),
	.datad(!\logicBox|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~0 .extended_lut = "off";
defparam \logicBox|ShiftRight2~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \logicBox|ShiftRight2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N51
cyclonev_lcell_comb \logicBox|Selector3~5 (
// Equation(s):
// \logicBox|Selector3~5_combout  = ( \logicBox|ShiftRight0~0_combout  & ( \logicBox|ShiftRight2~0_combout  & ( (!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight0~3_combout  & !\logicBox|Add11~1_sumout )) ) ) )

	.dataa(!\logicBox|Add11~9_sumout ),
	.datab(!\logicBox|ShiftRight0~3_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(gnd),
	.datae(!\logicBox|ShiftRight0~0_combout ),
	.dataf(!\logicBox|ShiftRight2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~5 .extended_lut = "off";
defparam \logicBox|Selector3~5 .lut_mask = 64'h0000000000002020;
defparam \logicBox|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~6 (
// Equation(s):
// \logicBox|ShiftLeft0~6_combout  = ( \muxDst|Mux1~4_combout  & ( (\test|always1~0_combout  & \test|state_counter.0010~q ) ) ) # ( !\muxDst|Mux1~4_combout  & ( (!\muxDst|Mux3~4_combout  & ((!\muxDst|Mux0~4_combout ) # ((\test|always1~0_combout  & 
// \test|state_counter.0010~q )))) # (\muxDst|Mux3~4_combout  & (\test|always1~0_combout  & (\test|state_counter.0010~q ))) ) )

	.dataa(!\muxDst|Mux3~4_combout ),
	.datab(!\test|always1~0_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~6 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~6 .lut_mask = 64'hAB03AB0303030303;
defparam \logicBox|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N9
cyclonev_lcell_comb \immMux|mux_out[6]~7 (
// Equation(s):
// \immMux|mux_out[6]~7_combout  = ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & (\muxDst|Mux9~4_combout )) # (\test|state_counter.0010~q  & ((\Instr_Reg|ImmOut [6]))) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux9~4_combout  ) )

	.dataa(!\muxDst|Mux9~4_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[6]~7 .extended_lut = "off";
defparam \immMux|mux_out[6]~7 .lut_mask = 64'h5555555544774477;
defparam \immMux|mux_out[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N15
cyclonev_lcell_comb \immMux|mux_out[13]~6 (
// Equation(s):
// \immMux|mux_out[13]~6_combout  = ( \test|state_counter.0010~q  & ( (\muxDst|Mux2~4_combout  & !\test|always1~0_combout ) ) ) # ( !\test|state_counter.0010~q  & ( \muxDst|Mux2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxDst|Mux2~4_combout ),
	.datad(!\test|always1~0_combout ),
	.datae(gnd),
	.dataf(!\test|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[13]~6 .extended_lut = "off";
defparam \immMux|mux_out[13]~6 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \immMux|mux_out[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~7 (
// Equation(s):
// \logicBox|ShiftLeft0~7_combout  = ( \immMux|mux_out[7]~10_combout  & ( !\immMux|mux_out[13]~6_combout  & ( (!\immMux|mux_out[5]~8_combout  & (\logicBox|ShiftLeft0~6_combout  & (!\immMux|mux_out[4]~9_combout  & !\immMux|mux_out[6]~7_combout ))) ) ) )

	.dataa(!\immMux|mux_out[5]~8_combout ),
	.datab(!\logicBox|ShiftLeft0~6_combout ),
	.datac(!\immMux|mux_out[4]~9_combout ),
	.datad(!\immMux|mux_out[6]~7_combout ),
	.datae(!\immMux|mux_out[7]~10_combout ),
	.dataf(!\immMux|mux_out[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~7 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~7 .lut_mask = 64'h0000200000000000;
defparam \logicBox|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~5 (
// Equation(s):
// \logicBox|ShiftLeft0~5_combout  = ( \muxDst|Mux4~4_combout  & ( !\test|RegOrImm~0_combout  ) ) # ( !\muxDst|Mux4~4_combout  & ( !\test|RegOrImm~0_combout  & ( ((\muxDst|Mux7~4_combout ) # (\muxDst|Mux6~4_combout )) # (\muxDst|Mux5~4_combout ) ) ) )

	.dataa(!\muxDst|Mux5~4_combout ),
	.datab(!\muxDst|Mux6~4_combout ),
	.datac(!\muxDst|Mux7~4_combout ),
	.datad(gnd),
	.datae(!\muxDst|Mux4~4_combout ),
	.dataf(!\test|RegOrImm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~5 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~5 .lut_mask = 64'h7F7FFFFF00000000;
defparam \logicBox|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N36
cyclonev_lcell_comb \logicBox|Selector6~0 (
// Equation(s):
// \logicBox|Selector6~0_combout  = ( !\immMux|mux_out[15]~5_combout  & ( !\logicBox|ShiftLeft0~5_combout  & ( \logicBox|ShiftLeft0~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~7_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[15]~5_combout ),
	.dataf(!\logicBox|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~0 .extended_lut = "off";
defparam \logicBox|Selector6~0 .lut_mask = 64'h0F0F000000000000;
defparam \logicBox|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N15
cyclonev_lcell_comb \logicBox|Selector3~3 (
// Equation(s):
// \logicBox|Selector3~3_combout  = ( \logicBox|ShiftLeft0~4_combout  & ( \logicBox|Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~3 .extended_lut = "off";
defparam \logicBox|Selector3~3 .lut_mask = 64'h0000000000FF00FF;
defparam \logicBox|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N36
cyclonev_lcell_comb \logicBox|Selector3~28 (
// Equation(s):
// \logicBox|Selector3~28_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\logicBox|Add1~1_sumout  & (\Instr_Reg|ImmOut [5]))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector3~5_combout ) # (\logicBox|Selector3~4_combout 
// )))) # (\logicBox|Selector3~3_combout )) ) )

	.dataa(!\logicBox|Selector3~4_combout ),
	.datab(!\logicBox|Add1~1_sumout ),
	.datac(!\logicBox|Selector3~5_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector3~3_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~28 .extended_lut = "on";
defparam \logicBox|Selector3~28 .lut_mask = 64'h0303005F0303FFFF;
defparam \logicBox|Selector3~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N0
cyclonev_lcell_comb \logicBox|Add2~61 (
// Equation(s):
// \logicBox|Add2~61_sumout  = SUM(( \logicBox|Add1~45_sumout  ) + ( \logicBox|Selector16~3_combout  ) + ( !VCC ))
// \logicBox|Add2~62  = CARRY(( \logicBox|Add1~45_sumout  ) + ( \logicBox|Selector16~3_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Selector16~3_combout ),
	.datad(!\logicBox|Add1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~61_sumout ),
	.cout(\logicBox|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~61 .extended_lut = "off";
defparam \logicBox|Add2~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \logicBox|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N3
cyclonev_lcell_comb \logicBox|Add2~45 (
// Equation(s):
// \logicBox|Add2~45_sumout  = SUM(( GND ) + ( \logicBox|Add1~49_sumout  ) + ( \logicBox|Add2~62  ))
// \logicBox|Add2~46  = CARRY(( GND ) + ( \logicBox|Add1~49_sumout  ) + ( \logicBox|Add2~62  ))

	.dataa(!\logicBox|Add1~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~45_sumout ),
	.cout(\logicBox|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~45 .extended_lut = "off";
defparam \logicBox|Add2~45 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N6
cyclonev_lcell_comb \logicBox|Add2~49 (
// Equation(s):
// \logicBox|Add2~49_sumout  = SUM(( GND ) + ( \logicBox|Add1~53_sumout  ) + ( \logicBox|Add2~46  ))
// \logicBox|Add2~50  = CARRY(( GND ) + ( \logicBox|Add1~53_sumout  ) + ( \logicBox|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~49_sumout ),
	.cout(\logicBox|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~49 .extended_lut = "off";
defparam \logicBox|Add2~49 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N9
cyclonev_lcell_comb \logicBox|Add2~53 (
// Equation(s):
// \logicBox|Add2~53_sumout  = SUM(( \logicBox|Add1~57_sumout  ) + ( GND ) + ( \logicBox|Add2~50  ))
// \logicBox|Add2~54  = CARRY(( \logicBox|Add1~57_sumout  ) + ( GND ) + ( \logicBox|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~53_sumout ),
	.cout(\logicBox|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~53 .extended_lut = "off";
defparam \logicBox|Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N12
cyclonev_lcell_comb \logicBox|Add2~29 (
// Equation(s):
// \logicBox|Add2~29_sumout  = SUM(( \logicBox|Add1~29_sumout  ) + ( GND ) + ( \logicBox|Add2~54  ))
// \logicBox|Add2~30  = CARRY(( \logicBox|Add1~29_sumout  ) + ( GND ) + ( \logicBox|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~29_sumout ),
	.cout(\logicBox|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~29 .extended_lut = "off";
defparam \logicBox|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N15
cyclonev_lcell_comb \logicBox|Add2~33 (
// Equation(s):
// \logicBox|Add2~33_sumout  = SUM(( \logicBox|Add1~33_sumout  ) + ( GND ) + ( \logicBox|Add2~30  ))
// \logicBox|Add2~34  = CARRY(( \logicBox|Add1~33_sumout  ) + ( GND ) + ( \logicBox|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~33_sumout ),
	.cout(\logicBox|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~33 .extended_lut = "off";
defparam \logicBox|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N18
cyclonev_lcell_comb \logicBox|Add2~37 (
// Equation(s):
// \logicBox|Add2~37_sumout  = SUM(( \logicBox|Add1~37_sumout  ) + ( GND ) + ( \logicBox|Add2~34  ))
// \logicBox|Add2~38  = CARRY(( \logicBox|Add1~37_sumout  ) + ( GND ) + ( \logicBox|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~37_sumout ),
	.cout(\logicBox|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~37 .extended_lut = "off";
defparam \logicBox|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N21
cyclonev_lcell_comb \logicBox|Add2~41 (
// Equation(s):
// \logicBox|Add2~41_sumout  = SUM(( \logicBox|Add1~41_sumout  ) + ( GND ) + ( \logicBox|Add2~38  ))
// \logicBox|Add2~42  = CARRY(( \logicBox|Add1~41_sumout  ) + ( GND ) + ( \logicBox|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~41_sumout ),
	.cout(\logicBox|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~41 .extended_lut = "off";
defparam \logicBox|Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \logicBox|Add2~57 (
// Equation(s):
// \logicBox|Add2~57_sumout  = SUM(( \logicBox|Add1~61_sumout  ) + ( GND ) + ( \logicBox|Add2~42  ))
// \logicBox|Add2~58  = CARRY(( \logicBox|Add1~61_sumout  ) + ( GND ) + ( \logicBox|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~57_sumout ),
	.cout(\logicBox|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~57 .extended_lut = "off";
defparam \logicBox|Add2~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N27
cyclonev_lcell_comb \logicBox|Add2~17 (
// Equation(s):
// \logicBox|Add2~17_sumout  = SUM(( \logicBox|Add1~17_sumout  ) + ( GND ) + ( \logicBox|Add2~58  ))
// \logicBox|Add2~18  = CARRY(( \logicBox|Add1~17_sumout  ) + ( GND ) + ( \logicBox|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~17_sumout ),
	.cout(\logicBox|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~17 .extended_lut = "off";
defparam \logicBox|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N30
cyclonev_lcell_comb \logicBox|Add2~21 (
// Equation(s):
// \logicBox|Add2~21_sumout  = SUM(( GND ) + ( \logicBox|Add1~21_sumout  ) + ( \logicBox|Add2~18  ))
// \logicBox|Add2~22  = CARRY(( GND ) + ( \logicBox|Add1~21_sumout  ) + ( \logicBox|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~21_sumout ),
	.cout(\logicBox|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~21 .extended_lut = "off";
defparam \logicBox|Add2~21 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N33
cyclonev_lcell_comb \logicBox|Add2~25 (
// Equation(s):
// \logicBox|Add2~25_sumout  = SUM(( \logicBox|Add1~25_sumout  ) + ( GND ) + ( \logicBox|Add2~22  ))
// \logicBox|Add2~26  = CARRY(( \logicBox|Add1~25_sumout  ) + ( GND ) + ( \logicBox|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~25_sumout ),
	.cout(\logicBox|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~25 .extended_lut = "off";
defparam \logicBox|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N36
cyclonev_lcell_comb \logicBox|Add2~1 (
// Equation(s):
// \logicBox|Add2~1_sumout  = SUM(( GND ) + ( \logicBox|Add1~1_sumout  ) + ( \logicBox|Add2~26  ))
// \logicBox|Add2~2  = CARRY(( GND ) + ( \logicBox|Add1~1_sumout  ) + ( \logicBox|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~1_sumout ),
	.cout(\logicBox|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~1 .extended_lut = "off";
defparam \logicBox|Add2~1 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N51
cyclonev_lcell_comb \logicBox|Selector3~7 (
// Equation(s):
// \logicBox|Selector3~7_combout  = ( \logicBox|Add2~1_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~1_sumout ) # (\Instr_Reg|ImmOut [5]))) ) ) # ( !\logicBox|Add2~1_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\logicBox|Add1~1_sumout  & 
// !\Instr_Reg|Opcode [7])) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\logicBox|Add1~1_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~7 .extended_lut = "off";
defparam \logicBox|Selector3~7 .lut_mask = 64'h0A000A005F005F00;
defparam \logicBox|Selector3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N30
cyclonev_lcell_comb \logicBox|Selector3~8 (
// Equation(s):
// \logicBox|Selector3~8_combout  = ( \logicBox|Selector3~28_combout  & ( \logicBox|Selector3~7_combout  & ( ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector3~2_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector3~6_combout )))) # (\Instr_Reg|ImmOut 
// [6]) ) ) ) # ( !\logicBox|Selector3~28_combout  & ( \logicBox|Selector3~7_combout  & ( (!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector3~2_combout  & ((!\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [4] & (((!\logicBox|Selector3~6_combout ) # 
// (\Instr_Reg|ImmOut [6])))) ) ) ) # ( \logicBox|Selector3~28_combout  & ( !\logicBox|Selector3~7_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector3~2_combout ) # ((\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [4] & 
// (((!\logicBox|Selector3~6_combout  & !\Instr_Reg|ImmOut [6])))) ) ) ) # ( !\logicBox|Selector3~28_combout  & ( !\logicBox|Selector3~7_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector3~2_combout )) # (\Instr_Reg|ImmOut 
// [4] & ((!\logicBox|Selector3~6_combout ))))) ) ) )

	.dataa(!\logicBox|Selector3~2_combout ),
	.datab(!\logicBox|Selector3~6_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\logicBox|Selector3~28_combout ),
	.dataf(!\logicBox|Selector3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~8 .extended_lut = "off";
defparam \logicBox|Selector3~8 .lut_mask = 64'hAC00ACF0AC0FACFF;
defparam \logicBox|Selector3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N24
cyclonev_lcell_comb \ALUcntl|mux_out[12]~103 (
// Equation(s):
// \ALUcntl|mux_out[12]~103_combout  = ( \Instr_Reg|Opcode [4] & ( \ALUcntl|mux_out[12]~102_combout  ) ) # ( !\Instr_Reg|Opcode [4] & ( \ALUcntl|mux_out[12]~102_combout  & ( (\logicBox|Selector3~8_combout  & \logicBox|Selector7~0_combout ) ) ) ) # ( 
// !\Instr_Reg|Opcode [4] & ( !\ALUcntl|mux_out[12]~102_combout  & ( (\logicBox|Selector3~8_combout  & \logicBox|Selector7~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\logicBox|Selector3~8_combout ),
	.datac(!\logicBox|Selector7~0_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [4]),
	.dataf(!\ALUcntl|mux_out[12]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[12]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[12]~103 .extended_lut = "off";
defparam \ALUcntl|mux_out[12]~103 .lut_mask = 64'h030300000303FFFF;
defparam \ALUcntl|mux_out[12]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N57
cyclonev_lcell_comb \ALUcntl|mux_out[12]~0 (
// Equation(s):
// \ALUcntl|mux_out[12]~0_combout  = ( \logicBox|Selector3~11_combout  & ( \ALUcntl|mux_out[12]~103_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[12]~102_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~0_combout )) ) ) ) # ( !\logicBox|Selector3~11_combout  & ( \ALUcntl|mux_out[12]~103_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[12]~102_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~0_combout )) ) ) ) # ( \logicBox|Selector3~11_combout  & ( !\ALUcntl|mux_out[12]~103_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[12]~102_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~0_combout )) ) ) ) # ( 
// !\logicBox|Selector3~11_combout  & ( !\ALUcntl|mux_out[12]~103_combout  & ( (!\test|state_counter.0101~q  & (((\Instr_Reg|Opcode [5] & \ALUcntl|mux_out[12]~102_combout )))) # (\test|state_counter.0101~q  & (\memory|ram~0_combout )) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\memory|ram~0_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\ALUcntl|mux_out[12]~102_combout ),
	.datae(!\logicBox|Selector3~11_combout ),
	.dataf(!\ALUcntl|mux_out[12]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[12]~0 .extended_lut = "off";
defparam \ALUcntl|mux_out[12]~0 .lut_mask = 64'h111B11BBB1BBB1BB;
defparam \ALUcntl|mux_out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N26
dffeas \registers|r[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][12] .is_wysiwyg = "true";
defparam \registers|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N29
dffeas \registers|r[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][12] .is_wysiwyg = "true";
defparam \registers|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N14
dffeas \registers|r[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][12] .is_wysiwyg = "true";
defparam \registers|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N8
dffeas \registers|r[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][12] .is_wysiwyg = "true";
defparam \registers|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N9
cyclonev_lcell_comb \muxDst|Mux3~0 (
// Equation(s):
// \muxDst|Mux3~0_combout  = ( \registers|r[0][12]~q  & ( \registers|r[3][12]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[1][12]~q ))) # (\Instr_Reg|RdstOut [1] & (((\registers|r[2][12]~q ) # (\Instr_Reg|RdstOut [0])))) ) ) 
// ) # ( !\registers|r[0][12]~q  & ( \registers|r[3][12]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[1][12]~q  & (\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((\registers|r[2][12]~q ) # (\Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// \registers|r[0][12]~q  & ( !\registers|r[3][12]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[1][12]~q ))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0] & \registers|r[2][12]~q )))) ) ) ) # ( 
// !\registers|r[0][12]~q  & ( !\registers|r[3][12]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[1][12]~q  & (\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0] & \registers|r[2][12]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[1][12]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[2][12]~q ),
	.datae(!\registers|r[0][12]~q ),
	.dataf(!\registers|r[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~0 .extended_lut = "off";
defparam \muxDst|Mux3~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \muxDst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N47
dffeas \registers|r[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][12] .is_wysiwyg = "true";
defparam \registers|r[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N33
cyclonev_lcell_comb \registers|r[12][12]~feeder (
// Equation(s):
// \registers|r[12][12]~feeder_combout  = ( \ALUcntl|mux_out[12]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][12]~feeder .extended_lut = "off";
defparam \registers|r[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N34
dffeas \registers|r[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][12] .is_wysiwyg = "true";
defparam \registers|r[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N26
dffeas \registers|r[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][12] .is_wysiwyg = "true";
defparam \registers|r[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N2
dffeas \registers|r[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][12] .is_wysiwyg = "true";
defparam \registers|r[14][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N36
cyclonev_lcell_comb \muxDst|Mux3~3 (
// Equation(s):
// \muxDst|Mux3~3_combout  = ( \registers|r[13][12]~q  & ( \registers|r[14][12]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1]) # (\registers|r[12][12]~q )))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\registers|r[15][12]~q ))) 
// ) ) ) # ( !\registers|r[13][12]~q  & ( \registers|r[14][12]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1]) # (\registers|r[12][12]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[15][12]~q  & ((\Instr_Reg|RdstOut [1])))) ) ) ) # ( 
// \registers|r[13][12]~q  & ( !\registers|r[14][12]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\registers|r[12][12]~q  & !\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\registers|r[15][12]~q ))) ) ) ) # ( 
// !\registers|r[13][12]~q  & ( !\registers|r[14][12]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\registers|r[12][12]~q  & !\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (\registers|r[15][12]~q  & ((\Instr_Reg|RdstOut [1])))) ) ) )

	.dataa(!\registers|r[15][12]~q ),
	.datab(!\registers|r[12][12]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[13][12]~q ),
	.dataf(!\registers|r[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~3 .extended_lut = "off";
defparam \muxDst|Mux3~3 .lut_mask = 64'h30053F0530F53FF5;
defparam \muxDst|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N20
dffeas \registers|r[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][12] .is_wysiwyg = "true";
defparam \registers|r[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N2
dffeas \registers|r[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][12] .is_wysiwyg = "true";
defparam \registers|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N56
dffeas \registers|r[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][12] .is_wysiwyg = "true";
defparam \registers|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N50
dffeas \registers|r[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][12] .is_wysiwyg = "true";
defparam \registers|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N21
cyclonev_lcell_comb \muxDst|Mux3~1 (
// Equation(s):
// \muxDst|Mux3~1_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[7][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[5][12]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & 
// ( \registers|r[6][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[4][12]~q  ) ) )

	.dataa(!\registers|r[7][12]~q ),
	.datab(!\registers|r[5][12]~q ),
	.datac(!\registers|r[4][12]~q ),
	.datad(!\registers|r[6][12]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~1 .extended_lut = "off";
defparam \muxDst|Mux3~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxDst|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N14
dffeas \registers|r[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][12] .is_wysiwyg = "true";
defparam \registers|r[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N50
dffeas \registers|r[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][12] .is_wysiwyg = "true";
defparam \registers|r[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N33
cyclonev_lcell_comb \registers|r[9][12]~feeder (
// Equation(s):
// \registers|r[9][12]~feeder_combout  = ( \ALUcntl|mux_out[12]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][12]~feeder .extended_lut = "off";
defparam \registers|r[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N35
dffeas \registers|r[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][12] .is_wysiwyg = "true";
defparam \registers|r[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N38
dffeas \registers|r[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][12] .is_wysiwyg = "true";
defparam \registers|r[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N15
cyclonev_lcell_comb \muxDst|Mux3~2 (
// Equation(s):
// \muxDst|Mux3~2_combout  = ( \registers|r[10][12]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][12]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][12]~q )) ) ) ) # ( !\registers|r[10][12]~q  & ( \Instr_Reg|RdstOut [0] 
// & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][12]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][12]~q )) ) ) ) # ( \registers|r[10][12]~q  & ( !\Instr_Reg|RdstOut [0] & ( (\registers|r[8][12]~q ) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( 
// !\registers|r[10][12]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & \registers|r[8][12]~q ) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[11][12]~q ),
	.datac(!\registers|r[8][12]~q ),
	.datad(!\registers|r[9][12]~q ),
	.datae(!\registers|r[10][12]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~2 .extended_lut = "off";
defparam \muxDst|Mux3~2 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \muxDst|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N51
cyclonev_lcell_comb \muxDst|Mux3~4 (
// Equation(s):
// \muxDst|Mux3~4_combout  = ( \muxDst|Mux3~1_combout  & ( \muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux3~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux3~3_combout )))) 
// ) ) ) # ( !\muxDst|Mux3~1_combout  & ( \muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux3~3_combout )))) ) ) ) # ( 
// \muxDst|Mux3~1_combout  & ( !\muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux3~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux3~1_combout  & ( !\muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux3~0_combout ),
	.datad(!\muxDst|Mux3~3_combout ),
	.datae(!\muxDst|Mux3~1_combout ),
	.dataf(!\muxDst|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~4 .extended_lut = "off";
defparam \muxDst|Mux3~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \muxDst|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \logicBox|Add11~5 (
// Equation(s):
// \logicBox|Add11~5_sumout  = SUM(( (!\muxDst|Mux0~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( GND ) + ( \logicBox|Add11~30  ))

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~5 .extended_lut = "off";
defparam \logicBox|Add11~5 .lut_mask = 64'h0000FFFF0000FF03;
defparam \logicBox|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N57
cyclonev_lcell_comb \logicBox|ShiftRight0~7 (
// Equation(s):
// \logicBox|ShiftRight0~7_combout  = ( !\logicBox|Add11~21_sumout  & ( (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~17_sumout  & !\logicBox|Add11~13_sumout )) ) )

	.dataa(!\logicBox|Add11~25_sumout ),
	.datab(gnd),
	.datac(!\logicBox|Add11~17_sumout ),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~7 .extended_lut = "off";
defparam \logicBox|ShiftRight0~7 .lut_mask = 64'hA000A00000000000;
defparam \logicBox|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N42
cyclonev_lcell_comb \logicBox|ShiftRight2~4 (
// Equation(s):
// \logicBox|ShiftRight2~4_combout  = ( \immMux|mux_out[0]~1_combout  & ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux1~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux2~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\logicBox|Add11~57_sumout  & ( \muxSrc|Mux3~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\logicBox|Add11~57_sumout  & ( \muxSrc|Mux4~4_combout  ) ) )

	.dataa(!\muxSrc|Mux3~4_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~4 .extended_lut = "off";
defparam \logicBox|ShiftRight2~4 .lut_mask = 64'h00FF55550F0F3333;
defparam \logicBox|ShiftRight2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N24
cyclonev_lcell_comb \logicBox|Selector4~5 (
// Equation(s):
// \logicBox|Selector4~5_combout  = ( !\logicBox|Add11~57_sumout  & ( (\muxSrc|Mux0~4_combout  & !\immMux|mux_out[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~5 .extended_lut = "off";
defparam \logicBox|Selector4~5 .lut_mask = 64'h0F000F0000000000;
defparam \logicBox|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N33
cyclonev_lcell_comb \logicBox|Selector4~6 (
// Equation(s):
// \logicBox|Selector4~6_combout  = ( \logicBox|Selector4~5_combout  & ( (!\Instr_Reg|ImmOut [5] & ((\logicBox|ShiftRight2~4_combout ) # (\logicBox|Add11~1_sumout ))) ) ) # ( !\logicBox|Selector4~5_combout  & ( (!\Instr_Reg|ImmOut [5] & 
// (!\logicBox|Add11~1_sumout  & \logicBox|ShiftRight2~4_combout )) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|ShiftRight2~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~6 .extended_lut = "off";
defparam \logicBox|Selector4~6 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \logicBox|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N15
cyclonev_lcell_comb \logicBox|Selector4~7 (
// Equation(s):
// \logicBox|Selector4~7_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector4~6_combout  & ( (!\logicBox|Add11~5_sumout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~29_sumout  & \logicBox|ShiftRight0~7_combout ))) ) ) )

	.dataa(!\logicBox|Add11~5_sumout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~29_sumout ),
	.datad(!\logicBox|ShiftRight0~7_combout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~7 .extended_lut = "off";
defparam \logicBox|Selector4~7 .lut_mask = 64'h0000000000000080;
defparam \logicBox|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N12
cyclonev_lcell_comb \logicBox|Selector4~3 (
// Equation(s):
// \logicBox|Selector4~3_combout  = ( \logicBox|ShiftLeft0~21_combout  & ( \logicBox|Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~3 .extended_lut = "off";
defparam \logicBox|Selector4~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \logicBox|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N12
cyclonev_lcell_comb \logicBox|ShiftRight0~5 (
// Equation(s):
// \logicBox|ShiftRight0~5_combout  = ( !\logicBox|Add11~13_sumout  & ( !\logicBox|Add11~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|Add11~13_sumout ),
	.dataf(!\logicBox|Add11~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~5 .extended_lut = "off";
defparam \logicBox|ShiftRight0~5 .lut_mask = 64'hFFFF000000000000;
defparam \logicBox|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N24
cyclonev_lcell_comb \logicBox|ShiftRight0~6 (
// Equation(s):
// \logicBox|ShiftRight0~6_combout  = ( !\logicBox|Add11~5_sumout  & ( \logicBox|ShiftRight0~1_combout  & ( (!\logicBox|Add11~21_sumout  & (\logicBox|ShiftRight0~5_combout  & (!\logicBox|Add11~25_sumout  & !\logicBox|Add11~29_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~21_sumout ),
	.datab(!\logicBox|ShiftRight0~5_combout ),
	.datac(!\logicBox|Add11~25_sumout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|Add11~5_sumout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~6 .extended_lut = "off";
defparam \logicBox|ShiftRight0~6 .lut_mask = 64'h0000000020000000;
defparam \logicBox|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N57
cyclonev_lcell_comb \logicBox|Selector4~4 (
// Equation(s):
// \logicBox|Selector4~4_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [5] & 
// ((!\logicBox|Add11~1_sumout  & ((\logicBox|ShiftRight2~4_combout ))) # (\logicBox|Add11~1_sumout  & (\muxSrc|Mux0~4_combout )))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout 
// ) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|ShiftRight2~4_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~4 .extended_lut = "off";
defparam \logicBox|Selector4~4 .lut_mask = 64'h0505050501450505;
defparam \logicBox|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N24
cyclonev_lcell_comb \logicBox|Selector4~28 (
// Equation(s):
// \logicBox|Selector4~28_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\logicBox|Add1~25_sumout  & (\Instr_Reg|ImmOut [5]))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector4~4_combout ) # (\logicBox|Selector4~7_combout 
// )))) # (\logicBox|Selector4~3_combout )) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|Add1~25_sumout ),
	.datac(!\logicBox|Selector4~7_combout ),
	.datad(!\logicBox|Selector4~3_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector4~4_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~28 .extended_lut = "on";
defparam \logicBox|Selector4~28 .lut_mask = 64'h030305FF030355FF;
defparam \logicBox|Selector4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N30
cyclonev_lcell_comb \logicBox|Selector4~8 (
// Equation(s):
// \logicBox|Selector4~8_combout  = ( !\logicBox|Selector4~1_combout  & ( ((!\Instr_Reg|ImmOut [5] & ((!\muxSrc|Mux4~4_combout ) # (!\immMux|mux_out[11]~15_combout ))) # (\Instr_Reg|ImmOut [5] & (!\muxSrc|Mux4~4_combout  $ (\immMux|mux_out[11]~15_combout 
// )))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\immMux|mux_out[11]~15_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~8 .extended_lut = "off";
defparam \logicBox|Selector4~8 .lut_mask = 64'hFBB7FBB700000000;
defparam \logicBox|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N15
cyclonev_lcell_comb \logicBox|Selector4~9 (
// Equation(s):
// \logicBox|Selector4~9_combout  = ( \logicBox|Add2~25_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~25_sumout ) # (\Instr_Reg|ImmOut [5]))) ) ) # ( !\logicBox|Add2~25_sumout  & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|Opcode [7] & 
// \logicBox|Add1~25_sumout )) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\logicBox|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~9 .extended_lut = "off";
defparam \logicBox|Selector4~9 .lut_mask = 64'h0088008844CC44CC;
defparam \logicBox|Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N54
cyclonev_lcell_comb \logicBox|Selector4~10 (
// Equation(s):
// \logicBox|Selector4~10_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|Selector4~9_combout  & ( (!\logicBox|Selector4~8_combout ) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \logicBox|Selector4~9_combout  & ( (!\Instr_Reg|ImmOut [6] & 
// (!\logicBox|Selector4~2_combout )) # (\Instr_Reg|ImmOut [6] & ((\logicBox|Selector4~28_combout ))) ) ) ) # ( \Instr_Reg|ImmOut [4] & ( !\logicBox|Selector4~9_combout  & ( (!\Instr_Reg|ImmOut [6] & !\logicBox|Selector4~8_combout ) ) ) ) # ( 
// !\Instr_Reg|ImmOut [4] & ( !\logicBox|Selector4~9_combout  & ( (!\Instr_Reg|ImmOut [6] & (!\logicBox|Selector4~2_combout )) # (\Instr_Reg|ImmOut [6] & ((\logicBox|Selector4~28_combout ))) ) ) )

	.dataa(!\logicBox|Selector4~2_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector4~28_combout ),
	.datad(!\logicBox|Selector4~8_combout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Selector4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~10 .extended_lut = "off";
defparam \logicBox|Selector4~10 .lut_mask = 64'h8B8BCC008B8BFF33;
defparam \logicBox|Selector4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N48
cyclonev_lcell_comb \ALUcntl|mux_out[11]~115 (
// Equation(s):
// \ALUcntl|mux_out[11]~115_combout  = ( \ALUcntl|mux_out[11]~114_combout  & ( ((\logicBox|Selector7~0_combout  & \logicBox|Selector4~10_combout )) # (\Instr_Reg|Opcode [4]) ) ) # ( !\ALUcntl|mux_out[11]~114_combout  & ( (\logicBox|Selector7~0_combout  & 
// (!\Instr_Reg|Opcode [4] & \logicBox|Selector4~10_combout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\logicBox|Selector4~10_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[11]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[11]~115 .extended_lut = "off";
defparam \ALUcntl|mux_out[11]~115 .lut_mask = 64'h003000300F3F0F3F;
defparam \ALUcntl|mux_out[11]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N21
cyclonev_lcell_comb \ALUcntl|mux_out[11]~52 (
// Equation(s):
// \ALUcntl|mux_out[11]~52_combout  = ( \logicBox|Selector4~11_combout  & ( \ALUcntl|mux_out[11]~115_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[11]~114_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~7_combout )) ) ) ) # ( !\logicBox|Selector4~11_combout  & ( \ALUcntl|mux_out[11]~115_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[11]~114_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~7_combout )) ) ) ) # ( \logicBox|Selector4~11_combout  & ( !\ALUcntl|mux_out[11]~115_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[11]~114_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~7_combout )) ) ) ) # ( 
// !\logicBox|Selector4~11_combout  & ( !\ALUcntl|mux_out[11]~115_combout  & ( (!\test|state_counter.0101~q  & (((\ALUcntl|mux_out[11]~114_combout  & \Instr_Reg|Opcode [5])))) # (\test|state_counter.0101~q  & (\memory|ram~7_combout )) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\memory|ram~7_combout ),
	.datac(!\ALUcntl|mux_out[11]~114_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector4~11_combout ),
	.dataf(!\ALUcntl|mux_out[11]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[11]~52 .extended_lut = "off";
defparam \ALUcntl|mux_out[11]~52 .lut_mask = 64'h111B1B1BBB1BBB1B;
defparam \ALUcntl|mux_out[11]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N50
dffeas \registers|r[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[11]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][11] .is_wysiwyg = "true";
defparam \registers|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N15
cyclonev_lcell_comb \muxSrc|Mux4~0 (
// Equation(s):
// \muxSrc|Mux4~0_combout  = ( \registers|r[8][11]~q  & ( \registers|r[4][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\registers|r[0][11]~q ))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2]) # (\registers|r[12][11]~q )))) ) 
// ) ) # ( !\registers|r[8][11]~q  & ( \registers|r[4][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\registers|r[0][11]~q ))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2] & \registers|r[12][11]~q )))) ) ) ) # ( 
// \registers|r[8][11]~q  & ( !\registers|r[4][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[0][11]~q  & (!\Instr_Reg|RsrcOut [2]))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2]) # (\registers|r[12][11]~q )))) ) ) ) # ( !\registers|r[8][11]~q 
//  & ( !\registers|r[4][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[0][11]~q  & (!\Instr_Reg|RsrcOut [2]))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2] & \registers|r[12][11]~q )))) ) ) )

	.dataa(!\registers|r[0][11]~q ),
	.datab(!\Instr_Reg|RsrcOut [3]),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\registers|r[12][11]~q ),
	.datae(!\registers|r[8][11]~q ),
	.dataf(!\registers|r[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~0 .extended_lut = "off";
defparam \muxSrc|Mux4~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \muxSrc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N18
cyclonev_lcell_comb \muxSrc|Mux4~2 (
// Equation(s):
// \muxSrc|Mux4~2_combout  = ( \Instr_Reg|RsrcOut [3] & ( \registers|r[6][11]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[10][11]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[14][11]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[6][11]~q  & 
// ( (\Instr_Reg|RsrcOut [2]) # (\registers|r[2][11]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\registers|r[6][11]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[10][11]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[14][11]~q )) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [3] & ( !\registers|r[6][11]~q  & ( (\registers|r[2][11]~q  & !\Instr_Reg|RsrcOut [2]) ) ) )

	.dataa(!\registers|r[2][11]~q ),
	.datab(!\registers|r[14][11]~q ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\registers|r[10][11]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\registers|r[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~2 .extended_lut = "off";
defparam \muxSrc|Mux4~2 .lut_mask = 64'h505003F35F5F03F3;
defparam \muxSrc|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N33
cyclonev_lcell_comb \muxSrc|Mux4~1 (
// Equation(s):
// \muxSrc|Mux4~1_combout  = ( \registers|r[13][11]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[5][11]~q ) ) ) ) # ( !\registers|r[13][11]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\registers|r[5][11]~q  & !\Instr_Reg|RsrcOut [3]) ) ) 
// ) # ( \registers|r[13][11]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[1][11]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][11]~q ))) ) ) ) # ( !\registers|r[13][11]~q  & ( !\Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[1][11]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][11]~q ))) ) ) )

	.dataa(!\registers|r[1][11]~q ),
	.datab(!\registers|r[9][11]~q ),
	.datac(!\registers|r[5][11]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[13][11]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~1 .extended_lut = "off";
defparam \muxSrc|Mux4~1 .lut_mask = 64'h553355330F000FFF;
defparam \muxSrc|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N39
cyclonev_lcell_comb \muxSrc|Mux4~3 (
// Equation(s):
// \muxSrc|Mux4~3_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[15][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[7][11]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[11][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[3][11]~q  ) ) )

	.dataa(!\registers|r[7][11]~q ),
	.datab(!\registers|r[15][11]~q ),
	.datac(!\registers|r[11][11]~q ),
	.datad(!\registers|r[3][11]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~3 .extended_lut = "off";
defparam \muxSrc|Mux4~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \muxSrc|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N30
cyclonev_lcell_comb \muxSrc|Mux4~4 (
// Equation(s):
// \muxSrc|Mux4~4_combout  = ( \muxSrc|Mux4~1_combout  & ( \muxSrc|Mux4~3_combout  & ( ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux4~0_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux4~2_combout )))) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( 
// !\muxSrc|Mux4~1_combout  & ( \muxSrc|Mux4~3_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux4~0_combout  & ((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0]) # (\muxSrc|Mux4~2_combout )))) ) ) ) # ( 
// \muxSrc|Mux4~1_combout  & ( !\muxSrc|Mux4~3_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\muxSrc|Mux4~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (((\muxSrc|Mux4~2_combout  & !\Instr_Reg|RsrcOut [0])))) ) ) ) # ( 
// !\muxSrc|Mux4~1_combout  & ( !\muxSrc|Mux4~3_combout  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux4~0_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux4~2_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\muxSrc|Mux4~0_combout ),
	.datac(!\muxSrc|Mux4~2_combout ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\muxSrc|Mux4~1_combout ),
	.dataf(!\muxSrc|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~4 .extended_lut = "off";
defparam \muxSrc|Mux4~4 .lut_mask = 64'h270027AA275527FF;
defparam \muxSrc|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~16 (
// Equation(s):
// \logicBox|ShiftLeft0~16_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux7~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux6~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux5~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux4~4_combout  ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~16 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~16 .lut_mask = 64'h55550F0F00FF3333;
defparam \logicBox|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~18 (
// Equation(s):
// \logicBox|ShiftLeft0~18_combout  = ( \logicBox|ShiftLeft0~16_combout  & ( \logicBox|ShiftLeft0~15_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )) # (\logicBox|ShiftLeft0~14_combout ))) # (\immMux|mux_out[3]~3_combout  & 
// (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~17_combout )))) ) ) ) # ( !\logicBox|ShiftLeft0~16_combout  & ( \logicBox|ShiftLeft0~15_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~14_combout  & 
// ((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~17_combout )))) ) ) ) # ( \logicBox|ShiftLeft0~16_combout  & ( !\logicBox|ShiftLeft0~15_combout  & ( 
// (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )) # (\logicBox|ShiftLeft0~14_combout ))) # (\immMux|mux_out[3]~3_combout  & (((\logicBox|ShiftLeft0~17_combout  & \immMux|mux_out[2]~4_combout )))) ) ) ) # ( 
// !\logicBox|ShiftLeft0~16_combout  & ( !\logicBox|ShiftLeft0~15_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~14_combout  & ((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & (((\logicBox|ShiftLeft0~17_combout  & 
// \immMux|mux_out[2]~4_combout )))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~14_combout ),
	.datab(!\logicBox|ShiftLeft0~17_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\logicBox|ShiftLeft0~16_combout ),
	.dataf(!\logicBox|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~18 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~18 .lut_mask = 64'h500350F35F035FF3;
defparam \logicBox|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N33
cyclonev_lcell_comb \logicBox|C~1 (
// Equation(s):
// \logicBox|C~1_combout  = ( \logicBox|ShiftLeft0~18_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # ((\muxSrc|Mux0~4_combout  & !\logicBox|C~0_combout )))) ) ) # ( !\logicBox|ShiftLeft0~18_combout  & ( (\Instr_Reg|Opcode [7] & 
// (\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [4] & !\logicBox|C~0_combout ))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|C~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~1 .extended_lut = "off";
defparam \logicBox|C~1 .lut_mask = 64'h0100010051505150;
defparam \logicBox|C~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N3
cyclonev_lcell_comb \logicBox|C~2 (
// Equation(s):
// \logicBox|C~2_combout  = ( !\logicBox|C~1_combout  & ( (!\logicBox|Selector4~0_combout ) # ((!\muxSrc|Mux0~4_combout  & !\immMux|mux_out[15]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\logicBox|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~2 .extended_lut = "off";
defparam \logicBox|C~2 .lut_mask = 64'hFFC0FFC000000000;
defparam \logicBox|C~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \logicBox|C~5 (
// Equation(s):
// \logicBox|C~5_combout  = ( !\logicBox|C~1_combout  & ( ((!\muxSrc|Mux0~4_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\immMux|mux_out[15]~5_combout ))) # (\muxSrc|Mux0~4_combout  & (!\Instr_Reg|ImmOut [5] $ (\immMux|mux_out[15]~5_combout )))) # 
// (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~5 .extended_lut = "off";
defparam \logicBox|C~5 .lut_mask = 64'hFDD7FDD700000000;
defparam \logicBox|C~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N33
cyclonev_lcell_comb \logicBox|ShiftRight2~3 (
// Equation(s):
// \logicBox|ShiftRight2~3_combout  = ( !\logicBox|Add11~57_sumout  & ( !\immMux|mux_out[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~3 .extended_lut = "off";
defparam \logicBox|ShiftRight2~3 .lut_mask = 64'hFF00FF0000000000;
defparam \logicBox|ShiftRight2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \logicBox|C~3 (
// Equation(s):
// \logicBox|C~3_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~0_combout  & ( (\logicBox|ShiftRight2~3_combout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~5_sumout  & !\logicBox|Add11~1_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight2~3_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~3 .extended_lut = "off";
defparam \logicBox|C~3 .lut_mask = 64'h0000000000004000;
defparam \logicBox|C~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N15
cyclonev_lcell_comb \logicBox|C~4 (
// Equation(s):
// \logicBox|C~4_combout  = ( \immMux|mux_out[15]~5_combout  & ( \muxSrc|Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~4 .extended_lut = "off";
defparam \logicBox|C~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \logicBox|C~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N39
cyclonev_lcell_comb \logicBox|Add1~5 (
// Equation(s):
// \logicBox|Add1~5_sumout  = SUM(( (\muxDst|Mux2~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add1~2  ))
// \logicBox|Add1~6  = CARRY(( (\muxDst|Mux2~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add1~2  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux2~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~5_sumout ),
	.cout(\logicBox|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~5 .extended_lut = "off";
defparam \logicBox|Add1~5 .lut_mask = 64'h0000FF00000000FA;
defparam \logicBox|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N42
cyclonev_lcell_comb \logicBox|Add1~9 (
// Equation(s):
// \logicBox|Add1~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( (\muxDst|Mux1~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add1~6  ))
// \logicBox|Add1~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( (\muxDst|Mux1~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( \logicBox|Add1~6  ))

	.dataa(gnd),
	.datab(!\test|always1~0_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~9_sumout ),
	.cout(\logicBox|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~9 .extended_lut = "off";
defparam \logicBox|Add1~9 .lut_mask = 64'h0000FF03000000FF;
defparam \logicBox|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N45
cyclonev_lcell_comb \logicBox|Add1~13 (
// Equation(s):
// \logicBox|Add1~13_sumout  = SUM(( (\muxDst|Mux0~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add1~10  ))
// \logicBox|Add1~14  = CARRY(( (\muxDst|Mux0~4_combout  & ((!\test|state_counter.0010~q ) # (!\test|always1~0_combout ))) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add1~10  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~13_sumout ),
	.cout(\logicBox|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~13 .extended_lut = "off";
defparam \logicBox|Add1~13 .lut_mask = 64'h0000FF00000000FA;
defparam \logicBox|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \logicBox|C~24 (
// Equation(s):
// \logicBox|C~24_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\Instr_Reg|ImmOut [5] & (\logicBox|Add1~13_sumout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\logicBox|C~4_combout  & (\logicBox|ShiftLeft0~18_combout  & (((\logicBox|Selector6~0_combout ))))) # 
// (\logicBox|C~4_combout  & ((((\logicBox|ShiftLeft0~18_combout  & \logicBox|Selector6~0_combout )) # (\logicBox|C~3_combout )) # (\Instr_Reg|ImmOut [5]))) ) )

	.dataa(!\logicBox|ShiftLeft0~18_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|C~3_combout ),
	.datad(!\logicBox|C~4_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector6~0_combout ),
	.datag(!\logicBox|Add1~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~24 .extended_lut = "on";
defparam \logicBox|C~24 .lut_mask = 64'h0303003F0303557F;
defparam \logicBox|C~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N39
cyclonev_lcell_comb \logicBox|Add2~5 (
// Equation(s):
// \logicBox|Add2~5_sumout  = SUM(( \logicBox|Add1~5_sumout  ) + ( GND ) + ( \logicBox|Add2~2  ))
// \logicBox|Add2~6  = CARRY(( \logicBox|Add1~5_sumout  ) + ( GND ) + ( \logicBox|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~5_sumout ),
	.cout(\logicBox|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~5 .extended_lut = "off";
defparam \logicBox|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N42
cyclonev_lcell_comb \logicBox|Add2~9 (
// Equation(s):
// \logicBox|Add2~9_sumout  = SUM(( \logicBox|Add1~9_sumout  ) + ( GND ) + ( \logicBox|Add2~6  ))
// \logicBox|Add2~10  = CARRY(( \logicBox|Add1~9_sumout  ) + ( GND ) + ( \logicBox|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~9_sumout ),
	.cout(\logicBox|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~9 .extended_lut = "off";
defparam \logicBox|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N45
cyclonev_lcell_comb \logicBox|Add2~13 (
// Equation(s):
// \logicBox|Add2~13_sumout  = SUM(( GND ) + ( \logicBox|Add1~13_sumout  ) + ( \logicBox|Add2~10  ))
// \logicBox|Add2~14  = CARRY(( GND ) + ( \logicBox|Add1~13_sumout  ) + ( \logicBox|Add2~10  ))

	.dataa(!\logicBox|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~13_sumout ),
	.cout(\logicBox|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~13 .extended_lut = "off";
defparam \logicBox|Add2~13 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N27
cyclonev_lcell_comb \logicBox|C~6 (
// Equation(s):
// \logicBox|C~6_combout  = ( \logicBox|Add2~13_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~13_sumout ) # (\Instr_Reg|ImmOut [5]))) ) ) # ( !\logicBox|Add2~13_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [5] & \logicBox|Add1~13_sumout 
// )) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~6 .extended_lut = "off";
defparam \logicBox|C~6 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \logicBox|C~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \logicBox|Selector0~0 (
// Equation(s):
// \logicBox|Selector0~0_combout  = ( \logicBox|C~24_combout  & ( \logicBox|C~6_combout  & ( ((!\Instr_Reg|ImmOut [4] & (!\logicBox|C~2_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|C~5_combout )))) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( 
// !\logicBox|C~24_combout  & ( \logicBox|C~6_combout  & ( (!\Instr_Reg|ImmOut [4] & (!\logicBox|C~2_combout  & ((!\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [4] & (((!\logicBox|C~5_combout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( \logicBox|C~24_combout  
// & ( !\logicBox|C~6_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\logicBox|C~2_combout ) # ((\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [4] & (((!\logicBox|C~5_combout  & !\Instr_Reg|ImmOut [6])))) ) ) ) # ( !\logicBox|C~24_combout  & ( 
// !\logicBox|C~6_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|C~2_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|C~5_combout ))))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|C~2_combout ),
	.datac(!\logicBox|C~5_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\logicBox|C~24_combout ),
	.dataf(!\logicBox|C~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~0 .extended_lut = "off";
defparam \logicBox|Selector0~0 .lut_mask = 64'hD800D8AAD855D8FF;
defparam \logicBox|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N18
cyclonev_lcell_comb \ALUcntl|mux_out[15]~105 (
// Equation(s):
// \ALUcntl|mux_out[15]~105_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Selector0~0_combout  & ( (!\Instr_Reg|Opcode [5] & ((\logicBox|Selector7~0_combout ))) # (\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [6])) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( 
// \logicBox|Selector0~0_combout  & ( (!\Instr_Reg|Opcode [5] & (((\logicBox|Selector7~0_combout )))) # (\Instr_Reg|Opcode [5] & (((\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Selector0~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [5]) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|Selector0~0_combout  & ( (\Instr_Reg|Opcode [5] & ((\muxSrc|Mux0~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[15]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[15]~105 .extended_lut = "off";
defparam \ALUcntl|mux_out[15]~105 .lut_mask = 64'h050F0A0A353F3A3A;
defparam \ALUcntl|mux_out[15]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N39
cyclonev_lcell_comb \logicBox|Add3~5 (
// Equation(s):
// \logicBox|Add3~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~2  ))
// \logicBox|Add3~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~2  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~5_sumout ),
	.cout(\logicBox|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~5 .extended_lut = "off";
defparam \logicBox|Add3~5 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \logicBox|Add3~9 (
// Equation(s):
// \logicBox|Add3~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~6  ))
// \logicBox|Add3~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~6  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~9_sumout ),
	.cout(\logicBox|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~9 .extended_lut = "off";
defparam \logicBox|Add3~9 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \logicBox|Add3~13 (
// Equation(s):
// \logicBox|Add3~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~10  ))
// \logicBox|Add3~14  = CARRY(( \muxSrc|Mux0~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~10  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~13_sumout ),
	.cout(\logicBox|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~13 .extended_lut = "off";
defparam \logicBox|Add3~13 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \logicBox|Add6~5 (
// Equation(s):
// \logicBox|Add6~5_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add6~2  ))
// \logicBox|Add6~6  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add6~2  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux2~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~5_sumout ),
	.cout(\logicBox|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~5 .extended_lut = "off";
defparam \logicBox|Add6~5 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \logicBox|Add6~9 (
// Equation(s):
// \logicBox|Add6~9_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add6~6  ))
// \logicBox|Add6~10  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add6~6  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~9_sumout ),
	.cout(\logicBox|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~9 .extended_lut = "off";
defparam \logicBox|Add6~9 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \logicBox|Add6~13 (
// Equation(s):
// \logicBox|Add6~13_sumout  = SUM(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add6~10  ))
// \logicBox|Add6~14  = CARRY(( (!\test|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( 
// \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add6~10  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~13_sumout ),
	.cout(\logicBox|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~13 .extended_lut = "off";
defparam \logicBox|Add6~13 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \logicBox|Selector0~3 (
// Equation(s):
// \logicBox|Selector0~3_combout  = ( \logicBox|Add6~13_sumout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~13_sumout  & \Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add6~13_sumout  & ( 
// (\logicBox|Add3~13_sumout  & (!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [6])) ) )

	.dataa(gnd),
	.datab(!\logicBox|Add3~13_sumout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~3 .extended_lut = "off";
defparam \logicBox|Selector0~3 .lut_mask = 64'h003000300F300F30;
defparam \logicBox|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N39
cyclonev_lcell_comb \logicBox|Add0~5 (
// Equation(s):
// \logicBox|Add0~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( GND ) + ( \logicBox|Add0~2  ))
// \logicBox|Add0~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( GND ) + ( \logicBox|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~5_sumout ),
	.cout(\logicBox|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~5 .extended_lut = "off";
defparam \logicBox|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N42
cyclonev_lcell_comb \logicBox|Add0~9 (
// Equation(s):
// \logicBox|Add0~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( GND ) + ( \logicBox|Add0~6  ))
// \logicBox|Add0~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( GND ) + ( \logicBox|Add0~6  ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~9_sumout ),
	.cout(\logicBox|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~9 .extended_lut = "off";
defparam \logicBox|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \logicBox|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N45
cyclonev_lcell_comb \logicBox|Add0~13 (
// Equation(s):
// \logicBox|Add0~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( GND ) + ( \logicBox|Add0~10  ))

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~13 .extended_lut = "off";
defparam \logicBox|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \logicBox|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N39
cyclonev_lcell_comb \logicBox|Add4~5 (
// Equation(s):
// \logicBox|Add4~5_sumout  = SUM(( GND ) + ( \logicBox|Add3~5_sumout  ) + ( \logicBox|Add4~2  ))
// \logicBox|Add4~6  = CARRY(( GND ) + ( \logicBox|Add3~5_sumout  ) + ( \logicBox|Add4~2  ))

	.dataa(!\logicBox|Add3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~5_sumout ),
	.cout(\logicBox|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~5 .extended_lut = "off";
defparam \logicBox|Add4~5 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \logicBox|Add4~9 (
// Equation(s):
// \logicBox|Add4~9_sumout  = SUM(( \logicBox|Add3~9_sumout  ) + ( GND ) + ( \logicBox|Add4~6  ))
// \logicBox|Add4~10  = CARRY(( \logicBox|Add3~9_sumout  ) + ( GND ) + ( \logicBox|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~9_sumout ),
	.cout(\logicBox|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~9 .extended_lut = "off";
defparam \logicBox|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N45
cyclonev_lcell_comb \logicBox|Add4~13 (
// Equation(s):
// \logicBox|Add4~13_sumout  = SUM(( GND ) + ( \logicBox|Add3~13_sumout  ) + ( \logicBox|Add4~10  ))
// \logicBox|Add4~14  = CARRY(( GND ) + ( \logicBox|Add3~13_sumout  ) + ( \logicBox|Add4~10  ))

	.dataa(!\logicBox|Add3~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~13_sumout ),
	.cout(\logicBox|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~13 .extended_lut = "off";
defparam \logicBox|Add4~13 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \logicBox|Selector0~4 (
// Equation(s):
// \logicBox|Selector0~4_combout  = ( \immMux|mux_out[7]~10_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add4~13_sumout ))))) ) ) # ( !\immMux|mux_out[7]~10_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux0~4_combout ))) # (\Instr_Reg|Opcode [6] & (((\logicBox|Add4~13_sumout )) # (\Instr_Reg|Opcode [7]))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|Add4~13_sumout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~4 .extended_lut = "off";
defparam \logicBox|Selector0~4 .lut_mask = 64'h195D195D084C084C;
defparam \logicBox|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N42
cyclonev_lcell_comb \ALUcntl|mux_out[15]~104 (
// Equation(s):
// \ALUcntl|mux_out[15]~104_combout  = ( \logicBox|Add0~13_sumout  & ( \logicBox|Selector0~4_combout  & ( (!\logicBox|Selector0~3_combout  & (!\Instr_Reg|Opcode [5] & \Instr_Reg|Opcode [4])) ) ) ) # ( !\logicBox|Add0~13_sumout  & ( 
// \logicBox|Selector0~4_combout  & ( (!\Instr_Reg|Opcode [5] & (!\logicBox|Selector0~3_combout  & ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Add0~13_sumout  & ( 
// !\logicBox|Selector0~4_combout  & ( (\Instr_Reg|Opcode [4] & ((!\logicBox|Selector0~3_combout ) # (\Instr_Reg|Opcode [5]))) ) ) ) # ( !\logicBox|Add0~13_sumout  & ( !\logicBox|Selector0~4_combout  & ( (!\Instr_Reg|Opcode [5] & 
// (!\logicBox|Selector0~3_combout  & ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4]) # (\Instr_Reg|Opcode [6])))) ) ) )

	.dataa(!\logicBox|Selector0~3_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Add0~13_sumout ),
	.dataf(!\logicBox|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[15]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[15]~104 .extended_lut = "off";
defparam \ALUcntl|mux_out[15]~104 .lut_mask = 64'h03AF00AF03A000A0;
defparam \ALUcntl|mux_out[15]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \logicBox|Add9~5 (
// Equation(s):
// \logicBox|Add9~5_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~2  ))
// \logicBox|Add9~6  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( 
// \logicBox|Add9~2  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~5_sumout ),
	.cout(\logicBox|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~5 .extended_lut = "off";
defparam \logicBox|Add9~5 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \logicBox|Add9~9 (
// Equation(s):
// \logicBox|Add9~9_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~6  ))
// \logicBox|Add9~10  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~6  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~9_sumout ),
	.cout(\logicBox|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~9 .extended_lut = "off";
defparam \logicBox|Add9~9 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N45
cyclonev_lcell_comb \logicBox|Add9~13 (
// Equation(s):
// \logicBox|Add9~13_sumout  = SUM(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) 
// ) + ( \logicBox|Add9~10  ))
// \logicBox|Add9~14  = CARRY(( GND ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + 
// ( \logicBox|Add9~10  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~13_sumout ),
	.cout(\logicBox|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~13 .extended_lut = "off";
defparam \logicBox|Add9~13 .lut_mask = 64'h0000FE0400000000;
defparam \logicBox|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N39
cyclonev_lcell_comb \logicBox|Add10~5 (
// Equation(s):
// \logicBox|Add10~5_sumout  = SUM(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add9~5_sumout ) ) + ( \logicBox|Add10~3  ) + ( \logicBox|Add10~2  ))
// \logicBox|Add10~6  = CARRY(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add9~5_sumout ) ) + ( \logicBox|Add10~3  ) + ( \logicBox|Add10~2  ))
// \logicBox|Add10~7  = SHARE((\muxSrc|Mux2~4_combout  & !\logicBox|Add9~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\logicBox|Add9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~2 ),
	.sharein(\logicBox|Add10~3 ),
	.combout(),
	.sumout(\logicBox|Add10~5_sumout ),
	.cout(\logicBox|Add10~6 ),
	.shareout(\logicBox|Add10~7 ));
// synopsys translate_off
defparam \logicBox|Add10~5 .extended_lut = "off";
defparam \logicBox|Add10~5 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N42
cyclonev_lcell_comb \logicBox|Add10~9 (
// Equation(s):
// \logicBox|Add10~9_sumout  = SUM(( !\logicBox|Add9~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add10~7  ) + ( \logicBox|Add10~6  ))
// \logicBox|Add10~10  = CARRY(( !\logicBox|Add9~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add10~7  ) + ( \logicBox|Add10~6  ))
// \logicBox|Add10~11  = SHARE((!\logicBox|Add9~9_sumout  & \muxSrc|Mux1~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~9_sumout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~6 ),
	.sharein(\logicBox|Add10~7 ),
	.combout(),
	.sumout(\logicBox|Add10~9_sumout ),
	.cout(\logicBox|Add10~10 ),
	.shareout(\logicBox|Add10~11 ));
// synopsys translate_off
defparam \logicBox|Add10~9 .extended_lut = "off";
defparam \logicBox|Add10~9 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N45
cyclonev_lcell_comb \logicBox|Add10~13 (
// Equation(s):
// \logicBox|Add10~13_sumout  = SUM(( !\muxSrc|Mux0~4_combout  $ (\logicBox|Add9~13_sumout ) ) + ( \logicBox|Add10~11  ) + ( \logicBox|Add10~10  ))
// \logicBox|Add10~14  = CARRY(( !\muxSrc|Mux0~4_combout  $ (\logicBox|Add9~13_sumout ) ) + ( \logicBox|Add10~11  ) + ( \logicBox|Add10~10  ))
// \logicBox|Add10~15  = SHARE((\muxSrc|Mux0~4_combout  & !\logicBox|Add9~13_sumout ))

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~10 ),
	.sharein(\logicBox|Add10~11 ),
	.combout(),
	.sumout(\logicBox|Add10~13_sumout ),
	.cout(\logicBox|Add10~14 ),
	.shareout(\logicBox|Add10~15 ));
// synopsys translate_off
defparam \logicBox|Add10~13 .extended_lut = "off";
defparam \logicBox|Add10~13 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \ALUcntl|mux_out[15]~106 (
// Equation(s):
// \ALUcntl|mux_out[15]~106_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [5] & (!\ALUcntl|mux_out[15]~105_combout ))) # (\Instr_Reg|Opcode [4] & (((\ALUcntl|mux_out[15]~104_combout )))) ) 
// ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [5] & ((!\ALUcntl|mux_out[15]~105_combout ) # (\ALUcntl|mux_out[15]~104_combout )))) # (\Instr_Reg|Opcode [4] & 
// (((\ALUcntl|mux_out[15]~104_combout )))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [5])) # (\Instr_Reg|Opcode [4] & ((\ALUcntl|mux_out[15]~104_combout ))) ) ) ) # ( !\Instr_Reg|Opcode 
// [7] & ( !\logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [5] & ((!\ALUcntl|mux_out[15]~105_combout ) # (\ALUcntl|mux_out[15]~104_combout )))) # (\Instr_Reg|Opcode [4] & (((\ALUcntl|mux_out[15]~104_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\ALUcntl|mux_out[15]~105_combout ),
	.datad(!\ALUcntl|mux_out[15]~104_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[15]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[15]~106 .extended_lut = "off";
defparam \ALUcntl|mux_out[15]~106 .lut_mask = 64'h4077447740774073;
defparam \ALUcntl|mux_out[15]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N54
cyclonev_lcell_comb \logicBox|Add5~5 (
// Equation(s):
// \logicBox|Add5~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( (!\muxDst|Mux2~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~2  ))
// \logicBox|Add5~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( (!\muxDst|Mux2~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \logicBox|Add5~2  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxDst|Mux2~4_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~5_sumout ),
	.cout(\logicBox|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~5 .extended_lut = "off";
defparam \logicBox|Add5~5 .lut_mask = 64'h00000E0E000000FF;
defparam \logicBox|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N57
cyclonev_lcell_comb \logicBox|Add5~9 (
// Equation(s):
// \logicBox|Add5~9_sumout  = SUM(( (!\muxDst|Mux1~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add5~6  ))
// \logicBox|Add5~10  = CARRY(( (!\muxDst|Mux1~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add5~6  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(gnd),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~9_sumout ),
	.cout(\logicBox|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~9 .extended_lut = "off";
defparam \logicBox|Add5~9 .lut_mask = 64'h0000FF000000FF05;
defparam \logicBox|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \logicBox|Add5~13 (
// Equation(s):
// \logicBox|Add5~13_sumout  = SUM(( (!\muxDst|Mux0~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add5~10  ))
// \logicBox|Add5~14  = CARRY(( (!\muxDst|Mux0~4_combout ) # ((\test|state_counter.0010~q  & \test|always1~0_combout )) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add5~10  ))

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~13_sumout ),
	.cout(\logicBox|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~13 .extended_lut = "off";
defparam \logicBox|Add5~13 .lut_mask = 64'h0000CCCC0000FF05;
defparam \logicBox|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N39
cyclonev_lcell_comb \logicBox|Add7~5 (
// Equation(s):
// \logicBox|Add7~5_sumout  = SUM(( (\muxDst|Mux2~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~2  ))
// \logicBox|Add7~6  = CARRY(( (\muxDst|Mux2~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~2  ))

	.dataa(!\test|always1~0_combout ),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~5_sumout ),
	.cout(\logicBox|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~5 .extended_lut = "off";
defparam \logicBox|Add7~5 .lut_mask = 64'h0000FFFF000000FA;
defparam \logicBox|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N42
cyclonev_lcell_comb \logicBox|Add7~9 (
// Equation(s):
// \logicBox|Add7~9_sumout  = SUM(( (\muxDst|Mux1~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~6  ))
// \logicBox|Add7~10  = CARRY(( (\muxDst|Mux1~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~6  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\muxDst|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~9_sumout ),
	.cout(\logicBox|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~9 .extended_lut = "off";
defparam \logicBox|Add7~9 .lut_mask = 64'h0000FFFF00000E0E;
defparam \logicBox|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N45
cyclonev_lcell_comb \logicBox|Add7~13 (
// Equation(s):
// \logicBox|Add7~13_sumout  = SUM(( (\muxDst|Mux0~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~10  ))
// \logicBox|Add7~14  = CARRY(( (\muxDst|Mux0~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) + ( GND ) + ( \logicBox|Add7~10  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\muxDst|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~13_sumout ),
	.cout(\logicBox|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~13 .extended_lut = "off";
defparam \logicBox|Add7~13 .lut_mask = 64'h0000FFFF00000E0E;
defparam \logicBox|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N39
cyclonev_lcell_comb \logicBox|Add8~5 (
// Equation(s):
// \logicBox|Add8~5_sumout  = SUM(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add7~5_sumout ) ) + ( \logicBox|Add8~3  ) + ( \logicBox|Add8~2  ))
// \logicBox|Add8~6  = CARRY(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add7~5_sumout ) ) + ( \logicBox|Add8~3  ) + ( \logicBox|Add8~2  ))
// \logicBox|Add8~7  = SHARE((\muxSrc|Mux2~4_combout  & !\logicBox|Add7~5_sumout ))

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~2 ),
	.sharein(\logicBox|Add8~3 ),
	.combout(),
	.sumout(\logicBox|Add8~5_sumout ),
	.cout(\logicBox|Add8~6 ),
	.shareout(\logicBox|Add8~7 ));
// synopsys translate_off
defparam \logicBox|Add8~5 .extended_lut = "off";
defparam \logicBox|Add8~5 .lut_mask = 64'h000055000000AA55;
defparam \logicBox|Add8~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N42
cyclonev_lcell_comb \logicBox|Add8~9 (
// Equation(s):
// \logicBox|Add8~9_sumout  = SUM(( !\logicBox|Add7~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add8~7  ) + ( \logicBox|Add8~6  ))
// \logicBox|Add8~10  = CARRY(( !\logicBox|Add7~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add8~7  ) + ( \logicBox|Add8~6  ))
// \logicBox|Add8~11  = SHARE((!\logicBox|Add7~9_sumout  & \muxSrc|Mux1~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~9_sumout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~6 ),
	.sharein(\logicBox|Add8~7 ),
	.combout(),
	.sumout(\logicBox|Add8~9_sumout ),
	.cout(\logicBox|Add8~10 ),
	.shareout(\logicBox|Add8~11 ));
// synopsys translate_off
defparam \logicBox|Add8~9 .extended_lut = "off";
defparam \logicBox|Add8~9 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N45
cyclonev_lcell_comb \logicBox|Add8~13 (
// Equation(s):
// \logicBox|Add8~13_sumout  = SUM(( !\muxSrc|Mux0~4_combout  $ (\logicBox|Add7~13_sumout ) ) + ( \logicBox|Add8~11  ) + ( \logicBox|Add8~10  ))
// \logicBox|Add8~14  = CARRY(( !\muxSrc|Mux0~4_combout  $ (\logicBox|Add7~13_sumout ) ) + ( \logicBox|Add8~11  ) + ( \logicBox|Add8~10  ))
// \logicBox|Add8~15  = SHARE((\muxSrc|Mux0~4_combout  & !\logicBox|Add7~13_sumout ))

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\logicBox|Add7~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~10 ),
	.sharein(\logicBox|Add8~11 ),
	.combout(),
	.sumout(\logicBox|Add8~13_sumout ),
	.cout(\logicBox|Add8~14 ),
	.shareout(\logicBox|Add8~15 ));
// synopsys translate_off
defparam \logicBox|Add8~13 .extended_lut = "off";
defparam \logicBox|Add8~13 .lut_mask = 64'h0000444400009999;
defparam \logicBox|Add8~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \logicBox|Selector0~1 (
// Equation(s):
// \logicBox|Selector0~1_combout  = ( \logicBox|Add5~13_sumout  & ( \logicBox|Add8~13_sumout  & ( (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4] $ (((!\Instr_Reg|ImmOut [5]))))) # (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & 
// (\immMux|mux_out[15]~5_combout  & !\Instr_Reg|ImmOut [5]))) ) ) ) # ( !\logicBox|Add5~13_sumout  & ( \logicBox|Add8~13_sumout  & ( (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4] & ((\Instr_Reg|ImmOut [5])))) # (\Instr_Reg|ImmOut [6] & 
// (\Instr_Reg|ImmOut [4] & (\immMux|mux_out[15]~5_combout  & !\Instr_Reg|ImmOut [5]))) ) ) ) # ( \logicBox|Add5~13_sumout  & ( !\logicBox|Add8~13_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [6]) # 
// (\immMux|mux_out[15]~5_combout )))) ) ) ) # ( !\logicBox|Add5~13_sumout  & ( !\logicBox|Add8~13_sumout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & (\immMux|mux_out[15]~5_combout  & !\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add5~13_sumout ),
	.dataf(!\logicBox|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~1 .extended_lut = "off";
defparam \logicBox|Selector0~1 .lut_mask = 64'h0100230001882388;
defparam \logicBox|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \logicBox|Selector0~2 (
// Equation(s):
// \logicBox|Selector0~2_combout  = ( \logicBox|Selector0~1_combout  & ( (!\Instr_Reg|Opcode [7] & (((\immMux|mux_out[15]~5_combout  & \logicBox|Selector3~9_combout )) # (\logicBox|Selector3~10_combout ))) ) ) # ( !\logicBox|Selector0~1_combout  & ( 
// (!\Instr_Reg|Opcode [7] & (\immMux|mux_out[15]~5_combout  & \logicBox|Selector3~9_combout )) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[15]~5_combout ),
	.datac(!\logicBox|Selector3~9_combout ),
	.datad(!\logicBox|Selector3~10_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~2 .extended_lut = "off";
defparam \logicBox|Selector0~2 .lut_mask = 64'h0202020202AA02AA;
defparam \logicBox|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \ALUcntl|mux_out[15]~44 (
// Equation(s):
// \ALUcntl|mux_out[15]~44_combout  = ( \ALUcntl|mux_out[15]~105_combout  & ( \logicBox|Selector0~2_combout  & ( (!\test|state_counter.0101~q  & (!\ALUcntl|mux_out[15]~106_combout )) # (\test|state_counter.0101~q  & ((\memory|ram~1_combout ))) ) ) ) # ( 
// !\ALUcntl|mux_out[15]~105_combout  & ( \logicBox|Selector0~2_combout  & ( (!\test|state_counter.0101~q  & (!\ALUcntl|mux_out[15]~106_combout )) # (\test|state_counter.0101~q  & ((\memory|ram~1_combout ))) ) ) ) # ( \ALUcntl|mux_out[15]~105_combout  & ( 
// !\logicBox|Selector0~2_combout  & ( (!\test|state_counter.0101~q  & (!\ALUcntl|mux_out[15]~106_combout )) # (\test|state_counter.0101~q  & ((\memory|ram~1_combout ))) ) ) ) # ( !\ALUcntl|mux_out[15]~105_combout  & ( !\logicBox|Selector0~2_combout  & ( 
// (!\test|state_counter.0101~q  & (\Instr_Reg|Opcode [4] & (!\ALUcntl|mux_out[15]~106_combout ))) # (\test|state_counter.0101~q  & (((\memory|ram~1_combout )))) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\ALUcntl|mux_out[15]~106_combout ),
	.datad(!\memory|ram~1_combout ),
	.datae(!\ALUcntl|mux_out[15]~105_combout ),
	.dataf(!\logicBox|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[15]~44 .extended_lut = "off";
defparam \ALUcntl|mux_out[15]~44 .lut_mask = 64'h2075A0F5A0F5A0F5;
defparam \ALUcntl|mux_out[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N26
dffeas \registers|r[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[15]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][15] .is_wysiwyg = "true";
defparam \registers|r[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N57
cyclonev_lcell_comb \muxSrc|Mux0~3 (
// Equation(s):
// \muxSrc|Mux0~3_combout  = ( \registers|r[3][15]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[7][15]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[15][15]~q )) ) ) ) # ( !\registers|r[3][15]~q  & ( \Instr_Reg|RsrcOut [2] & 
// ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[7][15]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[15][15]~q )) ) ) ) # ( \registers|r[3][15]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[11][15]~q ) ) ) ) # ( 
// !\registers|r[3][15]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[11][15]~q  & \Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[11][15]~q ),
	.datab(!\registers|r[15][15]~q ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[7][15]~q ),
	.datae(!\registers|r[3][15]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~3 .extended_lut = "off";
defparam \muxSrc|Mux0~3 .lut_mask = 64'h0505F5F503F303F3;
defparam \muxSrc|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \muxSrc|Mux0~2 (
// Equation(s):
// \muxSrc|Mux0~2_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[14][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[6][15]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[10][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[2][15]~q  ) ) )

	.dataa(!\registers|r[6][15]~q ),
	.datab(!\registers|r[10][15]~q ),
	.datac(!\registers|r[2][15]~q ),
	.datad(!\registers|r[14][15]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~2 .extended_lut = "off";
defparam \muxSrc|Mux0~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxSrc|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N51
cyclonev_lcell_comb \muxSrc|Mux0~1 (
// Equation(s):
// \muxSrc|Mux0~1_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[13][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[5][15]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[9][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[1][15]~q  ) ) )

	.dataa(!\registers|r[13][15]~q ),
	.datab(!\registers|r[1][15]~q ),
	.datac(!\registers|r[9][15]~q ),
	.datad(!\registers|r[5][15]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~1 .extended_lut = "off";
defparam \muxSrc|Mux0~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxSrc|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N21
cyclonev_lcell_comb \muxSrc|Mux0~0 (
// Equation(s):
// \muxSrc|Mux0~0_combout  = ( \registers|r[0][15]~q  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[8][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[12][15]~q )) ) ) ) # ( !\registers|r[0][15]~q  & ( \Instr_Reg|RsrcOut [3] & 
// ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[8][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[12][15]~q )) ) ) ) # ( \registers|r[0][15]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2]) # (\registers|r[4][15]~q ) ) ) ) # ( 
// !\registers|r[0][15]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (\Instr_Reg|RsrcOut [2] & \registers|r[4][15]~q ) ) ) )

	.dataa(!\registers|r[12][15]~q ),
	.datab(!\registers|r[8][15]~q ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\registers|r[4][15]~q ),
	.datae(!\registers|r[0][15]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~0 .extended_lut = "off";
defparam \muxSrc|Mux0~0 .lut_mask = 64'h000FF0FF35353535;
defparam \muxSrc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N51
cyclonev_lcell_comb \muxSrc|Mux0~4 (
// Equation(s):
// \muxSrc|Mux0~4_combout  = ( \muxSrc|Mux0~1_combout  & ( \muxSrc|Mux0~0_combout  & ( (!\Instr_Reg|RsrcOut [1]) # ((!\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux0~2_combout ))) # (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux0~3_combout ))) ) ) ) # ( 
// !\muxSrc|Mux0~1_combout  & ( \muxSrc|Mux0~0_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\muxSrc|Mux0~2_combout )))) # (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux0~3_combout  & ((\Instr_Reg|RsrcOut [1])))) ) ) ) # ( 
// \muxSrc|Mux0~1_combout  & ( !\muxSrc|Mux0~0_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((\muxSrc|Mux0~2_combout  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])) # (\muxSrc|Mux0~3_combout ))) ) ) ) # ( 
// !\muxSrc|Mux0~1_combout  & ( !\muxSrc|Mux0~0_combout  & ( (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux0~2_combout ))) # (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux0~3_combout )))) ) ) )

	.dataa(!\muxSrc|Mux0~3_combout ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\muxSrc|Mux0~2_combout ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\muxSrc|Mux0~1_combout ),
	.dataf(!\muxSrc|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~4 .extended_lut = "off";
defparam \muxSrc|Mux0~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \muxSrc|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \logicBox|Add6~69 (
// Equation(s):
// \logicBox|Add6~69_sumout  = SUM(( VCC ) + ( GND ) + ( \logicBox|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~69 .extended_lut = "off";
defparam \logicBox|Add6~69 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \logicBox|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \logicBox|Add3~65 (
// Equation(s):
// \logicBox|Add3~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~65 .extended_lut = "off";
defparam \logicBox|Add3~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \logicBox|Add4~65 (
// Equation(s):
// \logicBox|Add4~65_sumout  = SUM(( \logicBox|Add3~65_sumout  ) + ( GND ) + ( \logicBox|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~65 .extended_lut = "off";
defparam \logicBox|Add4~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N45
cyclonev_lcell_comb \logicBox|Selector16~4 (
// Equation(s):
// \logicBox|Selector16~4_combout  = ( !\Instr_Reg|Opcode [7] & ( (\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Add3~65_sumout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Add4~65_sumout )))))) ) ) # ( \Instr_Reg|Opcode 
// [7] & ( (!\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [6] & (\logicBox|Add6~69_sumout  & (\Instr_Reg|Opcode [4])))) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Add6~69_sumout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add4~65_sumout ),
	.datag(!\logicBox|Add3~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~4 .extended_lut = "on";
defparam \logicBox|Selector16~4 .lut_mask = 64'h0002000800130008;
defparam \logicBox|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N42
cyclonev_lcell_comb \logicBox|Selector16~2 (
// Equation(s):
// \logicBox|Selector16~2_combout  = ( !\Instr_Reg|Opcode [4] & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] $ (\Instr_Reg|Opcode [5]))) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~2 .extended_lut = "off";
defparam \logicBox|Selector16~2 .lut_mask = 64'hC030C03000000000;
defparam \logicBox|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N48
cyclonev_lcell_comb \logicBox|Add1~65 (
// Equation(s):
// \logicBox|Add1~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~65 .extended_lut = "off";
defparam \logicBox|Add1~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N48
cyclonev_lcell_comb \logicBox|Add2~65 (
// Equation(s):
// \logicBox|Add2~65_sumout  = SUM(( \logicBox|Add1~65_sumout  ) + ( GND ) + ( \logicBox|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~65 .extended_lut = "off";
defparam \logicBox|Add2~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N54
cyclonev_lcell_comb \logicBox|Selector16~0 (
// Equation(s):
// \logicBox|Selector16~0_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|Add1~65_sumout  & ( (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|Add2~65_sumout )))) ) ) ) # ( \Instr_Reg|ImmOut [4] & ( 
// !\logicBox|Add1~65_sumout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [7] & \logicBox|Add2~65_sumout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\logicBox|Add2~65_sumout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~0 .extended_lut = "off";
defparam \logicBox|Selector16~0 .lut_mask = 64'h0000001000004050;
defparam \logicBox|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N3
cyclonev_lcell_comb \logicBox|Add5~69 (
// Equation(s):
// \logicBox|Add5~69_sumout  = SUM(( VCC ) + ( GND ) + ( \logicBox|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~69 .extended_lut = "off";
defparam \logicBox|Add5~69 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \logicBox|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N48
cyclonev_lcell_comb \logicBox|Add7~65 (
// Equation(s):
// \logicBox|Add7~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~65 .extended_lut = "off";
defparam \logicBox|Add7~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N48
cyclonev_lcell_comb \logicBox|Add8~65 (
// Equation(s):
// \logicBox|Add8~65_sumout  = SUM(( !\logicBox|Add7~65_sumout  ) + ( \logicBox|Add8~15  ) + ( \logicBox|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add7~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~14 ),
	.sharein(\logicBox|Add8~15 ),
	.combout(),
	.sumout(\logicBox|Add8~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add8~65 .extended_lut = "off";
defparam \logicBox|Add8~65 .lut_mask = 64'h000000000000FF00;
defparam \logicBox|Add8~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N12
cyclonev_lcell_comb \logicBox|Selector16~1 (
// Equation(s):
// \logicBox|Selector16~1_combout  = ( \logicBox|Add5~69_sumout  & ( \logicBox|Add8~65_sumout  & ( (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [5] $ (!\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Add5~69_sumout  & ( 
// \logicBox|Add8~65_sumout  & ( (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [7]))) ) ) ) # ( \logicBox|Add5~69_sumout  & ( !\logicBox|Add8~65_sumout  & ( (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [5] & 
// (\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\logicBox|Add5~69_sumout ),
	.dataf(!\logicBox|Add8~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~1 .extended_lut = "off";
defparam \logicBox|Selector16~1 .lut_mask = 64'h0000000800200028;
defparam \logicBox|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \logicBox|Add9~65 (
// Equation(s):
// \logicBox|Add9~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~65 .extended_lut = "off";
defparam \logicBox|Add9~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N48
cyclonev_lcell_comb \logicBox|Add10~65 (
// Equation(s):
// \logicBox|Add10~65_sumout  = SUM(( !\logicBox|Add9~65_sumout  ) + ( \logicBox|Add10~15  ) + ( \logicBox|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~14 ),
	.sharein(\logicBox|Add10~15 ),
	.combout(),
	.sumout(\logicBox|Add10~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add10~65 .extended_lut = "off";
defparam \logicBox|Add10~65 .lut_mask = 64'h000000000000F0F0;
defparam \logicBox|Add10~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N6
cyclonev_lcell_comb \logicBox|Selector16~3 (
// Equation(s):
// \logicBox|Selector16~3_combout  = ( \logicBox|Add10~65_sumout  & ( \Instr_Reg|Opcode [5] & ( (\logicBox|Selector16~2_combout ) # (\logicBox|Selector16~4_combout ) ) ) ) # ( !\logicBox|Add10~65_sumout  & ( \Instr_Reg|Opcode [5] & ( 
// \logicBox|Selector16~4_combout  ) ) ) # ( \logicBox|Add10~65_sumout  & ( !\Instr_Reg|Opcode [5] & ( ((\logicBox|Selector16~2_combout  & ((\logicBox|Selector16~1_combout ) # (\logicBox|Selector16~0_combout )))) # (\logicBox|Selector16~4_combout ) ) ) ) # ( 
// !\logicBox|Add10~65_sumout  & ( !\Instr_Reg|Opcode [5] & ( ((\logicBox|Selector16~2_combout  & ((\logicBox|Selector16~1_combout ) # (\logicBox|Selector16~0_combout )))) # (\logicBox|Selector16~4_combout ) ) ) )

	.dataa(!\logicBox|Selector16~4_combout ),
	.datab(!\logicBox|Selector16~2_combout ),
	.datac(!\logicBox|Selector16~0_combout ),
	.datad(!\logicBox|Selector16~1_combout ),
	.datae(!\logicBox|Add10~65_sumout ),
	.dataf(!\Instr_Reg|Opcode [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~3 .extended_lut = "off";
defparam \logicBox|Selector16~3 .lut_mask = 64'h5777577755557777;
defparam \logicBox|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \logicBox|Add4~49 (
// Equation(s):
// \logicBox|Add4~49_sumout  = SUM(( \logicBox|Selector16~3_combout  ) + ( \logicBox|Add3~49_sumout  ) + ( !VCC ))
// \logicBox|Add4~50  = CARRY(( \logicBox|Selector16~3_combout  ) + ( \logicBox|Add3~49_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\logicBox|Add3~49_sumout ),
	.datac(!\logicBox|Selector16~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~49_sumout ),
	.cout(\logicBox|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~49 .extended_lut = "off";
defparam \logicBox|Add4~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \logicBox|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N36
cyclonev_lcell_comb \logicBox|Selector14~4 (
// Equation(s):
// \logicBox|Selector14~4_combout  = ( \logicBox|Add4~53_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[1]~2_combout  $ (!\muxSrc|Mux14~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add4~53_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (!\Instr_Reg|Opcode [6] & (!\immMux|mux_out[1]~2_combout  $ (!\muxSrc|Mux14~4_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~4 .extended_lut = "off";
defparam \logicBox|Selector14~4 .lut_mask = 64'h088008802AA22AA2;
defparam \logicBox|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N6
cyclonev_lcell_comb \logicBox|Selector14~2 (
// Equation(s):
// \logicBox|Selector14~2_combout  = ( \logicBox|Add0~53_sumout  & ( \logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\immMux|mux_out[1]~2_combout ) # (\Instr_Reg|Opcode [7])) # (\muxSrc|Mux14~4_combout ))) # (\Instr_Reg|Opcode [6] & 
// (((!\Instr_Reg|Opcode [7])))) ) ) ) # ( !\logicBox|Add0~53_sumout  & ( \logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\immMux|mux_out[1]~2_combout ) # (\Instr_Reg|Opcode [7])) # (\muxSrc|Mux14~4_combout ))) ) ) ) # ( \logicBox|Add0~53_sumout  
// & ( !\logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\immMux|mux_out[1]~2_combout ) # (\Instr_Reg|Opcode [6])) # (\muxSrc|Mux14~4_combout ))) ) ) ) # ( !\logicBox|Add0~53_sumout  & ( !\logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// (!\Instr_Reg|Opcode [7] & ((\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux14~4_combout )))) ) ) )

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\logicBox|Add0~53_sumout ),
	.dataf(!\logicBox|Add10~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~2 .extended_lut = "off";
defparam \logicBox|Selector14~2 .lut_mask = 64'h40C070F04CCC7CFC;
defparam \logicBox|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N18
cyclonev_lcell_comb \ALUcntl|mux_out[1]~121 (
// Equation(s):
// \ALUcntl|mux_out[1]~121_combout  = ( \logicBox|Selector14~4_combout  & ( \logicBox|Selector14~2_combout  & ( ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector14~3_combout )))) # (\Instr_Reg|Opcode [5]) ) 
// ) ) # ( !\logicBox|Selector14~4_combout  & ( \logicBox|Selector14~2_combout  & ( (!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]) # ((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & (((\logicBox|Selector14~3_combout  & !\Instr_Reg|Opcode [5])))) ) 
// ) ) # ( \logicBox|Selector14~4_combout  & ( !\logicBox|Selector14~2_combout  & ( (!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5]) # (\logicBox|Selector14~3_combout )))) ) 
// ) ) # ( !\logicBox|Selector14~4_combout  & ( !\logicBox|Selector14~2_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector14~3_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Selector14~3_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector14~4_combout ),
	.dataf(!\logicBox|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[1]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[1]~121 .extended_lut = "off";
defparam \ALUcntl|mux_out[1]~121 .lut_mask = 64'hA300A30FA3F0A3FF;
defparam \ALUcntl|mux_out[1]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N12
cyclonev_lcell_comb \logicBox|Selector14~5 (
// Equation(s):
// \logicBox|Selector14~5_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4] & \logicBox|Selector3~10_combout )) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~10_combout  & 
// ((\logicBox|Add5~53_sumout ) # (\Instr_Reg|ImmOut [6])))) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Add5~53_sumout ),
	.datad(!\logicBox|Selector3~10_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~5 .extended_lut = "off";
defparam \logicBox|Selector14~5 .lut_mask = 64'h0013008800130088;
defparam \logicBox|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N30
cyclonev_lcell_comb \logicBox|Selector14~1 (
// Equation(s):
// \logicBox|Selector14~1_combout  = ( \logicBox|Selector14~5_combout  & ( \logicBox|Add8~53_sumout  & ( (!\Instr_Reg|ImmOut [6]) # ((!\Instr_Reg|ImmOut [4]) # (\immMux|mux_out[1]~2_combout )) ) ) ) # ( !\logicBox|Selector14~5_combout  & ( 
// \logicBox|Add8~53_sumout  & ( (\logicBox|Selector3~9_combout  & \immMux|mux_out[1]~2_combout ) ) ) ) # ( \logicBox|Selector14~5_combout  & ( !\logicBox|Add8~53_sumout  & ( (!\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~9_combout  & 
// ((\immMux|mux_out[1]~2_combout )))) # (\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [6]) # (\immMux|mux_out[1]~2_combout )))) ) ) ) # ( !\logicBox|Selector14~5_combout  & ( !\logicBox|Add8~53_sumout  & ( (\logicBox|Selector3~9_combout  & 
// \immMux|mux_out[1]~2_combout ) ) ) )

	.dataa(!\logicBox|Selector3~9_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\logicBox|Selector14~5_combout ),
	.dataf(!\logicBox|Add8~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~1 .extended_lut = "off";
defparam \logicBox|Selector14~1 .lut_mask = 64'h00550C5F0055FCFF;
defparam \logicBox|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N15
cyclonev_lcell_comb \logicBox|ShiftLeft0~10 (
// Equation(s):
// \logicBox|ShiftLeft0~10_combout  = ( \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux15~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux14~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~10 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~10 .lut_mask = 64'h0F0F00FF00000000;
defparam \logicBox|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N9
cyclonev_lcell_comb \logicBox|Selector6~17 (
// Equation(s):
// \logicBox|Selector6~17_combout  = ( \logicBox|Selector6~0_combout  & ( (!\logicBox|ShiftRight1~0_combout  & \logicBox|ShiftLeft0~10_combout ) ) )

	.dataa(!\logicBox|ShiftRight1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~17 .extended_lut = "off";
defparam \logicBox|Selector6~17 .lut_mask = 64'h0000000000AA00AA;
defparam \logicBox|Selector6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N54
cyclonev_lcell_comb \logicBox|ShiftRight0~8 (
// Equation(s):
// \logicBox|ShiftRight0~8_combout  = ( !\logicBox|Add11~13_sumout  & ( (!\logicBox|Add11~17_sumout  & !\logicBox|Add11~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~17_sumout ),
	.datad(!\logicBox|Add11~21_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~8 .extended_lut = "off";
defparam \logicBox|ShiftRight0~8 .lut_mask = 64'hF000F00000000000;
defparam \logicBox|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N51
cyclonev_lcell_comb \logicBox|ShiftRight1~11 (
// Equation(s):
// \logicBox|ShiftRight1~11_combout  = ( \muxSrc|Mux7~4_combout  & ( \muxSrc|Mux8~4_combout  ) ) # ( !\muxSrc|Mux7~4_combout  & ( \muxSrc|Mux8~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & 
// ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux7~4_combout  & ( !\muxSrc|Mux8~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux7~4_combout ),
	.dataf(!\muxSrc|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~11 .extended_lut = "off";
defparam \logicBox|ShiftRight1~11 .lut_mask = 64'h000001EFFE10FFFF;
defparam \logicBox|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N0
cyclonev_lcell_comb \logicBox|ShiftRight1~10 (
// Equation(s):
// \logicBox|ShiftRight1~10_combout  = ( \test|state_counter.0010~q  & ( \test|always1~0_combout  & ( (!\Instr_Reg|ImmOut [0] & (\muxSrc|Mux10~4_combout )) # (\Instr_Reg|ImmOut [0] & ((\muxSrc|Mux9~4_combout ))) ) ) ) # ( !\test|state_counter.0010~q  & ( 
// \test|always1~0_combout  & ( (!\muxDst|Mux15~4_combout  & (\muxSrc|Mux10~4_combout )) # (\muxDst|Mux15~4_combout  & ((\muxSrc|Mux9~4_combout ))) ) ) ) # ( \test|state_counter.0010~q  & ( !\test|always1~0_combout  & ( (!\muxDst|Mux15~4_combout  & 
// (\muxSrc|Mux10~4_combout )) # (\muxDst|Mux15~4_combout  & ((\muxSrc|Mux9~4_combout ))) ) ) ) # ( !\test|state_counter.0010~q  & ( !\test|always1~0_combout  & ( (!\muxDst|Mux15~4_combout  & (\muxSrc|Mux10~4_combout )) # (\muxDst|Mux15~4_combout  & 
// ((\muxSrc|Mux9~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\test|state_counter.0010~q ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~10 .extended_lut = "off";
defparam \logicBox|ShiftRight1~10 .lut_mask = 64'h5533553355335353;
defparam \logicBox|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N9
cyclonev_lcell_comb \logicBox|ShiftRight1~12 (
// Equation(s):
// \logicBox|ShiftRight1~12_combout  = ( \muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & (\muxSrc|Mux13~4_combout )) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & ((\muxSrc|Mux14~4_combout ))) # 
// (\Instr_Reg|ImmOut [0] & (\muxSrc|Mux13~4_combout )))) ) ) ) # ( !\muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & (((\muxSrc|Mux14~4_combout )))) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & 
// ((\muxSrc|Mux14~4_combout ))) # (\Instr_Reg|ImmOut [0] & (\muxSrc|Mux13~4_combout )))) ) ) ) # ( \muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & ( \muxSrc|Mux13~4_combout  ) ) ) # ( !\muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & ( 
// \muxSrc|Mux14~4_combout  ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\muxSrc|Mux14~4_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxDst|Mux15~4_combout ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~12 .extended_lut = "off";
defparam \logicBox|ShiftRight1~12 .lut_mask = 64'h3333555533355355;
defparam \logicBox|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N12
cyclonev_lcell_comb \logicBox|ShiftRight1~13 (
// Equation(s):
// \logicBox|ShiftRight1~13_combout  = ( \muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\Instr_Reg|ImmOut [0] & ((!\test|state_counter.0010~q  & ((\muxSrc|Mux11~4_combout ))) # (\test|state_counter.0010~q  & (\muxSrc|Mux12~4_combout )))) # 
// (\Instr_Reg|ImmOut [0] & (((\muxSrc|Mux11~4_combout )))) ) ) ) # ( !\muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\Instr_Reg|ImmOut [0] & (\muxSrc|Mux12~4_combout )) # (\Instr_Reg|ImmOut [0] & ((!\test|state_counter.0010~q  & 
// (\muxSrc|Mux12~4_combout )) # (\test|state_counter.0010~q  & ((\muxSrc|Mux11~4_combout ))))) ) ) ) # ( \muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & ( \muxSrc|Mux11~4_combout  ) ) ) # ( !\muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & 
// ( \muxSrc|Mux12~4_combout  ) ) )

	.dataa(!\muxSrc|Mux12~4_combout ),
	.datab(!\muxSrc|Mux11~4_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\test|state_counter.0010~q ),
	.datae(!\muxDst|Mux15~4_combout ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~13 .extended_lut = "off";
defparam \logicBox|ShiftRight1~13 .lut_mask = 64'h5555333355533353;
defparam \logicBox|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N54
cyclonev_lcell_comb \logicBox|ShiftRight0~10 (
// Equation(s):
// \logicBox|ShiftRight0~10_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~11_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~10_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~13_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~12_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~11_combout ),
	.datab(!\logicBox|ShiftRight1~10_combout ),
	.datac(!\logicBox|ShiftRight1~12_combout ),
	.datad(!\logicBox|ShiftRight1~13_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~10 .extended_lut = "off";
defparam \logicBox|ShiftRight0~10 .lut_mask = 64'h0F0F00FF33335555;
defparam \logicBox|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N48
cyclonev_lcell_comb \logicBox|ShiftRight1~4 (
// Equation(s):
// \logicBox|ShiftRight1~4_combout  = ( \muxSrc|Mux5~4_combout  & ( \muxSrc|Mux6~4_combout  ) ) # ( !\muxSrc|Mux5~4_combout  & ( \muxSrc|Mux6~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & 
// ((!\test|always1~0_combout  & (!\muxDst|Mux15~4_combout )) # (\test|always1~0_combout  & ((!\Instr_Reg|ImmOut [0]))))) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\muxSrc|Mux6~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & (\muxDst|Mux15~4_combout )) # (\test|always1~0_combout  & ((\Instr_Reg|ImmOut [0]))))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~4 .extended_lut = "off";
defparam \logicBox|ShiftRight1~4 .lut_mask = 64'h00000E1FF1E0FFFF;
defparam \logicBox|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N0
cyclonev_lcell_comb \ALUcntl|mux_out[5]~47 (
// Equation(s):
// \ALUcntl|mux_out[5]~47_combout  = ( \logicBox|Add11~57_sumout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux4~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux3~4_combout )) ) ) # ( !\logicBox|Add11~57_sumout  & ( 
// \logicBox|ShiftRight1~4_combout  ) )

	.dataa(!\muxSrc|Mux3~4_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\logicBox|ShiftRight1~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~47 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~47 .lut_mask = 64'h0F0F0F0F33553355;
defparam \ALUcntl|mux_out[5]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N18
cyclonev_lcell_comb \logicBox|Selector6~6 (
// Equation(s):
// \logicBox|Selector6~6_combout  = ( \logicBox|Add11~57_sumout  & ( \immMux|mux_out[0]~1_combout  & ( (\muxSrc|Mux0~4_combout  & \Instr_Reg|ImmOut [5]) ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \immMux|mux_out[0]~1_combout  & ( \muxSrc|Mux1~4_combout  ) ) ) 
// # ( \logicBox|Add11~57_sumout  & ( !\immMux|mux_out[0]~1_combout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\immMux|mux_out[0]~1_combout  & ( \muxSrc|Mux2~4_combout  ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~6 .extended_lut = "off";
defparam \logicBox|Selector6~6 .lut_mask = 64'h00FF55550F0F1111;
defparam \logicBox|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N36
cyclonev_lcell_comb \logicBox|Selector6~19 (
// Equation(s):
// \logicBox|Selector6~19_combout  = ( \ALUcntl|mux_out[5]~47_combout  & ( \logicBox|Selector6~6_combout  & ( (\logicBox|Add11~9_sumout ) # (\logicBox|ShiftRight0~10_combout ) ) ) ) # ( !\ALUcntl|mux_out[5]~47_combout  & ( \logicBox|Selector6~6_combout  & ( 
// (!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight0~10_combout )) # (\logicBox|Add11~9_sumout  & ((\logicBox|Add11~1_sumout ))) ) ) ) # ( \ALUcntl|mux_out[5]~47_combout  & ( !\logicBox|Selector6~6_combout  & ( (!\logicBox|Add11~9_sumout  & 
// (\logicBox|ShiftRight0~10_combout )) # (\logicBox|Add11~9_sumout  & ((!\logicBox|Add11~1_sumout ))) ) ) ) # ( !\ALUcntl|mux_out[5]~47_combout  & ( !\logicBox|Selector6~6_combout  & ( (\logicBox|ShiftRight0~10_combout  & !\logicBox|Add11~9_sumout ) ) ) )

	.dataa(!\logicBox|ShiftRight0~10_combout ),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\logicBox|Add11~9_sumout ),
	.datad(gnd),
	.datae(!\ALUcntl|mux_out[5]~47_combout ),
	.dataf(!\logicBox|Selector6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~19 .extended_lut = "off";
defparam \logicBox|Selector6~19 .lut_mask = 64'h50505C5C53535F5F;
defparam \logicBox|Selector6~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N54
cyclonev_lcell_comb \logicBox|Selector6~20 (
// Equation(s):
// \logicBox|Selector6~20_combout  = ( \logicBox|Selector6~19_combout  & ( \logicBox|ShiftRight0~1_combout  & ( (\logicBox|ShiftRight0~8_combout  & (!\logicBox|Add11~5_sumout  & (!\logicBox|Add11~25_sumout  & !\logicBox|Add11~29_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~8_combout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\logicBox|Add11~25_sumout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|Selector6~19_combout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~20 .extended_lut = "off";
defparam \logicBox|Selector6~20 .lut_mask = 64'h0000000000004000;
defparam \logicBox|Selector6~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N6
cyclonev_lcell_comb \logicBox|Selector6~18 (
// Equation(s):
// \logicBox|Selector6~18_combout  = ( \logicBox|ShiftRight0~8_combout  & ( \logicBox|Add11~29_sumout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( !\logicBox|ShiftRight0~8_combout  & ( \logicBox|Add11~29_sumout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( 
// \logicBox|ShiftRight0~8_combout  & ( !\logicBox|Add11~29_sumout  & ( (\logicBox|Selector3~0_combout  & (((!\logicBox|ShiftRight0~1_combout ) # (\logicBox|Add11~25_sumout )) # (\logicBox|Add11~5_sumout ))) ) ) ) # ( !\logicBox|ShiftRight0~8_combout  & ( 
// !\logicBox|Add11~29_sumout  & ( \logicBox|Selector3~0_combout  ) ) )

	.dataa(!\logicBox|Add11~5_sumout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Add11~25_sumout ),
	.datad(!\logicBox|Selector3~0_combout ),
	.datae(!\logicBox|ShiftRight0~8_combout ),
	.dataf(!\logicBox|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~18 .extended_lut = "off";
defparam \logicBox|Selector6~18 .lut_mask = 64'h00FF00DF00FF00FF;
defparam \logicBox|Selector6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N24
cyclonev_lcell_comb \logicBox|Selector6~24 (
// Equation(s):
// \logicBox|Selector6~24_combout  = ( !\Instr_Reg|Opcode [7] & ( (\logicBox|Add1~49_sumout  & (((\Instr_Reg|ImmOut [5])))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector6~18_combout ) # 
// (\logicBox|Selector6~20_combout )))) # (\logicBox|Selector6~17_combout )) ) )

	.dataa(!\logicBox|Add1~49_sumout ),
	.datab(!\logicBox|Selector6~17_combout ),
	.datac(!\logicBox|Selector6~20_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector6~18_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~24 .extended_lut = "on";
defparam \logicBox|Selector6~24 .lut_mask = 64'h0505333F050533FF;
defparam \logicBox|Selector6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N6
cyclonev_lcell_comb \logicBox|ShiftRight3~1 (
// Equation(s):
// \logicBox|ShiftRight3~1_combout  = ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux2~4_combout )) # (\immMux|mux_out[0]~1_combout  & 
// ((\muxSrc|Mux1~4_combout ))) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~1 .extended_lut = "off";
defparam \logicBox|ShiftRight3~1 .lut_mask = 64'h5353535300FF00FF;
defparam \logicBox|ShiftRight3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N27
cyclonev_lcell_comb \logicBox|ShiftRight1~3 (
// Equation(s):
// \logicBox|ShiftRight1~3_combout  = ( \muxSrc|Mux2~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((!\immMux|mux_out[1]~2_combout ) # ((\muxSrc|Mux0~4_combout )))) # (\immMux|mux_out[0]~1_combout  & (!\immMux|mux_out[1]~2_combout  & 
// (\muxSrc|Mux1~4_combout ))) ) ) # ( !\muxSrc|Mux2~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux0~4_combout )))) # (\immMux|mux_out[0]~1_combout  & (!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux1~4_combout 
// ))) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~3 .extended_lut = "off";
defparam \logicBox|ShiftRight1~3 .lut_mask = 64'h042604268CAE8CAE;
defparam \logicBox|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N24
cyclonev_lcell_comb \ALUcntl|mux_out[5]~46 (
// Equation(s):
// \ALUcntl|mux_out[5]~46_combout  = ( \logicBox|ShiftRight1~4_combout  & ( (!\immMux|mux_out[1]~2_combout ) # ((!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux4~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux3~4_combout ))) ) ) # ( 
// !\logicBox|ShiftRight1~4_combout  & ( (\immMux|mux_out[1]~2_combout  & ((!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux4~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux3~4_combout )))) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~46 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~46 .lut_mask = 64'h01230123CDEFCDEF;
defparam \ALUcntl|mux_out[5]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N57
cyclonev_lcell_comb \logicBox|Selector6~1 (
// Equation(s):
// \logicBox|Selector6~1_combout  = ( \ALUcntl|mux_out[5]~46_combout  & ( (!\immMux|mux_out[2]~4_combout ) # ((!\Instr_Reg|ImmOut [5] & ((\logicBox|ShiftRight1~3_combout ))) # (\Instr_Reg|ImmOut [5] & (\logicBox|ShiftRight3~1_combout ))) ) ) # ( 
// !\ALUcntl|mux_out[5]~46_combout  & ( (\immMux|mux_out[2]~4_combout  & ((!\Instr_Reg|ImmOut [5] & ((\logicBox|ShiftRight1~3_combout ))) # (\Instr_Reg|ImmOut [5] & (\logicBox|ShiftRight3~1_combout )))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftRight3~1_combout ),
	.datad(!\logicBox|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~1 .extended_lut = "off";
defparam \logicBox|Selector6~1 .lut_mask = 64'h01230123CDEFCDEF;
defparam \logicBox|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N57
cyclonev_lcell_comb \logicBox|ShiftRight1~14 (
// Equation(s):
// \logicBox|ShiftRight1~14_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~11_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~10_combout  ) 
// ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~13_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~12_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~11_combout ),
	.datab(!\logicBox|ShiftRight1~10_combout ),
	.datac(!\logicBox|ShiftRight1~13_combout ),
	.datad(!\logicBox|ShiftRight1~12_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~14 .extended_lut = "off";
defparam \logicBox|ShiftRight1~14 .lut_mask = 64'h00FF0F0F33335555;
defparam \logicBox|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N30
cyclonev_lcell_comb \logicBox|Selector6~28 (
// Equation(s):
// \logicBox|Selector6~28_combout  = ( !\immMux|mux_out[3]~3_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~10_combout  & ((!\logicBox|ShiftRight1~0_combout )))) # (\Instr_Reg|ImmOut [4] & 
// (((\logicBox|ShiftRight1~14_combout )))))) ) ) # ( \immMux|mux_out[3]~3_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~10_combout  & ((!\logicBox|ShiftRight1~0_combout )))) # (\Instr_Reg|ImmOut [4] & 
// (((\logicBox|Selector6~1_combout )))))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|ShiftLeft0~10_combout ),
	.datac(!\logicBox|Selector6~1_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(!\logicBox|ShiftRight1~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~28 .extended_lut = "on";
defparam \logicBox|Selector6~28 .lut_mask = 64'h0027002700050005;
defparam \logicBox|Selector6~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N12
cyclonev_lcell_comb \logicBox|Selector6~21 (
// Equation(s):
// \logicBox|Selector6~21_combout  = ( !\logicBox|Selector6~28_combout  & ( ((!\Instr_Reg|ImmOut [5] & ((!\muxSrc|Mux14~4_combout ) # (!\immMux|mux_out[1]~2_combout ))) # (\Instr_Reg|ImmOut [5] & (!\muxSrc|Mux14~4_combout  $ (\immMux|mux_out[1]~2_combout 
// )))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~21 .extended_lut = "off";
defparam \logicBox|Selector6~21 .lut_mask = 64'hFDD7FDD700000000;
defparam \logicBox|Selector6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N3
cyclonev_lcell_comb \logicBox|Selector6~16 (
// Equation(s):
// \logicBox|Selector6~16_combout  = ( \immMux|mux_out[1]~2_combout  & ( !\logicBox|Selector6~28_combout  & ( !\logicBox|Selector4~0_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\logicBox|Selector6~28_combout  & ( (!\muxSrc|Mux14~4_combout ) # 
// (!\logicBox|Selector4~0_combout ) ) ) )

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Selector4~0_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\logicBox|Selector6~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~16 .extended_lut = "off";
defparam \logicBox|Selector6~16 .lut_mask = 64'hFAFAF0F000000000;
defparam \logicBox|Selector6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N6
cyclonev_lcell_comb \logicBox|Selector6~22 (
// Equation(s):
// \logicBox|Selector6~22_combout  = ( \logicBox|Add2~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~49_sumout ) # (\Instr_Reg|ImmOut [5]))) ) ) # ( !\logicBox|Add2~45_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\logicBox|Add1~49_sumout  & 
// !\Instr_Reg|Opcode [7])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Add1~49_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~22 .extended_lut = "off";
defparam \logicBox|Selector6~22 .lut_mask = 64'h0C000C003F003F00;
defparam \logicBox|Selector6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N42
cyclonev_lcell_comb \logicBox|Selector14~0 (
// Equation(s):
// \logicBox|Selector14~0_combout  = ( \logicBox|Selector6~16_combout  & ( \logicBox|Selector6~22_combout  & ( (!\Instr_Reg|ImmOut [6] & (((\Instr_Reg|ImmOut [4] & !\logicBox|Selector6~21_combout )))) # (\Instr_Reg|ImmOut [6] & (((\Instr_Reg|ImmOut [4])) # 
// (\logicBox|Selector6~24_combout ))) ) ) ) # ( !\logicBox|Selector6~16_combout  & ( \logicBox|Selector6~22_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4]) # (!\logicBox|Selector6~21_combout )))) # (\Instr_Reg|ImmOut [6] & 
// (((\Instr_Reg|ImmOut [4])) # (\logicBox|Selector6~24_combout ))) ) ) ) # ( \logicBox|Selector6~16_combout  & ( !\logicBox|Selector6~22_combout  & ( (!\Instr_Reg|ImmOut [6] & (((\Instr_Reg|ImmOut [4] & !\logicBox|Selector6~21_combout )))) # 
// (\Instr_Reg|ImmOut [6] & (\logicBox|Selector6~24_combout  & (!\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|Selector6~16_combout  & ( !\logicBox|Selector6~22_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4]) # 
// (!\logicBox|Selector6~21_combout )))) # (\Instr_Reg|ImmOut [6] & (\logicBox|Selector6~24_combout  & (!\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\logicBox|Selector6~24_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Selector6~21_combout ),
	.datae(!\logicBox|Selector6~16_combout ),
	.dataf(!\logicBox|Selector6~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~0 .extended_lut = "off";
defparam \logicBox|Selector14~0 .lut_mask = 64'hDCD01C10DFD31F13;
defparam \logicBox|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N30
cyclonev_lcell_comb \ALUcntl|mux_out[1]~122 (
// Equation(s):
// \ALUcntl|mux_out[1]~122_combout  = ( \logicBox|Selector14~0_combout  & ( \ALUcntl|mux_out[1]~121_combout  & ( (\logicBox|Selector7~0_combout ) # (\Instr_Reg|Opcode [4]) ) ) ) # ( !\logicBox|Selector14~0_combout  & ( \ALUcntl|mux_out[1]~121_combout  & ( 
// \Instr_Reg|Opcode [4] ) ) ) # ( \logicBox|Selector14~0_combout  & ( !\ALUcntl|mux_out[1]~121_combout  & ( (!\Instr_Reg|Opcode [4] & \logicBox|Selector7~0_combout ) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(gnd),
	.datac(!\logicBox|Selector7~0_combout ),
	.datad(gnd),
	.datae(!\logicBox|Selector14~0_combout ),
	.dataf(!\ALUcntl|mux_out[1]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[1]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[1]~122 .extended_lut = "off";
defparam \ALUcntl|mux_out[1]~122 .lut_mask = 64'h00000A0A55555F5F;
defparam \ALUcntl|mux_out[1]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N48
cyclonev_lcell_comb \ALUcntl|mux_out[1]~99 (
// Equation(s):
// \ALUcntl|mux_out[1]~99_combout  = ( \logicBox|Selector14~1_combout  & ( \ALUcntl|mux_out[1]~122_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[1]~121_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~13_combout )) ) ) ) # ( !\logicBox|Selector14~1_combout  & ( \ALUcntl|mux_out[1]~122_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[1]~121_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~13_combout )) ) ) ) # ( \logicBox|Selector14~1_combout  & ( !\ALUcntl|mux_out[1]~122_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[1]~121_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~13_combout )) ) ) ) # ( 
// !\logicBox|Selector14~1_combout  & ( !\ALUcntl|mux_out[1]~122_combout  & ( (!\test|state_counter.0101~q  & (((\ALUcntl|mux_out[1]~121_combout  & \Instr_Reg|Opcode [5])))) # (\test|state_counter.0101~q  & (\memory|ram~13_combout )) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\memory|ram~13_combout ),
	.datac(!\ALUcntl|mux_out[1]~121_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector14~1_combout ),
	.dataf(!\ALUcntl|mux_out[1]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[1]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[1]~99 .extended_lut = "off";
defparam \ALUcntl|mux_out[1]~99 .lut_mask = 64'h111B1B1BBB1BBB1B;
defparam \ALUcntl|mux_out[1]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \registers|r[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][1] .is_wysiwyg = "true";
defparam \registers|r[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N38
dffeas \registers|r[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][1] .is_wysiwyg = "true";
defparam \registers|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N11
dffeas \registers|r[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][1] .is_wysiwyg = "true";
defparam \registers|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N47
dffeas \registers|r[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][1] .is_wysiwyg = "true";
defparam \registers|r[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N57
cyclonev_lcell_comb \muxDst|Mux14~0 (
// Equation(s):
// \muxDst|Mux14~0_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[12][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[8][1]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & 
// ( \registers|r[4][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[0][1]~q  ) ) )

	.dataa(!\registers|r[12][1]~q ),
	.datab(!\registers|r[0][1]~q ),
	.datac(!\registers|r[4][1]~q ),
	.datad(!\registers|r[8][1]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~0 .extended_lut = "off";
defparam \muxDst|Mux14~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxDst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N24
cyclonev_lcell_comb \registers|r[15][1]~feeder (
// Equation(s):
// \registers|r[15][1]~feeder_combout  = ( \ALUcntl|mux_out[1]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[1]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[15][1]~feeder .extended_lut = "off";
defparam \registers|r[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N26
dffeas \registers|r[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][1] .is_wysiwyg = "true";
defparam \registers|r[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N44
dffeas \registers|r[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][1] .is_wysiwyg = "true";
defparam \registers|r[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N41
dffeas \registers|r[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][1] .is_wysiwyg = "true";
defparam \registers|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N38
dffeas \registers|r[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][1] .is_wysiwyg = "true";
defparam \registers|r[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N39
cyclonev_lcell_comb \muxDst|Mux14~3 (
// Equation(s):
// \muxDst|Mux14~3_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[15][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[7][1]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[11][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[3][1]~q  ) ) )

	.dataa(!\registers|r[15][1]~q ),
	.datab(!\registers|r[7][1]~q ),
	.datac(!\registers|r[3][1]~q ),
	.datad(!\registers|r[11][1]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~3 .extended_lut = "off";
defparam \muxDst|Mux14~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxDst|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N50
dffeas \registers|r[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][1] .is_wysiwyg = "true";
defparam \registers|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N44
dffeas \registers|r[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][1] .is_wysiwyg = "true";
defparam \registers|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N27
cyclonev_lcell_comb \registers|r[9][1]~feeder (
// Equation(s):
// \registers|r[9][1]~feeder_combout  = ( \ALUcntl|mux_out[1]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[1]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][1]~feeder .extended_lut = "off";
defparam \registers|r[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N28
dffeas \registers|r[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][1] .is_wysiwyg = "true";
defparam \registers|r[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N15
cyclonev_lcell_comb \registers|r[13][1]~feeder (
// Equation(s):
// \registers|r[13][1]~feeder_combout  = ( \ALUcntl|mux_out[1]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[1]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][1]~feeder .extended_lut = "off";
defparam \registers|r[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N17
dffeas \registers|r[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][1] .is_wysiwyg = "true";
defparam \registers|r[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N51
cyclonev_lcell_comb \muxDst|Mux14~1 (
// Equation(s):
// \muxDst|Mux14~1_combout  = ( \registers|r[13][1]~q  & ( \Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2]) # (\registers|r[9][1]~q ) ) ) ) # ( !\registers|r[13][1]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[9][1]~q  & !\Instr_Reg|RdstOut [2]) ) ) ) 
// # ( \registers|r[13][1]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[1][1]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][1]~q )) ) ) ) # ( !\registers|r[13][1]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut 
// [2] & ((\registers|r[1][1]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][1]~q )) ) ) )

	.dataa(!\registers|r[5][1]~q ),
	.datab(!\registers|r[1][1]~q ),
	.datac(!\registers|r[9][1]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[13][1]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~1 .extended_lut = "off";
defparam \muxDst|Mux14~1 .lut_mask = 64'h335533550F000FFF;
defparam \muxDst|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N32
dffeas \registers|r[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][1] .is_wysiwyg = "true";
defparam \registers|r[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N14
dffeas \registers|r[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][1] .is_wysiwyg = "true";
defparam \registers|r[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N47
dffeas \registers|r[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][1] .is_wysiwyg = "true";
defparam \registers|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N23
dffeas \registers|r[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][1] .is_wysiwyg = "true";
defparam \registers|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N15
cyclonev_lcell_comb \muxDst|Mux14~2 (
// Equation(s):
// \muxDst|Mux14~2_combout  = ( \registers|r[6][1]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[14][1]~q ) ) ) ) # ( !\registers|r[6][1]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[14][1]~q  & \Instr_Reg|RdstOut [3]) ) ) ) 
// # ( \registers|r[6][1]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[2][1]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[10][1]~q )) ) ) ) # ( !\registers|r[6][1]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] 
// & ((\registers|r[2][1]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[10][1]~q )) ) ) )

	.dataa(!\registers|r[14][1]~q ),
	.datab(!\registers|r[10][1]~q ),
	.datac(!\registers|r[2][1]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[6][1]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~2 .extended_lut = "off";
defparam \muxDst|Mux14~2 .lut_mask = 64'h0F330F330055FF55;
defparam \muxDst|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N0
cyclonev_lcell_comb \muxDst|Mux14~4 (
// Equation(s):
// \muxDst|Mux14~4_combout  = ( \muxDst|Mux14~1_combout  & ( \muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\muxDst|Mux14~0_combout ))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\muxDst|Mux14~3_combout 
// )))) ) ) ) # ( !\muxDst|Mux14~1_combout  & ( \muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\muxDst|Mux14~0_combout ))) # (\Instr_Reg|RdstOut [0] & (((\muxDst|Mux14~3_combout  & \Instr_Reg|RdstOut [1])))) ) ) ) # ( 
// \muxDst|Mux14~1_combout  & ( !\muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (\muxDst|Mux14~0_combout  & ((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\muxDst|Mux14~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux14~1_combout  & ( !\muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (\muxDst|Mux14~0_combout  & ((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((\muxDst|Mux14~3_combout  & \Instr_Reg|RdstOut [1])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\muxDst|Mux14~0_combout ),
	.datac(!\muxDst|Mux14~3_combout ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\muxDst|Mux14~1_combout ),
	.dataf(!\muxDst|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~4 .extended_lut = "off";
defparam \muxDst|Mux14~4 .lut_mask = 64'h2205770522AF77AF;
defparam \muxDst|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \logicBox|Add3~57 (
// Equation(s):
// \logicBox|Add3~57_sumout  = SUM(( \muxSrc|Mux13~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add3~54  ))
// \logicBox|Add3~58  = CARRY(( \muxSrc|Mux13~4_combout  ) + ( (!\test|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\test|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add3~54  ))

	.dataa(!\test|always1~0_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~57_sumout ),
	.cout(\logicBox|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~57 .extended_lut = "off";
defparam \logicBox|Add3~57 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \logicBox|Selector12~4 (
// Equation(s):
// \logicBox|Selector12~4_combout  = ( \logicBox|Add4~61_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]) # (\logicBox|C~16_combout ))) ) ) # ( !\logicBox|Add4~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|C~16_combout  & 
// !\Instr_Reg|Opcode [6])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|C~16_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~4 .extended_lut = "off";
defparam \logicBox|Selector12~4 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \logicBox|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \logicBox|Selector12~3 (
// Equation(s):
// \logicBox|Selector12~3_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[3]~3_combout ) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (\muxSrc|Mux12~4_combout  & (\immMux|mux_out[3]~3_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~61_sumout )))) ) ) ) # ( \Instr_Reg|Opcode [6] & ( !\logicBox|Add3~61_sumout  & ( (\Instr_Reg|Opcode [7] & \immMux|mux_out[3]~3_combout ) ) ) ) # ( 
// !\Instr_Reg|Opcode [6] & ( !\logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux12~4_combout  & (\immMux|mux_out[3]~3_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~61_sumout )))) ) ) )

	.dataa(!\muxSrc|Mux12~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\logicBox|Add6~61_sumout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~3 .extended_lut = "off";
defparam \logicBox|Selector12~3 .lut_mask = 64'h043703030437CFCF;
defparam \logicBox|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N54
cyclonev_lcell_comb \logicBox|Selector12~2 (
// Equation(s):
// \logicBox|Selector12~2_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add10~61_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add0~61_sumout ) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|Add10~61_sumout  & ( ((\muxSrc|Mux12~4_combout ) # 
// (\Instr_Reg|Opcode [7])) # (\immMux|mux_out[3]~3_combout ) ) ) ) # ( \Instr_Reg|Opcode [6] & ( !\logicBox|Add10~61_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add0~61_sumout ) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( !\logicBox|Add10~61_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux12~4_combout ) # (\immMux|mux_out[3]~3_combout ))) ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Add0~61_sumout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add10~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~2 .extended_lut = "off";
defparam \logicBox|Selector12~2 .lut_mask = 64'h44CC0C0C77FF0C0C;
defparam \logicBox|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N57
cyclonev_lcell_comb \logicBox|Selector4~15 (
// Equation(s):
// \logicBox|Selector4~15_combout  = ( \muxSrc|Mux0~4_combout  & ( (\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[1]~2_combout  & !\immMux|mux_out[0]~1_combout )) # (\Instr_Reg|ImmOut [5]))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~15 .extended_lut = "off";
defparam \logicBox|Selector4~15 .lut_mask = 64'h0000000000D500D5;
defparam \logicBox|Selector4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N42
cyclonev_lcell_comb \logicBox|ShiftRight1~17 (
// Equation(s):
// \logicBox|ShiftRight1~17_combout  = ( \logicBox|ShiftRight1~11_combout  & ( \logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\immMux|mux_out[1]~2_combout ) # (\logicBox|ShiftRight1~13_combout )))) # (\immMux|mux_out[2]~4_combout  
// & (((!\immMux|mux_out[1]~2_combout )) # (\logicBox|ShiftRight1~4_combout ))) ) ) ) # ( !\logicBox|ShiftRight1~11_combout  & ( \logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\immMux|mux_out[1]~2_combout ) # 
// (\logicBox|ShiftRight1~13_combout )))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight1~4_combout  & ((\immMux|mux_out[1]~2_combout )))) ) ) ) # ( \logicBox|ShiftRight1~11_combout  & ( !\logicBox|ShiftRight1~10_combout  & ( 
// (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftRight1~13_combout  & !\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[1]~2_combout )) # (\logicBox|ShiftRight1~4_combout ))) ) ) ) # ( 
// !\logicBox|ShiftRight1~11_combout  & ( !\logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftRight1~13_combout  & !\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight1~4_combout  
// & ((\immMux|mux_out[1]~2_combout )))) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\logicBox|ShiftRight1~4_combout ),
	.datac(!\logicBox|ShiftRight1~13_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\logicBox|ShiftRight1~11_combout ),
	.dataf(!\logicBox|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~17 .extended_lut = "off";
defparam \logicBox|ShiftRight1~17 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \logicBox|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N24
cyclonev_lcell_comb \logicBox|Selector4~16 (
// Equation(s):
// \logicBox|Selector4~16_combout  = ( \logicBox|ShiftRight1~17_combout  & ( (\immMux|mux_out[3]~3_combout  & (!\logicBox|Selector4~15_combout  & ((!\logicBox|ShiftRight3~3_combout ) # (\immMux|mux_out[2]~4_combout )))) ) ) # ( 
// !\logicBox|ShiftRight1~17_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((!\logicBox|Selector4~15_combout  & ((!\logicBox|ShiftRight3~3_combout ) # (\immMux|mux_out[2]~4_combout )))) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\logicBox|Selector4~15_combout ),
	.datac(!\logicBox|ShiftRight3~3_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~16 .extended_lut = "off";
defparam \logicBox|Selector4~16 .lut_mask = 64'hEAEEEAEE40444044;
defparam \logicBox|Selector4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \logicBox|Selector4~17 (
// Equation(s):
// \logicBox|Selector4~17_combout  = ( \logicBox|ShiftLeft0~17_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|ShiftRight1~0_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector4~16_combout ))))) ) ) # ( 
// !\logicBox|ShiftLeft0~17_combout  & ( (\Instr_Reg|Opcode [7] & (!\logicBox|Selector4~16_combout  & \Instr_Reg|ImmOut [4])) ) )

	.dataa(!\logicBox|ShiftRight1~0_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector4~16_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~17 .extended_lut = "off";
defparam \logicBox|Selector4~17 .lut_mask = 64'h0030003022302230;
defparam \logicBox|Selector4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N30
cyclonev_lcell_comb \logicBox|Selector4~22 (
// Equation(s):
// \logicBox|Selector4~22_combout  = ( !\logicBox|Selector4~17_combout  & ( ((!\muxSrc|Mux12~4_combout  & ((!\immMux|mux_out[3]~3_combout ) # (!\Instr_Reg|ImmOut [5]))) # (\muxSrc|Mux12~4_combout  & (!\immMux|mux_out[3]~3_combout  $ (\Instr_Reg|ImmOut 
// [5])))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~22 .extended_lut = "off";
defparam \logicBox|Selector4~22 .lut_mask = 64'hFDD7FDD700000000;
defparam \logicBox|Selector4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \logicBox|Selector4~18 (
// Equation(s):
// \logicBox|Selector4~18_combout  = ( !\logicBox|Selector4~17_combout  & ( (!\logicBox|Selector4~0_combout ) # ((!\muxSrc|Mux12~4_combout  & !\immMux|mux_out[3]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\logicBox|Selector4~0_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~18 .extended_lut = "off";
defparam \logicBox|Selector4~18 .lut_mask = 64'hFCF0FCF000000000;
defparam \logicBox|Selector4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N0
cyclonev_lcell_comb \logicBox|Selector4~19 (
// Equation(s):
// \logicBox|Selector4~19_combout  = ( \logicBox|Selector6~0_combout  & ( (\logicBox|ShiftLeft0~17_combout  & !\logicBox|ShiftRight1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\logicBox|ShiftLeft0~17_combout ),
	.datac(!\logicBox|ShiftRight1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~19 .extended_lut = "off";
defparam \logicBox|Selector4~19 .lut_mask = 64'h0000000030303030;
defparam \logicBox|Selector4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N18
cyclonev_lcell_comb \logicBox|ShiftRight0~12 (
// Equation(s):
// \logicBox|ShiftRight0~12_combout  = ( \logicBox|ShiftRight1~11_combout  & ( \logicBox|Add11~57_sumout  & ( (!\logicBox|Add11~1_sumout  & ((\logicBox|ShiftRight1~10_combout ))) # (\logicBox|Add11~1_sumout  & (\logicBox|ShiftRight1~4_combout )) ) ) ) # ( 
// !\logicBox|ShiftRight1~11_combout  & ( \logicBox|Add11~57_sumout  & ( (!\logicBox|Add11~1_sumout  & ((\logicBox|ShiftRight1~10_combout ))) # (\logicBox|Add11~1_sumout  & (\logicBox|ShiftRight1~4_combout )) ) ) ) # ( \logicBox|ShiftRight1~11_combout  & ( 
// !\logicBox|Add11~57_sumout  & ( (\logicBox|Add11~1_sumout ) # (\logicBox|ShiftRight1~13_combout ) ) ) ) # ( !\logicBox|ShiftRight1~11_combout  & ( !\logicBox|Add11~57_sumout  & ( (\logicBox|ShiftRight1~13_combout  & !\logicBox|Add11~1_sumout ) ) ) )

	.dataa(!\logicBox|ShiftRight1~13_combout ),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\logicBox|ShiftRight1~4_combout ),
	.datad(!\logicBox|ShiftRight1~10_combout ),
	.datae(!\logicBox|ShiftRight1~11_combout ),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~12 .extended_lut = "off";
defparam \logicBox|ShiftRight0~12 .lut_mask = 64'h4444777703CF03CF;
defparam \logicBox|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N36
cyclonev_lcell_comb \logicBox|Selector4~20 (
// Equation(s):
// \logicBox|Selector4~20_combout  = ( \logicBox|Add11~9_sumout  & ( (!\logicBox|Add11~1_sumout  & (\logicBox|ShiftRight2~4_combout )) # (\logicBox|Add11~1_sumout  & ((\logicBox|Selector4~5_combout ))) ) ) # ( !\logicBox|Add11~9_sumout  & ( 
// \logicBox|ShiftRight0~12_combout  ) )

	.dataa(!\logicBox|ShiftRight0~12_combout ),
	.datab(!\logicBox|ShiftRight2~4_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|Selector4~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~20 .extended_lut = "off";
defparam \logicBox|Selector4~20 .lut_mask = 64'h55555555303F303F;
defparam \logicBox|Selector4~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N0
cyclonev_lcell_comb \logicBox|Selector4~21 (
// Equation(s):
// \logicBox|Selector4~21_combout  = ( \logicBox|ShiftRight0~8_combout  & ( \logicBox|Selector4~20_combout  & ( (\logicBox|ShiftRight0~1_combout  & (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~29_sumout  & !\logicBox|Add11~5_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~1_combout ),
	.datab(!\logicBox|Add11~25_sumout ),
	.datac(!\logicBox|Add11~29_sumout ),
	.datad(!\logicBox|Add11~5_sumout ),
	.datae(!\logicBox|ShiftRight0~8_combout ),
	.dataf(!\logicBox|Selector4~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~21 .extended_lut = "off";
defparam \logicBox|Selector4~21 .lut_mask = 64'h0000000000004000;
defparam \logicBox|Selector4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N12
cyclonev_lcell_comb \ALUcntl|mux_out[5]~53 (
// Equation(s):
// \ALUcntl|mux_out[5]~53_combout  = (\logicBox|Add11~9_sumout  & \logicBox|Add11~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~9_sumout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~53 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~53 .lut_mask = 64'h000F000F000F000F;
defparam \ALUcntl|mux_out[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \logicBox|Selector3~19 (
// Equation(s):
// \logicBox|Selector3~19_combout  = ( \logicBox|Add11~29_sumout  & ( \logicBox|ShiftRight0~7_combout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( !\logicBox|Add11~29_sumout  & ( \logicBox|ShiftRight0~7_combout  & ( (\logicBox|Selector3~0_combout  & 
// (((!\logicBox|ShiftRight0~1_combout ) # (\ALUcntl|mux_out[5]~53_combout )) # (\logicBox|Add11~5_sumout ))) ) ) ) # ( \logicBox|Add11~29_sumout  & ( !\logicBox|ShiftRight0~7_combout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( !\logicBox|Add11~29_sumout  
// & ( !\logicBox|ShiftRight0~7_combout  & ( \logicBox|Selector3~0_combout  ) ) )

	.dataa(!\logicBox|Add11~5_sumout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\ALUcntl|mux_out[5]~53_combout ),
	.datad(!\logicBox|Selector3~0_combout ),
	.datae(!\logicBox|Add11~29_sumout ),
	.dataf(!\logicBox|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~19 .extended_lut = "off";
defparam \logicBox|Selector3~19 .lut_mask = 64'h00FF00FF00DF00FF;
defparam \logicBox|Selector3~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N42
cyclonev_lcell_comb \logicBox|Selector4~24 (
// Equation(s):
// \logicBox|Selector4~24_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\Instr_Reg|ImmOut [5] & (\logicBox|Add1~57_sumout )))) ) ) # ( \Instr_Reg|Opcode [7] & ( ((\immMux|mux_out[15]~5_combout  & (((\logicBox|Selector3~19_combout )) # 
// (\logicBox|Selector4~21_combout )))) # (\logicBox|Selector4~19_combout ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|Selector4~19_combout ),
	.datac(!\logicBox|Selector4~21_combout ),
	.datad(!\logicBox|Add1~57_sumout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector3~19_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~24 .extended_lut = "on";
defparam \logicBox|Selector4~24 .lut_mask = 64'h000F3737000F7777;
defparam \logicBox|Selector4~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N27
cyclonev_lcell_comb \logicBox|Selector12~6 (
// Equation(s):
// \logicBox|Selector12~6_combout  = ( \logicBox|Selector4~18_combout  & ( \logicBox|Selector4~24_combout  & ( (!\Instr_Reg|ImmOut [4] & ((\Instr_Reg|ImmOut [6]))) # (\Instr_Reg|ImmOut [4] & (!\logicBox|Selector4~22_combout  & !\Instr_Reg|ImmOut [6])) ) ) ) 
// # ( !\logicBox|Selector4~18_combout  & ( \logicBox|Selector4~24_combout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\logicBox|Selector4~22_combout  & !\Instr_Reg|ImmOut [6])) ) ) ) # ( \logicBox|Selector4~18_combout  & ( !\logicBox|Selector4~24_combout  & ( 
// (\Instr_Reg|ImmOut [4] & (!\logicBox|Selector4~22_combout  & !\Instr_Reg|ImmOut [6])) ) ) ) # ( !\logicBox|Selector4~18_combout  & ( !\logicBox|Selector4~24_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4]) # 
// (!\logicBox|Selector4~22_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Selector4~22_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(gnd),
	.datae(!\logicBox|Selector4~18_combout ),
	.dataf(!\logicBox|Selector4~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~6 .extended_lut = "off";
defparam \logicBox|Selector12~6 .lut_mask = 64'hE0E04040EAEA4A4A;
defparam \logicBox|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N54
cyclonev_lcell_comb \logicBox|Selector12~0 (
// Equation(s):
// \logicBox|Selector12~0_combout  = ( \immMux|mux_out[3]~3_combout  & ( \logicBox|Add8~61_sumout  & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & ((\Instr_Reg|ImmOut [5])))) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & 
// ((\logicBox|Add5~61_sumout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( \logicBox|Add8~61_sumout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & ((\Instr_Reg|ImmOut [5]))) # (\Instr_Reg|ImmOut [4] & 
// (\logicBox|Add5~61_sumout  & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\logicBox|Add8~61_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & ((\logicBox|Add5~61_sumout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( 
// !\immMux|mux_out[3]~3_combout  & ( !\logicBox|Add8~61_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & (\logicBox|Add5~61_sumout  & !\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Add5~61_sumout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|Add8~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~0 .extended_lut = "off";
defparam \logicBox|Selector12~0 .lut_mask = 64'h0400150004881588;
defparam \logicBox|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N6
cyclonev_lcell_comb \logicBox|Selector12~7 (
// Equation(s):
// \logicBox|Selector12~7_combout  = ( \logicBox|Selector12~6_combout  & ( \logicBox|Selector12~0_combout  & ( (!\logicBox|Selector3~10_combout  & (!\logicBox|Selector7~0_combout  & ((!\logicBox|Selector3~9_combout ) # (!\immMux|mux_out[3]~3_combout )))) ) ) 
// ) # ( !\logicBox|Selector12~6_combout  & ( \logicBox|Selector12~0_combout  & ( (!\logicBox|Selector3~10_combout  & ((!\logicBox|Selector3~9_combout ) # (!\immMux|mux_out[3]~3_combout ))) ) ) ) # ( \logicBox|Selector12~6_combout  & ( 
// !\logicBox|Selector12~0_combout  & ( (!\logicBox|Selector7~0_combout  & ((!\logicBox|Selector3~9_combout ) # (!\immMux|mux_out[3]~3_combout ))) ) ) ) # ( !\logicBox|Selector12~6_combout  & ( !\logicBox|Selector12~0_combout  & ( 
// (!\logicBox|Selector3~9_combout ) # (!\immMux|mux_out[3]~3_combout ) ) ) )

	.dataa(!\logicBox|Selector3~9_combout ),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\logicBox|Selector7~0_combout ),
	.datae(!\logicBox|Selector12~6_combout ),
	.dataf(!\logicBox|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~7 .extended_lut = "off";
defparam \logicBox|Selector12~7 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \logicBox|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N48
cyclonev_lcell_comb \logicBox|Selector12~8 (
// Equation(s):
// \logicBox|Selector12~8_combout  = ( \logicBox|Selector12~6_combout  & ( \logicBox|Selector12~7_combout  & ( (\logicBox|Selector7~0_combout  & (((\logicBox|Add1~57_sumout ) # (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]))) ) ) ) # ( 
// !\logicBox|Selector12~6_combout  & ( \logicBox|Selector12~7_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Selector7~0_combout  & ((\logicBox|Add1~57_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) ) # ( \logicBox|Selector12~6_combout  & ( 
// !\logicBox|Selector12~7_combout  & ( (!\Instr_Reg|Opcode [7]) # (\logicBox|Selector7~0_combout ) ) ) ) # ( !\logicBox|Selector12~6_combout  & ( !\logicBox|Selector12~7_combout  & ( !\Instr_Reg|Opcode [7] ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add1~57_sumout ),
	.datae(!\logicBox|Selector12~6_combout ),
	.dataf(!\logicBox|Selector12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~8 .extended_lut = "off";
defparam \logicBox|Selector12~8 .lut_mask = 64'hAAAABBBB02221333;
defparam \logicBox|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N18
cyclonev_lcell_comb \logicBox|Selector12~1 (
// Equation(s):
// \logicBox|Selector12~1_combout  = ( \logicBox|Selector12~7_combout  & ( \logicBox|Selector12~8_combout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|Add2~53_sumout )))) ) ) ) # ( 
// !\logicBox|Selector12~7_combout  & ( \logicBox|Selector12~8_combout  ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Add2~53_sumout ),
	.datae(!\logicBox|Selector12~7_combout ),
	.dataf(!\logicBox|Selector12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~1 .extended_lut = "off";
defparam \logicBox|Selector12~1 .lut_mask = 64'h00000000FFFF0203;
defparam \logicBox|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N12
cyclonev_lcell_comb \logicBox|Selector12~5 (
// Equation(s):
// \logicBox|Selector12~5_combout  = ( \logicBox|Selector12~2_combout  & ( \logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector12~3_combout ))) # (\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector12~4_combout ))) ) ) ) # ( !\logicBox|Selector12~2_combout  & ( \logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # (\logicBox|Selector12~3_combout )))) # (\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector12~4_combout  & ((\Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector12~2_combout  & ( !\logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((\logicBox|Selector12~3_combout  & \Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode 
// [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector12~4_combout ))) ) ) ) # ( !\logicBox|Selector12~2_combout  & ( !\logicBox|Selector12~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector12~3_combout ))) # 
// (\Instr_Reg|Opcode [5] & (\logicBox|Selector12~4_combout )))) ) ) )

	.dataa(!\logicBox|Selector12~4_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\logicBox|Selector12~3_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector12~2_combout ),
	.dataf(!\logicBox|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~5 .extended_lut = "off";
defparam \logicBox|Selector12~5 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \logicBox|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \ALUcntl|mux_out[3]~101 (
// Equation(s):
// \ALUcntl|mux_out[3]~101_combout  = ( \logicBox|Selector12~5_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~15_combout ) ) ) # ( !\logicBox|Selector12~5_combout  & ( (\test|state_counter.0101~q  & \memory|ram~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|state_counter.0101~q ),
	.datad(!\memory|ram~15_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[3]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[3]~101 .extended_lut = "off";
defparam \ALUcntl|mux_out[3]~101 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALUcntl|mux_out[3]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N56
dffeas \registers|r[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[3]~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][3] .is_wysiwyg = "true";
defparam \registers|r[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N51
cyclonev_lcell_comb \muxSrc|Mux12~2 (
// Equation(s):
// \muxSrc|Mux12~2_combout  = ( \registers|r[2][3]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[6][3]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[14][3]~q ))) ) ) ) # ( !\registers|r[2][3]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[6][3]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[14][3]~q ))) ) ) ) # ( \registers|r[2][3]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[10][3]~q ) ) ) ) # ( 
// !\registers|r[2][3]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3] & \registers|r[10][3]~q ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[10][3]~q ),
	.datac(!\registers|r[6][3]~q ),
	.datad(!\registers|r[14][3]~q ),
	.datae(!\registers|r[2][3]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~2 .extended_lut = "off";
defparam \muxSrc|Mux12~2 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \muxSrc|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N33
cyclonev_lcell_comb \muxSrc|Mux12~3 (
// Equation(s):
// \muxSrc|Mux12~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[15][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[11][3]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[7][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[3][3]~q  ) ) )

	.dataa(!\registers|r[3][3]~q ),
	.datab(!\registers|r[15][3]~q ),
	.datac(!\registers|r[11][3]~q ),
	.datad(!\registers|r[7][3]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~3 .extended_lut = "off";
defparam \muxSrc|Mux12~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \muxSrc|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N21
cyclonev_lcell_comb \muxSrc|Mux12~0 (
// Equation(s):
// \muxSrc|Mux12~0_combout  = ( \registers|r[8][3]~q  & ( \registers|r[12][3]~q  & ( ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][3]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][3]~q )))) # (\Instr_Reg|RsrcOut [3]) ) ) ) # ( !\registers|r[8][3]~q  & ( 
// \registers|r[12][3]~q  & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[0][3]~q  & ((!\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3]) # (\registers|r[4][3]~q )))) ) ) ) # ( \registers|r[8][3]~q  & ( !\registers|r[12][3]~q  & 
// ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3])) # (\registers|r[0][3]~q ))) # (\Instr_Reg|RsrcOut [2] & (((\registers|r[4][3]~q  & !\Instr_Reg|RsrcOut [3])))) ) ) ) # ( !\registers|r[8][3]~q  & ( !\registers|r[12][3]~q  & ( (!\Instr_Reg|RsrcOut 
// [3] & ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][3]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][3]~q ))))) ) ) )

	.dataa(!\registers|r[0][3]~q ),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[4][3]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[8][3]~q ),
	.dataf(!\registers|r[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~0 .extended_lut = "off";
defparam \muxSrc|Mux12~0 .lut_mask = 64'h470047CC473347FF;
defparam \muxSrc|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N9
cyclonev_lcell_comb \muxSrc|Mux12~1 (
// Equation(s):
// \muxSrc|Mux12~1_combout  = ( \registers|r[1][3]~q  & ( \registers|r[13][3]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2]) # ((\registers|r[5][3]~q )))) # (\Instr_Reg|RsrcOut [3] & (((\registers|r[9][3]~q )) # (\Instr_Reg|RsrcOut [2]))) ) ) ) 
// # ( !\registers|r[1][3]~q  & ( \registers|r[13][3]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\Instr_Reg|RsrcOut [2] & (\registers|r[5][3]~q ))) # (\Instr_Reg|RsrcOut [3] & (((\registers|r[9][3]~q )) # (\Instr_Reg|RsrcOut [2]))) ) ) ) # ( \registers|r[1][3]~q  & 
// ( !\registers|r[13][3]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2]) # ((\registers|r[5][3]~q )))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & ((\registers|r[9][3]~q )))) ) ) ) # ( !\registers|r[1][3]~q  & ( 
// !\registers|r[13][3]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\Instr_Reg|RsrcOut [2] & (\registers|r[5][3]~q ))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & ((\registers|r[9][3]~q )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[5][3]~q ),
	.datad(!\registers|r[9][3]~q ),
	.datae(!\registers|r[1][3]~q ),
	.dataf(!\registers|r[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~1 .extended_lut = "off";
defparam \muxSrc|Mux12~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \muxSrc|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N6
cyclonev_lcell_comb \muxSrc|Mux12~4 (
// Equation(s):
// \muxSrc|Mux12~4_combout  = ( \muxSrc|Mux12~0_combout  & ( \muxSrc|Mux12~1_combout  & ( (!\Instr_Reg|RsrcOut [1]) # ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~2_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux12~0_combout  & ( \muxSrc|Mux12~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~2_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~3_combout 
// ))))) ) ) ) # ( \muxSrc|Mux12~0_combout  & ( !\muxSrc|Mux12~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~2_combout )) # (\Instr_Reg|RsrcOut [0] & 
// ((\muxSrc|Mux12~3_combout ))))) ) ) ) # ( !\muxSrc|Mux12~0_combout  & ( !\muxSrc|Mux12~1_combout  & ( (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~2_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~3_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux12~2_combout ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\muxSrc|Mux12~3_combout ),
	.datae(!\muxSrc|Mux12~0_combout ),
	.dataf(!\muxSrc|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~4 .extended_lut = "off";
defparam \muxSrc|Mux12~4 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \muxSrc|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N0
cyclonev_lcell_comb \prog_count|Add0~13 (
// Equation(s):
// \prog_count|Add0~13_sumout  = SUM(( \prog_count|PC [0] ) + ( (!\test|state_counter.0110~q ) # ((!\test|Mux0~4_combout ) # (\Instr_Reg|ImmOut [0])) ) + ( !VCC ))
// \prog_count|Add0~14  = CARRY(( \prog_count|PC [0] ) + ( (!\test|state_counter.0110~q ) # ((!\test|Mux0~4_combout ) # (\Instr_Reg|ImmOut [0])) ) + ( !VCC ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\prog_count|PC [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~13_sumout ),
	.cout(\prog_count|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~13 .extended_lut = "off";
defparam \prog_count|Add0~13 .lut_mask = 64'h00001010000000FF;
defparam \prog_count|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N48
cyclonev_lcell_comb \prog_count|PC~0 (
// Equation(s):
// \prog_count|PC~0_combout  = ( \test|Mux0~4_combout  & ( \test|state_counter.0111~q  ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0111~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_count|PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|PC~0 .extended_lut = "off";
defparam \prog_count|PC~0 .lut_mask = 64'h0000000033333333;
defparam \prog_count|PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N2
dffeas \prog_count|PC[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~13_sumout ),
	.asdata(\muxSrc|Mux15~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[0] .is_wysiwyg = "true";
defparam \prog_count|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N3
cyclonev_lcell_comb \LScntl|mux_out[0]~3 (
// Equation(s):
// \LScntl|mux_out[0]~3_combout  = ( \prog_count|PC [0] & ( (!\test|WideOr2~combout ) # (\muxDst|Mux15~4_combout ) ) ) # ( !\prog_count|PC [0] & ( (\muxDst|Mux15~4_combout  & \test|WideOr2~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\test|WideOr2~combout ),
	.datae(gnd),
	.dataf(!\prog_count|PC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[0]~3 .extended_lut = "off";
defparam \LScntl|mux_out[0]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LScntl|mux_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N3
cyclonev_lcell_comb \prog_count|Add0~17 (
// Equation(s):
// \prog_count|Add0~17_sumout  = SUM(( \prog_count|PC [1] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [1])) ) + ( \prog_count|Add0~14  ))
// \prog_count|Add0~18  = CARRY(( \prog_count|PC [1] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [1])) ) + ( \prog_count|Add0~14  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\prog_count|PC [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~17_sumout ),
	.cout(\prog_count|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~17 .extended_lut = "off";
defparam \prog_count|Add0~17 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N5
dffeas \prog_count|PC[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~17_sumout ),
	.asdata(\muxSrc|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[1] .is_wysiwyg = "true";
defparam \prog_count|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N51
cyclonev_lcell_comb \LScntl|mux_out[1]~4 (
// Equation(s):
// \LScntl|mux_out[1]~4_combout  = ( \prog_count|PC [1] & ( (!\test|WideOr2~combout ) # (\muxDst|Mux14~4_combout ) ) ) # ( !\prog_count|PC [1] & ( (\muxDst|Mux14~4_combout  & \test|WideOr2~combout ) ) )

	.dataa(gnd),
	.datab(!\muxDst|Mux14~4_combout ),
	.datac(!\test|WideOr2~combout ),
	.datad(gnd),
	.datae(!\prog_count|PC [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[1]~4 .extended_lut = "off";
defparam \LScntl|mux_out[1]~4 .lut_mask = 64'h0303F3F30303F3F3;
defparam \LScntl|mux_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N6
cyclonev_lcell_comb \prog_count|Add0~21 (
// Equation(s):
// \prog_count|Add0~21_sumout  = SUM(( \prog_count|PC [2] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [2])) ) + ( \prog_count|Add0~18  ))
// \prog_count|Add0~22  = CARRY(( \prog_count|PC [2] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [2])) ) + ( \prog_count|Add0~18  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\prog_count|PC [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~21_sumout ),
	.cout(\prog_count|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~21 .extended_lut = "off";
defparam \prog_count|Add0~21 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N8
dffeas \prog_count|PC[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~21_sumout ),
	.asdata(\muxSrc|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[2] .is_wysiwyg = "true";
defparam \prog_count|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N45
cyclonev_lcell_comb \LScntl|mux_out[2]~5 (
// Equation(s):
// \LScntl|mux_out[2]~5_combout  = ( \muxDst|Mux13~4_combout  & ( (\prog_count|PC [2]) # (\test|WideOr2~combout ) ) ) # ( !\muxDst|Mux13~4_combout  & ( (!\test|WideOr2~combout  & \prog_count|PC [2]) ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(gnd),
	.datad(!\prog_count|PC [2]),
	.datae(gnd),
	.dataf(!\muxDst|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[2]~5 .extended_lut = "off";
defparam \LScntl|mux_out[2]~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \LScntl|mux_out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N9
cyclonev_lcell_comb \prog_count|Add0~25 (
// Equation(s):
// \prog_count|Add0~25_sumout  = SUM(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [3])) ) + ( \prog_count|PC [3] ) + ( \prog_count|Add0~22  ))
// \prog_count|Add0~26  = CARRY(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [3])) ) + ( \prog_count|PC [3] ) + ( \prog_count|Add0~22  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [3]),
	.datad(!\Instr_Reg|ImmOut [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~25_sumout ),
	.cout(\prog_count|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~25 .extended_lut = "off";
defparam \prog_count|Add0~25 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N11
dffeas \prog_count|PC[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~25_sumout ),
	.asdata(\muxSrc|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[3] .is_wysiwyg = "true";
defparam \prog_count|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N6
cyclonev_lcell_comb \LScntl|mux_out[3]~6 (
// Equation(s):
// \LScntl|mux_out[3]~6_combout  = ( \muxDst|Mux12~4_combout  & ( (\test|WideOr2~combout ) # (\prog_count|PC [3]) ) ) # ( !\muxDst|Mux12~4_combout  & ( (\prog_count|PC [3] & !\test|WideOr2~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_count|PC [3]),
	.datad(!\test|WideOr2~combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[3]~6 .extended_lut = "off";
defparam \LScntl|mux_out[3]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \LScntl|mux_out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N12
cyclonev_lcell_comb \prog_count|Add0~29 (
// Equation(s):
// \prog_count|Add0~29_sumout  = SUM(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [4])) ) + ( \prog_count|PC [4] ) + ( \prog_count|Add0~26  ))
// \prog_count|Add0~30  = CARRY(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [4])) ) + ( \prog_count|PC [4] ) + ( \prog_count|Add0~26  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [4]),
	.datag(gnd),
	.cin(\prog_count|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~29_sumout ),
	.cout(\prog_count|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~29 .extended_lut = "off";
defparam \prog_count|Add0~29 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N14
dffeas \prog_count|PC[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~29_sumout ),
	.asdata(\muxSrc|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[4] .is_wysiwyg = "true";
defparam \prog_count|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N18
cyclonev_lcell_comb \LScntl|mux_out[4]~7 (
// Equation(s):
// \LScntl|mux_out[4]~7_combout  = ( \muxDst|Mux11~4_combout  & ( \prog_count|PC [4] ) ) # ( !\muxDst|Mux11~4_combout  & ( \prog_count|PC [4] & ( !\test|WideOr2~combout  ) ) ) # ( \muxDst|Mux11~4_combout  & ( !\prog_count|PC [4] & ( \test|WideOr2~combout  ) 
// ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxDst|Mux11~4_combout ),
	.dataf(!\prog_count|PC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[4]~7 .extended_lut = "off";
defparam \LScntl|mux_out[4]~7 .lut_mask = 64'h00003333CCCCFFFF;
defparam \LScntl|mux_out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N15
cyclonev_lcell_comb \prog_count|Add0~33 (
// Equation(s):
// \prog_count|Add0~33_sumout  = SUM(( \prog_count|PC [5] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [5])) ) + ( \prog_count|Add0~30  ))
// \prog_count|Add0~34  = CARRY(( \prog_count|PC [5] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [5])) ) + ( \prog_count|Add0~30  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(\prog_count|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~33_sumout ),
	.cout(\prog_count|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~33 .extended_lut = "off";
defparam \prog_count|Add0~33 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N17
dffeas \prog_count|PC[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~33_sumout ),
	.asdata(\muxSrc|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[5] .is_wysiwyg = "true";
defparam \prog_count|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N0
cyclonev_lcell_comb \LScntl|mux_out[5]~8 (
// Equation(s):
// \LScntl|mux_out[5]~8_combout  = ( \prog_count|PC [5] & ( \muxDst|Mux10~4_combout  ) ) # ( !\prog_count|PC [5] & ( \muxDst|Mux10~4_combout  & ( \test|WideOr2~combout  ) ) ) # ( \prog_count|PC [5] & ( !\muxDst|Mux10~4_combout  & ( !\test|WideOr2~combout  ) 
// ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\prog_count|PC [5]),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[5]~8 .extended_lut = "off";
defparam \LScntl|mux_out[5]~8 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \LScntl|mux_out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N18
cyclonev_lcell_comb \prog_count|Add0~37 (
// Equation(s):
// \prog_count|Add0~37_sumout  = SUM(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [6])) ) + ( \prog_count|PC [6] ) + ( \prog_count|Add0~34  ))
// \prog_count|Add0~38  = CARRY(( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [6])) ) + ( \prog_count|PC [6] ) + ( \prog_count|Add0~34  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [6]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~37_sumout ),
	.cout(\prog_count|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~37 .extended_lut = "off";
defparam \prog_count|Add0~37 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N20
dffeas \prog_count|PC[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~37_sumout ),
	.asdata(\muxSrc|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[6] .is_wysiwyg = "true";
defparam \prog_count|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N57
cyclonev_lcell_comb \LScntl|mux_out[6]~9 (
// Equation(s):
// \LScntl|mux_out[6]~9_combout  = ( \muxDst|Mux9~4_combout  & ( \prog_count|PC [6] ) ) # ( !\muxDst|Mux9~4_combout  & ( \prog_count|PC [6] & ( !\test|WideOr2~combout  ) ) ) # ( \muxDst|Mux9~4_combout  & ( !\prog_count|PC [6] & ( \test|WideOr2~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|WideOr2~combout ),
	.datad(gnd),
	.datae(!\muxDst|Mux9~4_combout ),
	.dataf(!\prog_count|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[6]~9 .extended_lut = "off";
defparam \LScntl|mux_out[6]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \LScntl|mux_out[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N21
cyclonev_lcell_comb \prog_count|Add0~41 (
// Equation(s):
// \prog_count|Add0~41_sumout  = SUM(( \prog_count|PC [7] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [7])) ) + ( \prog_count|Add0~38  ))
// \prog_count|Add0~42  = CARRY(( \prog_count|PC [7] ) + ( (\test|state_counter.0110~q  & (\test|Mux0~4_combout  & \Instr_Reg|ImmOut [7])) ) + ( \prog_count|Add0~38  ))

	.dataa(!\test|state_counter.0110~q ),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\prog_count|PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~41_sumout ),
	.cout(\prog_count|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~41 .extended_lut = "off";
defparam \prog_count|Add0~41 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N23
dffeas \prog_count|PC[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~41_sumout ),
	.asdata(\muxSrc|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[7] .is_wysiwyg = "true";
defparam \prog_count|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N42
cyclonev_lcell_comb \LScntl|mux_out[7]~10 (
// Equation(s):
// \LScntl|mux_out[7]~10_combout  = ( \muxDst|Mux8~4_combout  & ( (\prog_count|PC [7]) # (\test|WideOr2~combout ) ) ) # ( !\muxDst|Mux8~4_combout  & ( (!\test|WideOr2~combout  & \prog_count|PC [7]) ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(!\prog_count|PC [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[7]~10 .extended_lut = "off";
defparam \LScntl|mux_out[7]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LScntl|mux_out[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N24
cyclonev_lcell_comb \prog_count|Add0~45 (
// Equation(s):
// \prog_count|Add0~45_sumout  = SUM(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [8] ) + ( \prog_count|Add0~42  ))
// \prog_count|Add0~46  = CARRY(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [8] ) + ( \prog_count|Add0~42  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [8]),
	.datad(!\test|state_counter.0110~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~45_sumout ),
	.cout(\prog_count|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~45 .extended_lut = "off";
defparam \prog_count|Add0~45 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N26
dffeas \prog_count|PC[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~45_sumout ),
	.asdata(\muxSrc|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[8] .is_wysiwyg = "true";
defparam \prog_count|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N57
cyclonev_lcell_comb \LScntl|mux_out[8]~11 (
// Equation(s):
// \LScntl|mux_out[8]~11_combout  = ( \test|WideOr2~combout  & ( \muxDst|Mux7~4_combout  ) ) # ( !\test|WideOr2~combout  & ( \prog_count|PC [8] ) )

	.dataa(!\prog_count|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(!\test|WideOr2~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[8]~11 .extended_lut = "off";
defparam \LScntl|mux_out[8]~11 .lut_mask = 64'h555500FF555500FF;
defparam \LScntl|mux_out[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N27
cyclonev_lcell_comb \prog_count|Add0~49 (
// Equation(s):
// \prog_count|Add0~49_sumout  = SUM(( \prog_count|PC [9] ) + ( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|Add0~46  ))
// \prog_count|Add0~50  = CARRY(( \prog_count|PC [9] ) + ( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|Add0~46  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\test|state_counter.0110~q ),
	.datad(!\prog_count|PC [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~49_sumout ),
	.cout(\prog_count|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~49 .extended_lut = "off";
defparam \prog_count|Add0~49 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N29
dffeas \prog_count|PC[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~49_sumout ),
	.asdata(\muxSrc|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[9] .is_wysiwyg = "true";
defparam \prog_count|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N15
cyclonev_lcell_comb \LScntl|mux_out[9]~12 (
// Equation(s):
// \LScntl|mux_out[9]~12_combout  = ( \muxDst|Mux6~4_combout  & ( (\prog_count|PC [9]) # (\test|WideOr2~combout ) ) ) # ( !\muxDst|Mux6~4_combout  & ( (!\test|WideOr2~combout  & \prog_count|PC [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|WideOr2~combout ),
	.datad(!\prog_count|PC [9]),
	.datae(gnd),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[9]~12 .extended_lut = "off";
defparam \LScntl|mux_out[9]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \LScntl|mux_out[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N30
cyclonev_lcell_comb \prog_count|Add0~53 (
// Equation(s):
// \prog_count|Add0~53_sumout  = SUM(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [10] ) + ( \prog_count|Add0~50  ))
// \prog_count|Add0~54  = CARRY(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [10] ) + ( \prog_count|Add0~50  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\test|state_counter.0110~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [10]),
	.datag(gnd),
	.cin(\prog_count|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~53_sumout ),
	.cout(\prog_count|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~53 .extended_lut = "off";
defparam \prog_count|Add0~53 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N32
dffeas \prog_count|PC[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~53_sumout ),
	.asdata(\muxSrc|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[10] .is_wysiwyg = "true";
defparam \prog_count|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N39
cyclonev_lcell_comb \LScntl|mux_out[10]~13 (
// Equation(s):
// \LScntl|mux_out[10]~13_combout  = (!\test|WideOr2~combout  & (\prog_count|PC [10])) # (\test|WideOr2~combout  & ((\muxDst|Mux5~4_combout )))

	.dataa(!\prog_count|PC [10]),
	.datab(!\muxDst|Mux5~4_combout ),
	.datac(!\test|WideOr2~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[10]~13 .extended_lut = "off";
defparam \LScntl|mux_out[10]~13 .lut_mask = 64'h5353535353535353;
defparam \LScntl|mux_out[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N33
cyclonev_lcell_comb \prog_count|Add0~57 (
// Equation(s):
// \prog_count|Add0~57_sumout  = SUM(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [11] ) + ( \prog_count|Add0~54  ))
// \prog_count|Add0~58  = CARRY(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [11] ) + ( \prog_count|Add0~54  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\test|state_counter.0110~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [11]),
	.datag(gnd),
	.cin(\prog_count|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~57_sumout ),
	.cout(\prog_count|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~57 .extended_lut = "off";
defparam \prog_count|Add0~57 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N35
dffeas \prog_count|PC[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~57_sumout ),
	.asdata(\muxSrc|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[11] .is_wysiwyg = "true";
defparam \prog_count|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N51
cyclonev_lcell_comb \LScntl|mux_out[11]~14 (
// Equation(s):
// \LScntl|mux_out[11]~14_combout  = ( \test|WideOr2~combout  & ( \muxDst|Mux4~4_combout  ) ) # ( !\test|WideOr2~combout  & ( \muxDst|Mux4~4_combout  & ( \prog_count|PC [11] ) ) ) # ( !\test|WideOr2~combout  & ( !\muxDst|Mux4~4_combout  & ( \prog_count|PC 
// [11] ) ) )

	.dataa(!\prog_count|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\test|WideOr2~combout ),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[11]~14 .extended_lut = "off";
defparam \LScntl|mux_out[11]~14 .lut_mask = 64'h555500005555FFFF;
defparam \LScntl|mux_out[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N36
cyclonev_lcell_comb \prog_count|Add0~61 (
// Equation(s):
// \prog_count|Add0~61_sumout  = SUM(( \prog_count|PC [12] ) + ( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|Add0~58  ))
// \prog_count|Add0~62  = CARRY(( \prog_count|PC [12] ) + ( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|Add0~58  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\test|state_counter.0110~q ),
	.datad(!\prog_count|PC [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~61_sumout ),
	.cout(\prog_count|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~61 .extended_lut = "off";
defparam \prog_count|Add0~61 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N38
dffeas \prog_count|PC[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~61_sumout ),
	.asdata(\muxSrc|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[12] .is_wysiwyg = "true";
defparam \prog_count|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N6
cyclonev_lcell_comb \LScntl|mux_out[12]~15 (
// Equation(s):
// \LScntl|mux_out[12]~15_combout  = ( \prog_count|PC [12] & ( \muxDst|Mux3~4_combout  ) ) # ( !\prog_count|PC [12] & ( \muxDst|Mux3~4_combout  & ( \test|WideOr2~combout  ) ) ) # ( \prog_count|PC [12] & ( !\muxDst|Mux3~4_combout  & ( !\test|WideOr2~combout  
// ) ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\prog_count|PC [12]),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[12]~15 .extended_lut = "off";
defparam \LScntl|mux_out[12]~15 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \LScntl|mux_out[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = ( \LScntl|mux_out[14]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N35
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout  = ( !\LScntl|mux_out[14]~2_combout  & ( (\test|state_counter.0011~q  & (!\LScntl|mux_out[13]~0_combout  & !\LScntl|mux_out[15]~1_combout )) ) )

	.dataa(!\test|state_counter.0011~q ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[13]~0_combout ),
	.datad(!\LScntl|mux_out[15]~1_combout ),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .lut_mask = 64'h5000500000000000;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N54
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3] (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3] = ( !\LScntl|mux_out[14]~2_combout  & ( (!\LScntl|mux_out[13]~0_combout  & !\LScntl|mux_out[15]~1_combout ) ) )

	.dataa(!\LScntl|mux_out[13]~0_combout ),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3] .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3] .lut_mask = 64'h8888888800000000;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000008";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout  = ( !\LScntl|mux_out[14]~2_combout  & ( (!\LScntl|mux_out[15]~1_combout  & \LScntl|mux_out[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(!\LScntl|mux_out[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X62_Y12_N16
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (\memory|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N34
dffeas \memory|ram_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout  = ( !\LScntl|mux_out[13]~0_combout  & ( \LScntl|mux_out[14]~2_combout  & ( (\test|state_counter.0011~q  & \LScntl|mux_out[15]~1_combout ) ) ) )

	.dataa(!\test|state_counter.0011~q ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[15]~1_combout ),
	.datad(gnd),
	.datae(!\LScntl|mux_out[13]~0_combout ),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .lut_mask = 64'h0000000005050000;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N3
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout  = ( \LScntl|mux_out[15]~1_combout  & ( (!\LScntl|mux_out[13]~0_combout  & \LScntl|mux_out[14]~2_combout ) ) )

	.dataa(!\LScntl|mux_out[13]~0_combout ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[14]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout  = ( \LScntl|mux_out[14]~2_combout  & ( (\LScntl|mux_out[15]~1_combout  & \LScntl|mux_out[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(!\LScntl|mux_out[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0 .lut_mask = 64'h0000000003030303;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N45
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout  = ( !\LScntl|mux_out[14]~2_combout  & ( (\LScntl|mux_out[13]~0_combout  & \LScntl|mux_out[15]~1_combout ) ) )

	.dataa(!\LScntl|mux_out[13]~0_combout ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout  = ( \test|state_counter.0011~q  & ( \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\test|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a99~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( 
// (\memory|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a99~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h00CC474733FF4747;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N24
cyclonev_lcell_comb \memory|ram~15 (
// Equation(s):
// \memory|ram~15_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0]) # (\memory|ram_rtl_0_bypass [4]) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout )) # 
// (\memory|ram_rtl_0_bypass [0] & ((\memory|ram_rtl_0_bypass [4]))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0_bypass [0] & 
// \memory|ram_rtl_0_bypass [4]) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout )) # (\memory|ram_rtl_0_bypass [0] & ((\memory|ram_rtl_0_bypass [4]))) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0_bypass [0]),
	.datad(!\memory|ram_rtl_0_bypass [4]),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~15 .extended_lut = "off";
defparam \memory|ram~15 .lut_mask = 64'h303F000F303FF0FF;
defparam \memory|ram~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N9
cyclonev_lcell_comb \Instr_Reg|RdstOut[3]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[3]~feeder_combout  = ( \memory|ram~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[3]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N11
dffeas \Instr_Reg|RdstOut[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[3]~feeder_combout ),
	.asdata(\memory|ram~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N20
dffeas \registers|r[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][0] .is_wysiwyg = "true";
defparam \registers|r[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N26
dffeas \registers|r[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][0] .is_wysiwyg = "true";
defparam \registers|r[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N39
cyclonev_lcell_comb \registers|r[12][0]~feeder (
// Equation(s):
// \registers|r[12][0]~feeder_combout  = ( \ALUcntl|mux_out[0]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][0]~feeder .extended_lut = "off";
defparam \registers|r[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N41
dffeas \registers|r[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][0] .is_wysiwyg = "true";
defparam \registers|r[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N21
cyclonev_lcell_comb \muxDst|Mux15~3 (
// Equation(s):
// \muxDst|Mux15~3_combout  = ( \registers|r[12][0]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[14][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[15][0]~q ))) ) ) ) # ( !\registers|r[12][0]~q  & ( \Instr_Reg|RdstOut [1] & 
// ( (!\Instr_Reg|RdstOut [0] & (\registers|r[14][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[15][0]~q ))) ) ) ) # ( \registers|r[12][0]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[13][0]~q ) ) ) ) # ( 
// !\registers|r[12][0]~q  & ( !\Instr_Reg|RdstOut [1] & ( (\registers|r[13][0]~q  & \Instr_Reg|RdstOut [0]) ) ) )

	.dataa(!\registers|r[14][0]~q ),
	.datab(!\registers|r[15][0]~q ),
	.datac(!\registers|r[13][0]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[12][0]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~3 .extended_lut = "off";
defparam \muxDst|Mux15~3 .lut_mask = 64'h000FFF0F55335533;
defparam \muxDst|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N17
dffeas \registers|r[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][0] .is_wysiwyg = "true";
defparam \registers|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N47
dffeas \registers|r[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][0] .is_wysiwyg = "true";
defparam \registers|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N23
dffeas \registers|r[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][0] .is_wysiwyg = "true";
defparam \registers|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N15
cyclonev_lcell_comb \registers|r[3][0]~feeder (
// Equation(s):
// \registers|r[3][0]~feeder_combout  = ( \ALUcntl|mux_out[0]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][0]~feeder .extended_lut = "off";
defparam \registers|r[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N17
dffeas \registers|r[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][0] .is_wysiwyg = "true";
defparam \registers|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N33
cyclonev_lcell_comb \muxDst|Mux15~0 (
// Equation(s):
// \muxDst|Mux15~0_combout  = ( \registers|r[1][0]~q  & ( \registers|r[3][0]~q  & ( ((!\Instr_Reg|RdstOut [1] & (\registers|r[0][0]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[2][0]~q )))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( !\registers|r[1][0]~q  & ( 
// \registers|r[3][0]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[0][0]~q  & ((!\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0]) # (\registers|r[2][0]~q )))) ) ) ) # ( \registers|r[1][0]~q  & ( !\registers|r[3][0]~q  & ( 
// (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\registers|r[0][0]~q ))) # (\Instr_Reg|RdstOut [1] & (((\registers|r[2][0]~q  & !\Instr_Reg|RdstOut [0])))) ) ) ) # ( !\registers|r[1][0]~q  & ( !\registers|r[3][0]~q  & ( (!\Instr_Reg|RdstOut [0] 
// & ((!\Instr_Reg|RdstOut [1] & (\registers|r[0][0]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[2][0]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[0][0]~q ),
	.datac(!\registers|r[2][0]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[1][0]~q ),
	.dataf(!\registers|r[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~0 .extended_lut = "off";
defparam \muxDst|Mux15~0 .lut_mask = 64'h270027AA275527FF;
defparam \muxDst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N57
cyclonev_lcell_comb \muxDst|Mux15~4 (
// Equation(s):
// \muxDst|Mux15~4_combout  = ( \muxDst|Mux15~3_combout  & ( \muxDst|Mux15~0_combout  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\muxDst|Mux15~2_combout )))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # 
// (\muxDst|Mux15~1_combout ))) ) ) ) # ( !\muxDst|Mux15~3_combout  & ( \muxDst|Mux15~0_combout  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\muxDst|Mux15~2_combout )))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux15~1_combout  & 
// ((!\Instr_Reg|RdstOut [3])))) ) ) ) # ( \muxDst|Mux15~3_combout  & ( !\muxDst|Mux15~0_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\muxDst|Mux15~2_combout  & \Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # 
// (\muxDst|Mux15~1_combout ))) ) ) ) # ( !\muxDst|Mux15~3_combout  & ( !\muxDst|Mux15~0_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\muxDst|Mux15~2_combout  & \Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux15~1_combout  & 
// ((!\Instr_Reg|RdstOut [3])))) ) ) )

	.dataa(!\muxDst|Mux15~1_combout ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux15~2_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux15~3_combout ),
	.dataf(!\muxDst|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~4 .extended_lut = "off";
defparam \muxDst|Mux15~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \muxDst|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N54
cyclonev_lcell_comb \immMux|mux_out[0]~1 (
// Equation(s):
// \immMux|mux_out[0]~1_combout  = ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux15~4_combout  ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\test|state_counter.0010~q ),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[0]~1 .extended_lut = "off";
defparam \immMux|mux_out[0]~1 .lut_mask = 64'h0F0F0F0F0F330F33;
defparam \immMux|mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N0
cyclonev_lcell_comb \logicBox|ShiftRight1~15 (
// Equation(s):
// \logicBox|ShiftRight1~15_combout  = ( \muxSrc|Mux12~4_combout  & ( \muxSrc|Mux13~4_combout  ) ) # ( !\muxSrc|Mux12~4_combout  & ( \muxSrc|Mux13~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  
// & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux12~4_combout  & ( !\muxSrc|Mux13~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\test|always1~0_combout ),
	.datae(!\muxSrc|Mux12~4_combout ),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~15 .extended_lut = "off";
defparam \logicBox|ShiftRight1~15 .lut_mask = 64'h00000F1BF0E4FFFF;
defparam \logicBox|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N9
cyclonev_lcell_comb \logicBox|ShiftRight1~6 (
// Equation(s):
// \logicBox|ShiftRight1~6_combout  = ( \muxSrc|Mux10~4_combout  & ( \muxSrc|Mux11~4_combout  ) ) # ( !\muxSrc|Mux10~4_combout  & ( \muxSrc|Mux11~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & 
// ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux10~4_combout  & ( !\muxSrc|Mux11~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\muxDst|Mux15~4_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\test|always1~0_combout ),
	.datae(!\muxSrc|Mux10~4_combout ),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~6 .extended_lut = "off";
defparam \logicBox|ShiftRight1~6 .lut_mask = 64'h00003335CCCAFFFF;
defparam \logicBox|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N3
cyclonev_lcell_comb \logicBox|ShiftRight1~18 (
// Equation(s):
// \logicBox|ShiftRight1~18_combout  = ( \muxSrc|Mux14~4_combout  & ( \muxSrc|Mux15~4_combout  ) ) # ( !\muxSrc|Mux14~4_combout  & ( \muxSrc|Mux15~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  
// & ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux14~4_combout  & ( !\muxSrc|Mux15~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\test|always1~0_combout ),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux14~4_combout ),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~18 .extended_lut = "off";
defparam \logicBox|ShiftRight1~18 .lut_mask = 64'h000001FBFE04FFFF;
defparam \logicBox|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N6
cyclonev_lcell_comb \logicBox|ShiftRight1~7 (
// Equation(s):
// \logicBox|ShiftRight1~7_combout  = ( \muxSrc|Mux8~4_combout  & ( \muxSrc|Mux9~4_combout  ) ) # ( !\muxSrc|Mux8~4_combout  & ( \muxSrc|Mux9~4_combout  & ( (!\test|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # (\test|always1~0_combout  & 
// ((!\test|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux8~4_combout  & ( !\muxSrc|Mux9~4_combout  & ( (!\test|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|always1~0_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\muxDst|Mux15~4_combout ),
	.datac(!\test|always1~0_combout ),
	.datad(!\test|state_counter.0010~q ),
	.datae(!\muxSrc|Mux8~4_combout ),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~7 .extended_lut = "off";
defparam \logicBox|ShiftRight1~7 .lut_mask = 64'h00003335CCCAFFFF;
defparam \logicBox|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N12
cyclonev_lcell_comb \logicBox|ShiftRight1~20 (
// Equation(s):
// \logicBox|ShiftRight1~20_combout  = ( \immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~15_combout  ) ) 
// ) # ( \immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~6_combout  ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~18_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~15_combout ),
	.datab(!\logicBox|ShiftRight1~6_combout ),
	.datac(!\logicBox|ShiftRight1~18_combout ),
	.datad(!\logicBox|ShiftRight1~7_combout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~20 .extended_lut = "off";
defparam \logicBox|ShiftRight1~20 .lut_mask = 64'h0F0F3333555500FF;
defparam \logicBox|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N36
cyclonev_lcell_comb \logicBox|Selector7~31 (
// Equation(s):
// \logicBox|Selector7~31_combout  = ( \muxSrc|Mux15~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & (!\Instr_Reg|ImmOut [4] & (!\logicBox|ShiftRight1~0_combout  & !\immMux|mux_out[0]~1_combout ))) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|ShiftRight1~0_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~31 .extended_lut = "off";
defparam \logicBox|Selector7~31 .lut_mask = 64'h0000000080008000;
defparam \logicBox|Selector7~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N6
cyclonev_lcell_comb \logicBox|ShiftRight1~8 (
// Equation(s):
// \logicBox|ShiftRight1~8_combout  = ( \muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  ) ) # ( !\muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  & ( (!\test|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\test|state_counter.0010~q  & 
// ((!\test|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux6~4_combout  & ( !\muxSrc|Mux7~4_combout  & ( (!\test|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # 
// (\test|state_counter.0010~q  & ((!\test|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [0]),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\test|always1~0_combout ),
	.datae(!\muxSrc|Mux6~4_combout ),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~8 .extended_lut = "off";
defparam \logicBox|ShiftRight1~8 .lut_mask = 64'h00000F1BF0E4FFFF;
defparam \logicBox|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N30
cyclonev_lcell_comb \logicBox|ShiftRight1~5 (
// Equation(s):
// \logicBox|ShiftRight1~5_combout  = ( \muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & (\muxSrc|Mux4~4_combout )) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & ((\muxSrc|Mux5~4_combout ))) # 
// (\Instr_Reg|ImmOut [0] & (\muxSrc|Mux4~4_combout )))) ) ) ) # ( !\muxDst|Mux15~4_combout  & ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q  & (((\muxSrc|Mux5~4_combout )))) # (\test|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0] & 
// ((\muxSrc|Mux5~4_combout ))) # (\Instr_Reg|ImmOut [0] & (\muxSrc|Mux4~4_combout )))) ) ) ) # ( \muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & ( \muxSrc|Mux4~4_combout  ) ) ) # ( !\muxDst|Mux15~4_combout  & ( !\test|always1~0_combout  & ( 
// \muxSrc|Mux5~4_combout  ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxDst|Mux15~4_combout ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~5 .extended_lut = "off";
defparam \logicBox|ShiftRight1~5 .lut_mask = 64'h0F0F55550F1D4755;
defparam \logicBox|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N21
cyclonev_lcell_comb \logicBox|ShiftRight1~19 (
// Equation(s):
// \logicBox|ShiftRight1~19_combout  = ( \immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~1_combout  ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~5_combout  ) ) 
// ) # ( \immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~2_combout  ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~8_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~2_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~1_combout ),
	.datad(!\logicBox|ShiftRight1~5_combout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~19 .extended_lut = "off";
defparam \logicBox|ShiftRight1~19 .lut_mask = 64'h3333555500FF0F0F;
defparam \logicBox|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N42
cyclonev_lcell_comb \logicBox|Selector7~32 (
// Equation(s):
// \logicBox|Selector7~32_combout  = ( \logicBox|ShiftRight1~19_combout  & ( \Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[3]~3_combout ) # (\logicBox|Selector7~31_combout )) # (\logicBox|ShiftRight1~20_combout ))) ) ) ) # ( 
// !\logicBox|ShiftRight1~19_combout  & ( \Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & (((\logicBox|ShiftRight1~20_combout  & !\immMux|mux_out[3]~3_combout )) # (\logicBox|Selector7~31_combout ))) ) ) ) # ( \logicBox|ShiftRight1~19_combout  & ( 
// !\Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & \logicBox|Selector7~31_combout ) ) ) ) # ( !\logicBox|ShiftRight1~19_combout  & ( !\Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & \logicBox|Selector7~31_combout ) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|ShiftRight1~20_combout ),
	.datac(!\logicBox|Selector7~31_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\logicBox|ShiftRight1~19_combout ),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~32 .extended_lut = "off";
defparam \logicBox|Selector7~32 .lut_mask = 64'h0505050515051555;
defparam \logicBox|Selector7~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N6
cyclonev_lcell_comb \logicBox|Selector7~34 (
// Equation(s):
// \logicBox|Selector7~34_combout  = ( \logicBox|Selector7~32_combout  ) # ( !\logicBox|Selector7~32_combout  & ( (!\Instr_Reg|Opcode [7] & ((\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux15~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux15~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Selector7~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~34 .extended_lut = "off";
defparam \logicBox|Selector7~34 .lut_mask = 64'h3F003F00FFFFFFFF;
defparam \logicBox|Selector7~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N6
cyclonev_lcell_comb \logicBox|Selector7~20 (
// Equation(s):
// \logicBox|Selector7~20_combout  = ( \logicBox|Add1~45_sumout  & ( !\Instr_Reg|Opcode [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~20 .extended_lut = "off";
defparam \logicBox|Selector7~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \logicBox|Selector7~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N48
cyclonev_lcell_comb \logicBox|Selector7~33 (
// Equation(s):
// \logicBox|Selector7~33_combout  = ( \logicBox|Selector7~32_combout  ) # ( !\logicBox|Selector7~32_combout  & ( (!\Instr_Reg|Opcode [7] & (\immMux|mux_out[0]~1_combout  & \muxSrc|Mux15~4_combout )) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector7~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~33 .extended_lut = "off";
defparam \logicBox|Selector7~33 .lut_mask = 64'h000C000CFFFFFFFF;
defparam \logicBox|Selector7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N0
cyclonev_lcell_comb \logicBox|Selector15~8 (
// Equation(s):
// \logicBox|Selector15~8_combout  = ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & (((\logicBox|Selector7~32_combout ))))) # (\Instr_Reg|ImmOut [4] & (((\logicBox|Selector7~33_combout )) # (\Instr_Reg|ImmOut [6]))) ) ) # ( 
// \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & (\logicBox|Selector7~34_combout ))) # (\Instr_Reg|ImmOut [4] & ((((\logicBox|Selector7~32_combout ) # (\logicBox|Selector7~20_combout ))) # (\Instr_Reg|ImmOut [6]))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector7~34_combout ),
	.datad(!\logicBox|Selector7~20_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector7~32_combout ),
	.datag(!\logicBox|Selector7~33_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~8 .extended_lut = "on";
defparam \logicBox|Selector15~8 .lut_mask = 64'h1515195D9D9D5D5D;
defparam \logicBox|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N3
cyclonev_lcell_comb \logicBox|Selector7~24 (
// Equation(s):
// \logicBox|Selector7~24_combout  = ( \logicBox|ShiftRight0~8_combout  & ( \logicBox|Add11~25_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\logicBox|ShiftRight0~8_combout  & ( \logicBox|Add11~25_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( 
// \logicBox|ShiftRight0~8_combout  & ( !\logicBox|Add11~25_sumout  & ( (\muxSrc|Mux0~4_combout  & ((!\logicBox|ShiftRight0~1_combout ) # ((\logicBox|Add11~5_sumout ) # (\logicBox|Add11~29_sumout )))) ) ) ) # ( !\logicBox|ShiftRight0~8_combout  & ( 
// !\logicBox|Add11~25_sumout  & ( \muxSrc|Mux0~4_combout  ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Add11~29_sumout ),
	.datad(!\logicBox|Add11~5_sumout ),
	.datae(!\logicBox|ShiftRight0~8_combout ),
	.dataf(!\logicBox|Add11~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~24 .extended_lut = "off";
defparam \logicBox|Selector7~24 .lut_mask = 64'h5555455555555555;
defparam \logicBox|Selector7~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N42
cyclonev_lcell_comb \logicBox|Selector7~22 (
// Equation(s):
// \logicBox|Selector7~22_combout  = ( \logicBox|Selector6~0_combout  & ( !\logicBox|ShiftRight1~0_combout  & ( \logicBox|ShiftLeft0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~3_combout ),
	.datad(gnd),
	.datae(!\logicBox|Selector6~0_combout ),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~22 .extended_lut = "off";
defparam \logicBox|Selector7~22 .lut_mask = 64'h00000F0F00000000;
defparam \logicBox|Selector7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N15
cyclonev_lcell_comb \logicBox|ShiftRight0~14 (
// Equation(s):
// \logicBox|ShiftRight0~14_combout  = ( \logicBox|Add11~1_sumout  & ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\logicBox|Add11~1_sumout  & ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~15_combout  ) ) ) # ( 
// \logicBox|Add11~1_sumout  & ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~6_combout  ) ) ) # ( !\logicBox|Add11~1_sumout  & ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~18_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~15_combout ),
	.datab(!\logicBox|ShiftRight1~6_combout ),
	.datac(!\logicBox|ShiftRight1~7_combout ),
	.datad(!\logicBox|ShiftRight1~18_combout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~14 .extended_lut = "off";
defparam \logicBox|ShiftRight0~14 .lut_mask = 64'h00FF333355550F0F;
defparam \logicBox|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N18
cyclonev_lcell_comb \logicBox|ShiftRight0~13 (
// Equation(s):
// \logicBox|ShiftRight0~13_combout  = ( \logicBox|Add11~1_sumout  & ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~1_combout  ) ) ) # ( !\logicBox|Add11~1_sumout  & ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~5_combout  ) ) ) # ( 
// \logicBox|Add11~1_sumout  & ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~2_combout  ) ) ) # ( !\logicBox|Add11~1_sumout  & ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~8_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~2_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~5_combout ),
	.datad(!\logicBox|ShiftRight1~1_combout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~13 .extended_lut = "off";
defparam \logicBox|ShiftRight0~13 .lut_mask = 64'h333355550F0F00FF;
defparam \logicBox|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N24
cyclonev_lcell_comb \logicBox|ShiftRight0~15 (
// Equation(s):
// \logicBox|ShiftRight0~15_combout  = ( \logicBox|ShiftRight0~13_combout  & ( (\logicBox|ShiftRight0~14_combout ) # (\logicBox|Add11~9_sumout ) ) ) # ( !\logicBox|ShiftRight0~13_combout  & ( (!\logicBox|Add11~9_sumout  & \logicBox|ShiftRight0~14_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|ShiftRight0~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~15 .extended_lut = "off";
defparam \logicBox|ShiftRight0~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \logicBox|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N57
cyclonev_lcell_comb \logicBox|ShiftRight0~16 (
// Equation(s):
// \logicBox|ShiftRight0~16_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~15_combout  & ( (\logicBox|ShiftRight0~8_combout  & (!\logicBox|Add11~5_sumout  & (!\logicBox|Add11~29_sumout  & !\logicBox|Add11~25_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~8_combout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\logicBox|Add11~29_sumout ),
	.datad(!\logicBox|Add11~25_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~16 .extended_lut = "off";
defparam \logicBox|ShiftRight0~16 .lut_mask = 64'h0000000000004000;
defparam \logicBox|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N6
cyclonev_lcell_comb \logicBox|Selector7~25 (
// Equation(s):
// \logicBox|Selector7~25_combout  = ( \logicBox|ShiftRight0~16_combout  & ( \logicBox|Selector7~20_combout  ) ) # ( !\logicBox|ShiftRight0~16_combout  & ( \logicBox|Selector7~20_combout  ) ) # ( \logicBox|ShiftRight0~16_combout  & ( 
// !\logicBox|Selector7~20_combout  & ( (\Instr_Reg|Opcode [7] & ((\logicBox|Selector7~22_combout ) # (\immMux|mux_out[15]~5_combout ))) ) ) ) # ( !\logicBox|ShiftRight0~16_combout  & ( !\logicBox|Selector7~20_combout  & ( (\Instr_Reg|Opcode [7] & 
// (((\immMux|mux_out[15]~5_combout  & \logicBox|Selector7~24_combout )) # (\logicBox|Selector7~22_combout ))) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector7~24_combout ),
	.datad(!\logicBox|Selector7~22_combout ),
	.datae(!\logicBox|ShiftRight0~16_combout ),
	.dataf(!\logicBox|Selector7~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~25 .extended_lut = "off";
defparam \logicBox|Selector7~25 .lut_mask = 64'h01331133FFFFFFFF;
defparam \logicBox|Selector7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N30
cyclonev_lcell_comb \logicBox|Selector7~21 (
// Equation(s):
// \logicBox|Selector7~21_combout  = ( !\Instr_Reg|Opcode [7] & ( \logicBox|Add2~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~21 .extended_lut = "off";
defparam \logicBox|Selector7~21 .lut_mask = 64'h00000000FFFF0000;
defparam \logicBox|Selector7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N24
cyclonev_lcell_comb \logicBox|Selector7~23 (
// Equation(s):
// \logicBox|Selector7~23_combout  = ( \logicBox|ShiftRight0~0_combout  & ( \logicBox|ShiftRight0~15_combout  & ( (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[15]~5_combout  & \logicBox|ShiftRight0~3_combout )) # (\logicBox|Selector7~22_combout ))) ) ) ) # ( 
// !\logicBox|ShiftRight0~0_combout  & ( \logicBox|ShiftRight0~15_combout  & ( (\Instr_Reg|Opcode [7] & \logicBox|Selector7~22_combout ) ) ) ) # ( \logicBox|ShiftRight0~0_combout  & ( !\logicBox|ShiftRight0~15_combout  & ( (\Instr_Reg|Opcode [7] & 
// \logicBox|Selector7~22_combout ) ) ) ) # ( !\logicBox|ShiftRight0~0_combout  & ( !\logicBox|ShiftRight0~15_combout  & ( (\Instr_Reg|Opcode [7] & \logicBox|Selector7~22_combout ) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|ShiftRight0~3_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Selector7~22_combout ),
	.datae(!\logicBox|ShiftRight0~0_combout ),
	.dataf(!\logicBox|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~23 .extended_lut = "off";
defparam \logicBox|Selector7~23 .lut_mask = 64'h000F000F000F010F;
defparam \logicBox|Selector7~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N54
cyclonev_lcell_comb \logicBox|Selector15~0 (
// Equation(s):
// \logicBox|Selector15~0_combout  = ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & (\logicBox|Selector15~8_combout )) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|Selector15~8_combout  & (\logicBox|Selector7~23_combout )) # 
// (\logicBox|Selector15~8_combout  & (((\logicBox|Selector7~20_combout )))))) ) ) # ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & (\logicBox|Selector15~8_combout )) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|Selector15~8_combout  & 
// (\logicBox|Selector7~25_combout )) # (\logicBox|Selector15~8_combout  & (((\logicBox|Selector7~21_combout )))))) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\logicBox|Selector15~8_combout ),
	.datac(!\logicBox|Selector7~25_combout ),
	.datad(!\logicBox|Selector7~20_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector7~21_combout ),
	.datag(!\logicBox|Selector7~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~0 .extended_lut = "on";
defparam \logicBox|Selector15~0 .lut_mask = 64'h2637262626373737;
defparam \logicBox|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N48
cyclonev_lcell_comb \logicBox|Selector15~6 (
// Equation(s):
// \logicBox|Selector15~6_combout  = ( \logicBox|Add3~49_sumout  & ( \muxSrc|Mux15~4_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((\immMux|mux_out[0]~1_combout ))) # (\Instr_Reg|Opcode [7] & (\logicBox|Add6~49_sumout )))) # 
// (\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[0]~1_combout )))) ) ) ) # ( !\logicBox|Add3~49_sumout  & ( \muxSrc|Mux15~4_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((\immMux|mux_out[0]~1_combout ))) # 
// (\Instr_Reg|Opcode [7] & (\logicBox|Add6~49_sumout )))) # (\Instr_Reg|Opcode [6] & (((\Instr_Reg|Opcode [7] & \immMux|mux_out[0]~1_combout )))) ) ) ) # ( \logicBox|Add3~49_sumout  & ( !\muxSrc|Mux15~4_combout  & ( (!\Instr_Reg|Opcode [6] & 
// (\logicBox|Add6~49_sumout  & (\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[0]~1_combout )))) ) ) ) # ( !\logicBox|Add3~49_sumout  & ( !\muxSrc|Mux15~4_combout  & ( (\Instr_Reg|Opcode [7] & 
// ((!\Instr_Reg|Opcode [6] & (\logicBox|Add6~49_sumout )) # (\Instr_Reg|Opcode [6] & ((\immMux|mux_out[0]~1_combout ))))) ) ) )

	.dataa(!\logicBox|Add6~49_sumout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\logicBox|Add3~49_sumout ),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~6 .extended_lut = "off";
defparam \logicBox|Selector15~6 .lut_mask = 64'h0407343704C734F7;
defparam \logicBox|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N0
cyclonev_lcell_comb \logicBox|Selector15~7 (
// Equation(s):
// \logicBox|Selector15~7_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add4~49_sumout  & ( !\Instr_Reg|Opcode [7] ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|Add4~49_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add1~45_sumout ) ) ) ) # ( 
// !\Instr_Reg|Opcode [6] & ( !\logicBox|Add4~49_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add1~45_sumout ) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\logicBox|Add1~45_sumout ),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~7 .extended_lut = "off";
defparam \logicBox|Selector15~7 .lut_mask = 64'h0A0A00000A0AAAAA;
defparam \logicBox|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N12
cyclonev_lcell_comb \logicBox|Selector15~5 (
// Equation(s):
// \logicBox|Selector15~5_combout  = ( \immMux|mux_out[0]~1_combout  & ( \logicBox|Add10~49_sumout  & ( (!\Instr_Reg|Opcode [6]) # ((\logicBox|Add0~49_sumout  & !\Instr_Reg|Opcode [7])) ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \logicBox|Add10~49_sumout  
// & ( (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|Opcode [7])) # (\muxSrc|Mux15~4_combout ))) # (\Instr_Reg|Opcode [6] & (((\logicBox|Add0~49_sumout  & !\Instr_Reg|Opcode [7])))) ) ) ) # ( \immMux|mux_out[0]~1_combout  & ( !\logicBox|Add10~49_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # (\logicBox|Add0~49_sumout ))) ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\logicBox|Add10~49_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux15~4_combout )) # 
// (\Instr_Reg|Opcode [6] & ((\logicBox|Add0~49_sumout ))))) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Add0~49_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\logicBox|Add10~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~5 .extended_lut = "off";
defparam \logicBox|Selector15~5 .lut_mask = 64'h4700CF0047CCCFCC;
defparam \logicBox|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N48
cyclonev_lcell_comb \ALUcntl|mux_out[0]~118 (
// Equation(s):
// \ALUcntl|mux_out[0]~118_combout  = ( \logicBox|Selector15~7_combout  & ( \logicBox|Selector15~5_combout  & ( ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector15~6_combout )))) # 
// (\Instr_Reg|Opcode [5]) ) ) ) # ( !\logicBox|Selector15~7_combout  & ( \logicBox|Selector15~5_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector15~6_combout 
// ))))) # (\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector15~7_combout  & ( !\logicBox|Selector15~5_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode 
// [4] & ((\logicBox|Selector15~6_combout ))))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Selector15~7_combout  & ( !\logicBox|Selector15~5_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & 
// (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector15~6_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\logicBox|Selector15~6_combout ),
	.datae(!\logicBox|Selector15~7_combout ),
	.dataf(!\logicBox|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[0]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[0]~118 .extended_lut = "off";
defparam \ALUcntl|mux_out[0]~118 .lut_mask = 64'h202A252F707A757F;
defparam \ALUcntl|mux_out[0]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N9
cyclonev_lcell_comb \ALUcntl|mux_out[0]~120 (
// Equation(s):
// \ALUcntl|mux_out[0]~120_combout  = ( \ALUcntl|mux_out[0]~118_combout  & ( ((\logicBox|Selector7~0_combout  & !\Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [5]) ) ) # ( !\ALUcntl|mux_out[0]~118_combout  & ( (!\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector7~0_combout  & !\Instr_Reg|Opcode [4])) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(!\logicBox|Selector7~0_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[0]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[0]~120 .extended_lut = "off";
defparam \ALUcntl|mux_out[0]~120 .lut_mask = 64'h0A000A005F555F55;
defparam \ALUcntl|mux_out[0]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N9
cyclonev_lcell_comb \ALUcntl|mux_out[13]~4 (
// Equation(s):
// \ALUcntl|mux_out[13]~4_combout  = ( !\Instr_Reg|ImmOut [4] & ( !\Instr_Reg|ImmOut [5] ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~4 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \ALUcntl|mux_out[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y16_N51
cyclonev_lcell_comb \logicBox|Selector7~5 (
// Equation(s):
// \logicBox|Selector7~5_combout  = ( !\Instr_Reg|ImmOut [6] & ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [7] & \ALUcntl|mux_out[13]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\ALUcntl|mux_out[13]~4_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [6]),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~5 .extended_lut = "off";
defparam \logicBox|Selector7~5 .lut_mask = 64'h000000000C0C0000;
defparam \logicBox|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N36
cyclonev_lcell_comb \logicBox|Selector15~4 (
// Equation(s):
// \logicBox|Selector15~4_combout  = ( \immMux|mux_out[0]~1_combout  & ( \logicBox|Add8~49_sumout  & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & ((\Instr_Reg|ImmOut [5])))) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & 
// ((\logicBox|Add5~49_sumout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \logicBox|Add8~49_sumout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & ((\Instr_Reg|ImmOut [5]))) # (\Instr_Reg|ImmOut [4] & 
// (\logicBox|Add5~49_sumout  & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( \immMux|mux_out[0]~1_combout  & ( !\logicBox|Add8~49_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & ((\logicBox|Add5~49_sumout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( 
// !\immMux|mux_out[0]~1_combout  & ( !\logicBox|Add8~49_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & (\logicBox|Add5~49_sumout  & !\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Add5~49_sumout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\logicBox|Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~4 .extended_lut = "off";
defparam \logicBox|Selector15~4 .lut_mask = 64'h0400150004881588;
defparam \logicBox|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N42
cyclonev_lcell_comb \ALUcntl|mux_out[0]~119 (
// Equation(s):
// \ALUcntl|mux_out[0]~119_combout  = ( \logicBox|Selector15~4_combout  & ( \ALUcntl|mux_out[0]~118_combout  & ( (!\Instr_Reg|Opcode [7]) # (\Instr_Reg|Opcode [4]) ) ) ) # ( !\logicBox|Selector15~4_combout  & ( \ALUcntl|mux_out[0]~118_combout  & ( 
// ((\logicBox|Selector7~5_combout  & (\immMux|mux_out[0]~1_combout  & !\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4]) ) ) ) # ( \logicBox|Selector15~4_combout  & ( !\ALUcntl|mux_out[0]~118_combout  & ( (!\Instr_Reg|Opcode [4] & 
// (\logicBox|Selector7~5_combout  & (\immMux|mux_out[0]~1_combout  & !\Instr_Reg|Opcode [7]))) ) ) ) # ( !\logicBox|Selector15~4_combout  & ( !\ALUcntl|mux_out[0]~118_combout  & ( (!\Instr_Reg|Opcode [4] & (\logicBox|Selector7~5_combout  & 
// (\immMux|mux_out[0]~1_combout  & !\Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector7~5_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector15~4_combout ),
	.dataf(!\ALUcntl|mux_out[0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[0]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[0]~119 .extended_lut = "off";
defparam \ALUcntl|mux_out[0]~119 .lut_mask = 64'h020002005755FF55;
defparam \ALUcntl|mux_out[0]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N21
cyclonev_lcell_comb \ALUcntl|mux_out[0]~98 (
// Equation(s):
// \ALUcntl|mux_out[0]~98_combout  = ( \ALUcntl|mux_out[0]~120_combout  & ( \ALUcntl|mux_out[0]~119_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~12_combout ) ) ) ) # ( !\ALUcntl|mux_out[0]~120_combout  & ( \ALUcntl|mux_out[0]~119_combout  & ( 
// (!\test|state_counter.0101~q  & (!\Instr_Reg|Opcode [5])) # (\test|state_counter.0101~q  & ((\memory|ram~12_combout ))) ) ) ) # ( \ALUcntl|mux_out[0]~120_combout  & ( !\ALUcntl|mux_out[0]~119_combout  & ( (!\test|state_counter.0101~q  & 
// (((\logicBox|Selector15~0_combout )) # (\Instr_Reg|Opcode [5]))) # (\test|state_counter.0101~q  & (((\memory|ram~12_combout )))) ) ) ) # ( !\ALUcntl|mux_out[0]~120_combout  & ( !\ALUcntl|mux_out[0]~119_combout  & ( (\memory|ram~12_combout  & 
// \test|state_counter.0101~q ) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\memory|ram~12_combout ),
	.datac(!\test|state_counter.0101~q ),
	.datad(!\logicBox|Selector15~0_combout ),
	.datae(!\ALUcntl|mux_out[0]~120_combout ),
	.dataf(!\ALUcntl|mux_out[0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[0]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[0]~98 .extended_lut = "off";
defparam \ALUcntl|mux_out[0]~98 .lut_mask = 64'h030353F3A3A3F3F3;
defparam \ALUcntl|mux_out[0]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N8
dffeas \registers|r[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][0] .is_wysiwyg = "true";
defparam \registers|r[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N15
cyclonev_lcell_comb \muxSrc|Mux15~3 (
// Equation(s):
// \muxSrc|Mux15~3_combout  = ( \registers|r[15][0]~q  & ( \registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][0]~q )))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][0]~q ))) ) 
// ) ) # ( !\registers|r[15][0]~q  & ( \registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][0]~q )))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][0]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) ) # ( 
// \registers|r[15][0]~q  & ( !\registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][0]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][0]~q ))) ) ) ) # ( !\registers|r[15][0]~q  
// & ( !\registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][0]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][0]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) )

	.dataa(!\registers|r[13][0]~q ),
	.datab(!\registers|r[14][0]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[15][0]~q ),
	.dataf(!\registers|r[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~3 .extended_lut = "off";
defparam \muxSrc|Mux15~3 .lut_mask = 64'h0530053FF530F53F;
defparam \muxSrc|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N3
cyclonev_lcell_comb \muxSrc|Mux15~0 (
// Equation(s):
// \muxSrc|Mux15~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[3][0]~q  & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[2][0]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[3][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[0][0]~q ))) # 
// (\Instr_Reg|RsrcOut [0] & (\registers|r[1][0]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[3][0]~q  & ( (\registers|r[2][0]~q  & !\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[3][0]~q  & ( (!\Instr_Reg|RsrcOut [0] 
// & ((\registers|r[0][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[1][0]~q )) ) ) )

	.dataa(!\registers|r[1][0]~q ),
	.datab(!\registers|r[0][0]~q ),
	.datac(!\registers|r[2][0]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~0 .extended_lut = "off";
defparam \muxSrc|Mux15~0 .lut_mask = 64'h33550F0033550FFF;
defparam \muxSrc|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N57
cyclonev_lcell_comb \muxSrc|Mux15~2 (
// Equation(s):
// \muxSrc|Mux15~2_combout  = ( \registers|r[9][0]~q  & ( \registers|r[10][0]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\registers|r[8][0]~q ))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\registers|r[11][0]~q )))) ) ) 
// ) # ( !\registers|r[9][0]~q  & ( \registers|r[10][0]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[8][0]~q  & ((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\registers|r[11][0]~q )))) ) ) ) # ( 
// \registers|r[9][0]~q  & ( !\registers|r[10][0]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\registers|r[8][0]~q ))) # (\Instr_Reg|RsrcOut [1] & (((\registers|r[11][0]~q  & \Instr_Reg|RsrcOut [0])))) ) ) ) # ( !\registers|r[9][0]~q  & 
// ( !\registers|r[10][0]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[8][0]~q  & ((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((\registers|r[11][0]~q  & \Instr_Reg|RsrcOut [0])))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\registers|r[8][0]~q ),
	.datac(!\registers|r[11][0]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[9][0]~q ),
	.dataf(!\registers|r[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~2 .extended_lut = "off";
defparam \muxSrc|Mux15~2 .lut_mask = 64'h220522AF770577AF;
defparam \muxSrc|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N3
cyclonev_lcell_comb \muxSrc|Mux15~1 (
// Equation(s):
// \muxSrc|Mux15~1_combout  = ( \registers|r[5][0]~q  & ( \registers|r[4][0]~q  & ( (!\Instr_Reg|RsrcOut [1]) # ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][0]~q ))) ) ) ) # ( !\registers|r[5][0]~q  & ( 
// \registers|r[4][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[6][0]~q )))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][0]~q  & ((\Instr_Reg|RsrcOut [1])))) ) ) ) # ( \registers|r[5][0]~q  & ( !\registers|r[4][0]~q  & ( 
// (!\Instr_Reg|RsrcOut [0] & (((\registers|r[6][0]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])) # (\registers|r[7][0]~q ))) ) ) ) # ( !\registers|r[5][0]~q  & ( !\registers|r[4][0]~q  & ( (\Instr_Reg|RsrcOut [1] & 
// ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][0]~q )))) ) ) )

	.dataa(!\registers|r[7][0]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[6][0]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[5][0]~q ),
	.dataf(!\registers|r[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~1 .extended_lut = "off";
defparam \muxSrc|Mux15~1 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \muxSrc|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N27
cyclonev_lcell_comb \muxSrc|Mux15~4 (
// Equation(s):
// \muxSrc|Mux15~4_combout  = ( \muxSrc|Mux15~2_combout  & ( \muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\muxSrc|Mux15~0_combout ) # (\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2])) # 
// (\muxSrc|Mux15~3_combout ))) ) ) ) # ( !\muxSrc|Mux15~2_combout  & ( \muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\muxSrc|Mux15~0_combout ) # (\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~3_combout  & 
// (\Instr_Reg|RsrcOut [2]))) ) ) ) # ( \muxSrc|Mux15~2_combout  & ( !\muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2] & \muxSrc|Mux15~0_combout )))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2])) # 
// (\muxSrc|Mux15~3_combout ))) ) ) ) # ( !\muxSrc|Mux15~2_combout  & ( !\muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2] & \muxSrc|Mux15~0_combout )))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~3_combout  & 
// (\Instr_Reg|RsrcOut [2]))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\muxSrc|Mux15~3_combout ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\muxSrc|Mux15~0_combout ),
	.datae(!\muxSrc|Mux15~2_combout ),
	.dataf(!\muxSrc|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~4 .extended_lut = "off";
defparam \muxSrc|Mux15~4 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \muxSrc|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[1]~feeder_combout  = ( \muxSrc|Mux15~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[1]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N26
dffeas \memory|ram_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a64~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  & !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h550F3300550F33FF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N57
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F3300550F33FF55;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \memory|ram~12 (
// Equation(s):
// \memory|ram~12_combout  = ( \memory|ram_rtl_0_bypass [0] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [1] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ) ) ) ) # ( \memory|ram_rtl_0_bypass [0] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [1] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  & \memory|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0_bypass [0]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~12 .extended_lut = "off";
defparam \memory|ram~12 .lut_mask = 64'h03035555F3F35555;
defparam \memory|ram~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N0
cyclonev_lcell_comb \Instr_Reg|RdstOut[0]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[0]~feeder_combout  = ( \memory|ram~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N2
dffeas \Instr_Reg|RdstOut[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[0]~feeder_combout ),
	.asdata(\memory|ram~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N56
dffeas \registers|r[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][5] .is_wysiwyg = "true";
defparam \registers|r[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N20
dffeas \registers|r[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][5] .is_wysiwyg = "true";
defparam \registers|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N44
dffeas \registers|r[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][5] .is_wysiwyg = "true";
defparam \registers|r[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N53
dffeas \registers|r[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][5] .is_wysiwyg = "true";
defparam \registers|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N57
cyclonev_lcell_comb \muxDst|Mux10~2 (
// Equation(s):
// \muxDst|Mux10~2_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[14][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[6][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[10][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[2][5]~q  ) ) )

	.dataa(!\registers|r[10][5]~q ),
	.datab(!\registers|r[6][5]~q ),
	.datac(!\registers|r[14][5]~q ),
	.datad(!\registers|r[2][5]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~2 .extended_lut = "off";
defparam \muxDst|Mux10~2 .lut_mask = 64'h00FF555533330F0F;
defparam \muxDst|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N32
dffeas \registers|r[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][5] .is_wysiwyg = "true";
defparam \registers|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N3
cyclonev_lcell_comb \registers|r[1][5]~feeder (
// Equation(s):
// \registers|r[1][5]~feeder_combout  = ( \ALUcntl|mux_out[5]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[1][5]~feeder .extended_lut = "off";
defparam \registers|r[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N5
dffeas \registers|r[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][5] .is_wysiwyg = "true";
defparam \registers|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N15
cyclonev_lcell_comb \registers|r[9][5]~feeder (
// Equation(s):
// \registers|r[9][5]~feeder_combout  = ( \ALUcntl|mux_out[5]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][5]~feeder .extended_lut = "off";
defparam \registers|r[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N17
dffeas \registers|r[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][5] .is_wysiwyg = "true";
defparam \registers|r[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N39
cyclonev_lcell_comb \muxDst|Mux10~1 (
// Equation(s):
// \muxDst|Mux10~1_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[13][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[5][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[9][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[1][5]~q  ) ) )

	.dataa(!\registers|r[13][5]~q ),
	.datab(!\registers|r[5][5]~q ),
	.datac(!\registers|r[1][5]~q ),
	.datad(!\registers|r[9][5]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~1 .extended_lut = "off";
defparam \muxDst|Mux10~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxDst|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N21
cyclonev_lcell_comb \registers|r[3][5]~feeder (
// Equation(s):
// \registers|r[3][5]~feeder_combout  = ( \ALUcntl|mux_out[5]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][5]~feeder .extended_lut = "off";
defparam \registers|r[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas \registers|r[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][5] .is_wysiwyg = "true";
defparam \registers|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N14
dffeas \registers|r[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][5] .is_wysiwyg = "true";
defparam \registers|r[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N44
dffeas \registers|r[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][5] .is_wysiwyg = "true";
defparam \registers|r[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N50
dffeas \registers|r[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][5] .is_wysiwyg = "true";
defparam \registers|r[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N21
cyclonev_lcell_comb \muxDst|Mux10~3 (
// Equation(s):
// \muxDst|Mux10~3_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[15][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[7][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[11][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[3][5]~q  ) ) )

	.dataa(!\registers|r[3][5]~q ),
	.datab(!\registers|r[15][5]~q ),
	.datac(!\registers|r[11][5]~q ),
	.datad(!\registers|r[7][5]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~3 .extended_lut = "off";
defparam \muxDst|Mux10~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \muxDst|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N5
dffeas \registers|r[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][5] .is_wysiwyg = "true";
defparam \registers|r[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N35
dffeas \registers|r[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][5] .is_wysiwyg = "true";
defparam \registers|r[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N11
dffeas \registers|r[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][5] .is_wysiwyg = "true";
defparam \registers|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N32
dffeas \registers|r[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][5] .is_wysiwyg = "true";
defparam \registers|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N33
cyclonev_lcell_comb \muxDst|Mux10~0 (
// Equation(s):
// \muxDst|Mux10~0_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[12][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[4][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[8][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[0][5]~q  ) ) )

	.dataa(!\registers|r[8][5]~q ),
	.datab(!\registers|r[12][5]~q ),
	.datac(!\registers|r[0][5]~q ),
	.datad(!\registers|r[4][5]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~0 .extended_lut = "off";
defparam \muxDst|Mux10~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \muxDst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N6
cyclonev_lcell_comb \muxDst|Mux10~4 (
// Equation(s):
// \muxDst|Mux10~4_combout  = ( \muxDst|Mux10~3_combout  & ( \muxDst|Mux10~0_combout  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\muxDst|Mux10~2_combout ))) # (\Instr_Reg|RdstOut [0] & (((\muxDst|Mux10~1_combout ) # (\Instr_Reg|RdstOut 
// [1])))) ) ) ) # ( !\muxDst|Mux10~3_combout  & ( \muxDst|Mux10~0_combout  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\muxDst|Mux10~2_combout ))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1] & \muxDst|Mux10~1_combout )))) ) ) ) 
// # ( \muxDst|Mux10~3_combout  & ( !\muxDst|Mux10~0_combout  & ( (!\Instr_Reg|RdstOut [0] & (\muxDst|Mux10~2_combout  & (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & (((\muxDst|Mux10~1_combout ) # (\Instr_Reg|RdstOut [1])))) ) ) ) # ( 
// !\muxDst|Mux10~3_combout  & ( !\muxDst|Mux10~0_combout  & ( (!\Instr_Reg|RdstOut [0] & (\muxDst|Mux10~2_combout  & (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1] & \muxDst|Mux10~1_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\muxDst|Mux10~2_combout ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\muxDst|Mux10~1_combout ),
	.datae(!\muxDst|Mux10~3_combout ),
	.dataf(!\muxDst|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~4 .extended_lut = "off";
defparam \muxDst|Mux10~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \muxDst|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N12
cyclonev_lcell_comb \immMux|mux_out[5]~8 (
// Equation(s):
// \immMux|mux_out[5]~8_combout  = ( \muxDst|Mux10~4_combout  & ( \test|always1~0_combout  & ( (!\test|state_counter.0010~q ) # (\Instr_Reg|ImmOut [5]) ) ) ) # ( !\muxDst|Mux10~4_combout  & ( \test|always1~0_combout  & ( (\test|state_counter.0010~q  & 
// \Instr_Reg|ImmOut [5]) ) ) ) # ( \muxDst|Mux10~4_combout  & ( !\test|always1~0_combout  ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\muxDst|Mux10~4_combout ),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[5]~8 .extended_lut = "off";
defparam \immMux|mux_out[5]~8 .lut_mask = 64'h0000FFFF0033CCFF;
defparam \immMux|mux_out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N51
cyclonev_lcell_comb \ALUcntl|mux_out[13]~24 (
// Equation(s):
// \ALUcntl|mux_out[13]~24_combout  = ( \Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & \Instr_Reg|ImmOut [7]) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( !\Instr_Reg|ImmOut [6] & ( (\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~24 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~24 .lut_mask = 64'h0F000000000000F0;
defparam \ALUcntl|mux_out[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N27
cyclonev_lcell_comb \ALUcntl|mux_out[5]~27 (
// Equation(s):
// \ALUcntl|mux_out[5]~27_combout  = ( !\ALUcntl|mux_out[13]~24_combout  & ( (!\Instr_Reg|ImmOut [7] & !\Instr_Reg|Opcode [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~27 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~27 .lut_mask = 64'hF000F00000000000;
defparam \ALUcntl|mux_out[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \ALUcntl|mux_out[5]~57 (
// Equation(s):
// \ALUcntl|mux_out[5]~57_combout  = ( !\Instr_Reg|Opcode [7] & ( (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & (\ALUcntl|mux_out[5]~27_combout  & !\Instr_Reg|ImmOut [5]))) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\ALUcntl|mux_out[5]~27_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~57 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~57 .lut_mask = 64'h0200000002000000;
defparam \ALUcntl|mux_out[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N18
cyclonev_lcell_comb \ALUcntl|mux_out[5]~58 (
// Equation(s):
// \ALUcntl|mux_out[5]~58_combout  = ( \ALUcntl|mux_out[5]~57_combout  & ( (!\Instr_Reg|Opcode [5] & \Instr_Reg|Opcode [6]) ) ) # ( !\ALUcntl|mux_out[5]~57_combout  & ( !\Instr_Reg|Opcode [5] $ (((!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [4] & 
// !\Instr_Reg|Opcode [6])))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\ALUcntl|mux_out[5]~57_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~58 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~58 .lut_mask = 64'hD2F000F0D2F000F0;
defparam \ALUcntl|mux_out[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N45
cyclonev_lcell_comb \ALUcntl|mux_out[5]~55 (
// Equation(s):
// \ALUcntl|mux_out[5]~55_combout  = ( \Instr_Reg|ImmOut [4] & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [5] & !\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~55 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~55 .lut_mask = 64'h0000202000000000;
defparam \ALUcntl|mux_out[5]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N12
cyclonev_lcell_comb \ALUcntl|mux_out[5]~56 (
// Equation(s):
// \ALUcntl|mux_out[5]~56_combout  = ( \ALUcntl|mux_out[5]~55_combout  & ( !\Instr_Reg|Opcode [5] & ( !\ALUcntl|mux_out[5]~27_combout  ) ) ) # ( !\ALUcntl|mux_out[5]~55_combout  & ( !\Instr_Reg|Opcode [5] ) )

	.dataa(gnd),
	.datab(!\ALUcntl|mux_out[5]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUcntl|mux_out[5]~55_combout ),
	.dataf(!\Instr_Reg|Opcode [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~56 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~56 .lut_mask = 64'hFFFFCCCC00000000;
defparam \ALUcntl|mux_out[5]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N6
cyclonev_lcell_comb \ALUcntl|mux_out[5]~59 (
// Equation(s):
// \ALUcntl|mux_out[5]~59_combout  = ( \logicBox|Add4~37_sumout  & ( \logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((\logicBox|Add0~37_sumout ) # (\Instr_Reg|Opcode 
// [4])))) ) ) ) # ( !\logicBox|Add4~37_sumout  & ( \logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [6]) # ((\logicBox|Add0~37_sumout  & !\Instr_Reg|Opcode [7])))) ) ) ) # ( \logicBox|Add4~37_sumout  & ( 
// !\logicBox|Add10~37_sumout  & ( (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((\logicBox|Add0~37_sumout ) # (\Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Add4~37_sumout  & ( !\logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [4] & 
// (\Instr_Reg|Opcode [6] & (\logicBox|Add0~37_sumout  & !\Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Add0~37_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add4~37_sumout ),
	.dataf(!\logicBox|Add10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~59 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~59 .lut_mask = 64'h020013008A889B88;
defparam \ALUcntl|mux_out[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N45
cyclonev_lcell_comb \ALUcntl|mux_out[5]~82 (
// Equation(s):
// \ALUcntl|mux_out[5]~82_combout  = ( \Instr_Reg|Opcode [7] & ( (\Instr_Reg|Opcode [4] & !\Instr_Reg|Opcode [6]) ) ) # ( !\Instr_Reg|Opcode [7] & ( \Instr_Reg|Opcode [4] ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~82 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~82 .lut_mask = 64'h5555555555005500;
defparam \ALUcntl|mux_out[5]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N21
cyclonev_lcell_comb \ALUcntl|mux_out[5]~81 (
// Equation(s):
// \ALUcntl|mux_out[5]~81_combout  = ( \Instr_Reg|ImmOut [5] & ( \Instr_Reg|Opcode [7] & ( \Instr_Reg|Opcode [4] ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( \Instr_Reg|Opcode [7] & ( \Instr_Reg|Opcode [4] ) ) ) # ( \Instr_Reg|ImmOut [5] & ( !\Instr_Reg|Opcode [7] & 
// ( (\Instr_Reg|Opcode [4] & !\Instr_Reg|Opcode [6]) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( !\Instr_Reg|Opcode [7] & ( (!\Instr_Reg|Opcode [4] & (\ALUcntl|mux_out[13]~24_combout )) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [6]))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~24_combout ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~81 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~81 .lut_mask = 64'h7474303033333333;
defparam \ALUcntl|mux_out[5]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N33
cyclonev_lcell_comb \ALUcntl|mux_out[5]~123 (
// Equation(s):
// \ALUcntl|mux_out[5]~123_combout  = ( \logicBox|Add6~37_sumout  & ( (!\ALUcntl|mux_out[5]~82_combout  & (((!\immMux|mux_out[5]~8_combout  & \ALUcntl|mux_out[5]~81_combout )))) # (\ALUcntl|mux_out[5]~82_combout  & (!\logicBox|Add3~37_sumout  & 
// ((!\ALUcntl|mux_out[5]~81_combout )))) ) ) # ( !\logicBox|Add6~37_sumout  & ( (!\ALUcntl|mux_out[5]~82_combout  & (((!\immMux|mux_out[5]~8_combout  & \ALUcntl|mux_out[5]~81_combout )))) # (\ALUcntl|mux_out[5]~82_combout  & ((!\logicBox|Add3~37_sumout ) # 
// ((\ALUcntl|mux_out[5]~81_combout )))) ) )

	.dataa(!\ALUcntl|mux_out[5]~82_combout ),
	.datab(!\logicBox|Add3~37_sumout ),
	.datac(!\immMux|mux_out[5]~8_combout ),
	.datad(!\ALUcntl|mux_out[5]~81_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~123 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~123 .lut_mask = 64'h44F544F544A044A0;
defparam \ALUcntl|mux_out[5]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N48
cyclonev_lcell_comb \ALUcntl|mux_out[5]~80 (
// Equation(s):
// \ALUcntl|mux_out[5]~80_combout  = ( \Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) 
// ) # ( \Instr_Reg|ImmOut [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7]) # ((!\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] 
// & ((!\Instr_Reg|ImmOut [7]) # ((!\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5])))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~80 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~80 .lut_mask = 64'h88A8A88888888888;
defparam \ALUcntl|mux_out[5]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N18
cyclonev_lcell_comb \ALUcntl|mux_out[13]~16 (
// Equation(s):
// \ALUcntl|mux_out[13]~16_combout  = ( \logicBox|ShiftLeft0~5_combout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [6])) ) ) # ( !\logicBox|ShiftLeft0~5_combout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & 
// ((!\Instr_Reg|ImmOut [6]) # (\logicBox|ShiftLeft0~7_combout )))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|ShiftLeft0~7_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~16 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~16 .lut_mask = 64'h2202220222002200;
defparam \ALUcntl|mux_out[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~9 (
// Equation(s):
// \logicBox|ShiftLeft0~9_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux13~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux12~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux11~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux10~4_combout  ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\muxSrc|Mux10~4_combout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~9 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~9 .lut_mask = 64'h0F0F00FF33335555;
defparam \logicBox|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N9
cyclonev_lcell_comb \ALUcntl|mux_out[5]~60 (
// Equation(s):
// \ALUcntl|mux_out[5]~60_combout  = ( \logicBox|ShiftLeft0~9_combout  & ( \logicBox|ShiftLeft0~10_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & ((!\immMux|mux_out[3]~3_combout ))) ) ) ) # 
// ( !\logicBox|ShiftLeft0~9_combout  & ( \logicBox|ShiftLeft0~10_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & (((!\immMux|mux_out[3]~3_combout  & \immMux|mux_out[2]~4_combout )))) ) ) ) # 
// ( \logicBox|ShiftLeft0~9_combout  & ( !\logicBox|ShiftLeft0~10_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & (((!\immMux|mux_out[3]~3_combout  & !\immMux|mux_out[2]~4_combout )))) ) ) ) 
// # ( !\logicBox|ShiftLeft0~9_combout  & ( !\logicBox|ShiftLeft0~10_combout  & ( (\muxSrc|Mux0~4_combout  & !\ALUcntl|mux_out[13]~16_combout ) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\ALUcntl|mux_out[13]~16_combout ),
	.datae(!\logicBox|ShiftLeft0~9_combout ),
	.dataf(!\logicBox|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~60 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~60 .lut_mask = 64'h550055C0550C55CC;
defparam \ALUcntl|mux_out[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N42
cyclonev_lcell_comb \ALUcntl|mux_out[13]~6 (
// Equation(s):
// \ALUcntl|mux_out[13]~6_combout  = ( !\Instr_Reg|Opcode [7] & ( !\Instr_Reg|ImmOut [4] $ (!\Instr_Reg|ImmOut [5]) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~6 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~6 .lut_mask = 64'h5A5A5A5A00000000;
defparam \ALUcntl|mux_out[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N45
cyclonev_lcell_comb \ALUcntl|mux_out[5]~69 (
// Equation(s):
// \ALUcntl|mux_out[5]~69_combout  = ( !\ALUcntl|mux_out[13]~6_combout  & ( \Instr_Reg|ImmOut [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~69 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~69 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ALUcntl|mux_out[5]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N39
cyclonev_lcell_comb \ALUcntl|mux_out[5]~61 (
// Equation(s):
// \ALUcntl|mux_out[5]~61_combout  = (\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[3]~3_combout ) # (\Instr_Reg|ImmOut [5])))

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~61 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~61 .lut_mask = 64'h00F500F500F500F5;
defparam \ALUcntl|mux_out[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N54
cyclonev_lcell_comb \ALUcntl|mux_out[5]~62 (
// Equation(s):
// \ALUcntl|mux_out[5]~62_combout  = (\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[3]~3_combout ) # ((!\Instr_Reg|ImmOut [5] & !\immMux|mux_out[2]~4_combout ))))

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~62 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~62 .lut_mask = 64'h0F080F080F080F08;
defparam \ALUcntl|mux_out[5]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N12
cyclonev_lcell_comb \ALUcntl|mux_out[5]~63 (
// Equation(s):
// \ALUcntl|mux_out[5]~63_combout  = ( \ALUcntl|mux_out[5]~46_combout  & ( (!\ALUcntl|mux_out[5]~61_combout  & (((\logicBox|ShiftRight1~3_combout  & \ALUcntl|mux_out[5]~62_combout )))) # (\ALUcntl|mux_out[5]~61_combout  & (((\ALUcntl|mux_out[5]~62_combout )) 
// # (\logicBox|ShiftRight3~1_combout ))) ) ) # ( !\ALUcntl|mux_out[5]~46_combout  & ( (!\ALUcntl|mux_out[5]~61_combout  & (((\logicBox|ShiftRight1~3_combout  & \ALUcntl|mux_out[5]~62_combout )))) # (\ALUcntl|mux_out[5]~61_combout  & 
// (\logicBox|ShiftRight3~1_combout  & ((!\ALUcntl|mux_out[5]~62_combout )))) ) )

	.dataa(!\ALUcntl|mux_out[5]~61_combout ),
	.datab(!\logicBox|ShiftRight3~1_combout ),
	.datac(!\logicBox|ShiftRight1~3_combout ),
	.datad(!\ALUcntl|mux_out[5]~62_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~63 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~63 .lut_mask = 64'h110A110A115F115F;
defparam \ALUcntl|mux_out[5]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N27
cyclonev_lcell_comb \ALUcntl|mux_out[5]~68 (
// Equation(s):
// \ALUcntl|mux_out[5]~68_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [6]) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [4])) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~68 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~68 .lut_mask = 64'h000A0A0A000A0A0A;
defparam \ALUcntl|mux_out[5]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N42
cyclonev_lcell_comb \logicBox|ShiftRight0~4 (
// Equation(s):
// \logicBox|ShiftRight0~4_combout  = ( \immMux|mux_out[0]~1_combout  & ( (\muxSrc|Mux1~4_combout  & !\logicBox|Add11~57_sumout ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( (!\logicBox|Add11~57_sumout  & (\muxSrc|Mux2~4_combout )) # 
// (\logicBox|Add11~57_sumout  & ((\muxSrc|Mux0~4_combout ))) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\logicBox|Add11~57_sumout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~4 .extended_lut = "off";
defparam \logicBox|ShiftRight0~4 .lut_mask = 64'h303F5050303F5050;
defparam \logicBox|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N27
cyclonev_lcell_comb \logicBox|ShiftRight2~1 (
// Equation(s):
// \logicBox|ShiftRight2~1_combout  = ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux2~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout 
// ))) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~1 .extended_lut = "off";
defparam \logicBox|ShiftRight2~1 .lut_mask = 64'h0A5F0A5F33333333;
defparam \logicBox|ShiftRight2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N51
cyclonev_lcell_comb \ALUcntl|mux_out[5]~64 (
// Equation(s):
// \ALUcntl|mux_out[5]~64_combout  = ( \logicBox|Add11~9_sumout  & ( \Instr_Reg|ImmOut [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~64 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~64 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUcntl|mux_out[5]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N6
cyclonev_lcell_comb \ALUcntl|mux_out[5]~66 (
// Equation(s):
// \ALUcntl|mux_out[5]~66_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~7_combout  & ( (!\Instr_Reg|ImmOut [5] & (((\logicBox|Add11~29_sumout ) # (\logicBox|Add11~5_sumout )) # (\logicBox|Add11~9_sumout ))) ) ) ) # ( 
// !\logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~7_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( \logicBox|ShiftRight0~1_combout  & ( !\logicBox|ShiftRight0~7_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( !\logicBox|ShiftRight0~1_combout  & ( 
// !\logicBox|ShiftRight0~7_combout  & ( !\Instr_Reg|ImmOut [5] ) ) )

	.dataa(!\logicBox|Add11~9_sumout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~66 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~66 .lut_mask = 64'hF0F0F0F0F0F070F0;
defparam \ALUcntl|mux_out[5]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N33
cyclonev_lcell_comb \ALUcntl|mux_out[13]~5 (
// Equation(s):
// \ALUcntl|mux_out[13]~5_combout  = ( \test|always1~0_combout  & ( (!\Instr_Reg|Opcode [7] & (((\Instr_Reg|ImmOut [4])))) # (\Instr_Reg|Opcode [7] & (\muxDst|Mux0~4_combout  & (!\Instr_Reg|ImmOut [4] & !\test|state_counter.0010~q ))) ) ) # ( 
// !\test|always1~0_combout  & ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [4]))) # (\Instr_Reg|Opcode [7] & (\muxDst|Mux0~4_combout  & !\Instr_Reg|ImmOut [4])) ) )

	.dataa(!\muxDst|Mux0~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\test|state_counter.0010~q ),
	.datae(!\test|always1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~5 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~5 .lut_mask = 64'h1C1C1C0C1C1C1C0C;
defparam \ALUcntl|mux_out[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N0
cyclonev_lcell_comb \ALUcntl|mux_out[5]~65 (
// Equation(s):
// \ALUcntl|mux_out[5]~65_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~0_combout  & ( (\ALUcntl|mux_out[13]~5_combout  & ((!\ALUcntl|mux_out[13]~4_combout ) # ((!\logicBox|Add11~5_sumout  & !\ALUcntl|mux_out[5]~53_combout )))) ) ) 
// ) # ( !\logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~0_combout  & ( (\ALUcntl|mux_out[13]~5_combout  & !\ALUcntl|mux_out[13]~4_combout ) ) ) ) # ( \logicBox|ShiftRight0~1_combout  & ( !\logicBox|ShiftRight0~0_combout  & ( 
// (\ALUcntl|mux_out[13]~5_combout  & !\ALUcntl|mux_out[13]~4_combout ) ) ) ) # ( !\logicBox|ShiftRight0~1_combout  & ( !\logicBox|ShiftRight0~0_combout  & ( (\ALUcntl|mux_out[13]~5_combout  & !\ALUcntl|mux_out[13]~4_combout ) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~5_combout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\ALUcntl|mux_out[13]~4_combout ),
	.datad(!\ALUcntl|mux_out[5]~53_combout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~65 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~65 .lut_mask = 64'h5050505050505450;
defparam \ALUcntl|mux_out[5]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N54
cyclonev_lcell_comb \ALUcntl|mux_out[5]~67 (
// Equation(s):
// \ALUcntl|mux_out[5]~67_combout  = ( \ALUcntl|mux_out[5]~47_combout  & ( \ALUcntl|mux_out[5]~65_combout  & ( (!\ALUcntl|mux_out[5]~64_combout  & (((!\ALUcntl|mux_out[5]~66_combout )) # (\logicBox|ShiftRight0~4_combout ))) # (\ALUcntl|mux_out[5]~64_combout  
// & (((\logicBox|ShiftRight2~1_combout  & !\ALUcntl|mux_out[5]~66_combout )))) ) ) ) # ( !\ALUcntl|mux_out[5]~47_combout  & ( \ALUcntl|mux_out[5]~65_combout  & ( (!\ALUcntl|mux_out[5]~64_combout  & (\logicBox|ShiftRight0~4_combout  & 
// ((\ALUcntl|mux_out[5]~66_combout )))) # (\ALUcntl|mux_out[5]~64_combout  & (((\logicBox|ShiftRight2~1_combout  & !\ALUcntl|mux_out[5]~66_combout )))) ) ) )

	.dataa(!\logicBox|ShiftRight0~4_combout ),
	.datab(!\logicBox|ShiftRight2~1_combout ),
	.datac(!\ALUcntl|mux_out[5]~64_combout ),
	.datad(!\ALUcntl|mux_out[5]~66_combout ),
	.datae(!\ALUcntl|mux_out[5]~47_combout ),
	.dataf(!\ALUcntl|mux_out[5]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~67 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~67 .lut_mask = 64'h000000000350F350;
defparam \ALUcntl|mux_out[5]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N42
cyclonev_lcell_comb \ALUcntl|mux_out[5]~70 (
// Equation(s):
// \ALUcntl|mux_out[5]~70_combout  = ( \ALUcntl|mux_out[5]~67_combout  & ( \logicBox|Add2~33_sumout  & ( ((!\ALUcntl|mux_out[5]~68_combout  & ((\ALUcntl|mux_out[5]~63_combout ))) # (\ALUcntl|mux_out[5]~68_combout  & (\logicBox|Add1~33_sumout ))) # 
// (\ALUcntl|mux_out[5]~69_combout ) ) ) ) # ( !\ALUcntl|mux_out[5]~67_combout  & ( \logicBox|Add2~33_sumout  & ( (!\ALUcntl|mux_out[5]~69_combout  & ((!\ALUcntl|mux_out[5]~68_combout  & ((\ALUcntl|mux_out[5]~63_combout ))) # (\ALUcntl|mux_out[5]~68_combout  
// & (\logicBox|Add1~33_sumout )))) # (\ALUcntl|mux_out[5]~69_combout  & (((\ALUcntl|mux_out[5]~68_combout )))) ) ) ) # ( \ALUcntl|mux_out[5]~67_combout  & ( !\logicBox|Add2~33_sumout  & ( (!\ALUcntl|mux_out[5]~69_combout  & ((!\ALUcntl|mux_out[5]~68_combout 
//  & ((\ALUcntl|mux_out[5]~63_combout ))) # (\ALUcntl|mux_out[5]~68_combout  & (\logicBox|Add1~33_sumout )))) # (\ALUcntl|mux_out[5]~69_combout  & (((!\ALUcntl|mux_out[5]~68_combout )))) ) ) ) # ( !\ALUcntl|mux_out[5]~67_combout  & ( 
// !\logicBox|Add2~33_sumout  & ( (!\ALUcntl|mux_out[5]~69_combout  & ((!\ALUcntl|mux_out[5]~68_combout  & ((\ALUcntl|mux_out[5]~63_combout ))) # (\ALUcntl|mux_out[5]~68_combout  & (\logicBox|Add1~33_sumout )))) ) ) )

	.dataa(!\ALUcntl|mux_out[5]~69_combout ),
	.datab(!\logicBox|Add1~33_sumout ),
	.datac(!\ALUcntl|mux_out[5]~63_combout ),
	.datad(!\ALUcntl|mux_out[5]~68_combout ),
	.datae(!\ALUcntl|mux_out[5]~67_combout ),
	.dataf(!\logicBox|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~70 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~70 .lut_mask = 64'h0A225F220A775F77;
defparam \ALUcntl|mux_out[5]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N36
cyclonev_lcell_comb \logicBox|Selector0~5 (
// Equation(s):
// \logicBox|Selector0~5_combout  = ( \Instr_Reg|ImmOut [6] & ( !\test|RegOrImm~0_combout  & ( \muxDst|Mux0~4_combout  ) ) )

	.dataa(!\muxDst|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [6]),
	.dataf(!\test|RegOrImm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~5 .extended_lut = "off";
defparam \logicBox|Selector0~5 .lut_mask = 64'h0000555500000000;
defparam \logicBox|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N45
cyclonev_lcell_comb \ALUcntl|mux_out[5]~73 (
// Equation(s):
// \ALUcntl|mux_out[5]~73_combout  = ( \logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [6])) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # 
// (!\Instr_Reg|ImmOut [6]))) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~73 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~73 .lut_mask = 64'h3330333000300030;
defparam \ALUcntl|mux_out[5]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N18
cyclonev_lcell_comb \ALUcntl|mux_out[5]~78 (
// Equation(s):
// \ALUcntl|mux_out[5]~78_combout  = ( \ALUcntl|mux_out[5]~73_combout  & ( \logicBox|ShiftRight0~6_combout  & ( ((!\logicBox|Add11~9_sumout  & (\logicBox|Selector0~5_combout  & !\logicBox|Add11~1_sumout ))) # (\Instr_Reg|ImmOut [4]) ) ) ) # ( 
// \ALUcntl|mux_out[5]~73_combout  & ( !\logicBox|ShiftRight0~6_combout  & ( \Instr_Reg|ImmOut [4] ) ) )

	.dataa(!\logicBox|Add11~9_sumout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Selector0~5_combout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(!\ALUcntl|mux_out[5]~73_combout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~78 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~78 .lut_mask = 64'h0000333300003B33;
defparam \ALUcntl|mux_out[5]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N24
cyclonev_lcell_comb \ALUcntl|mux_out[5]~72 (
// Equation(s):
// \ALUcntl|mux_out[5]~72_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~3_combout  & ( !\Instr_Reg|ImmOut [4] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~3_combout  & ( (!\Instr_Reg|ImmOut [4] & 
// ((!\logicBox|ShiftRight0~0_combout ) # ((!\logicBox|Selector0~5_combout ) # (\logicBox|Add11~1_sumout )))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~3_combout  & ( !\Instr_Reg|ImmOut [4] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( 
// !\logicBox|ShiftRight0~3_combout  & ( !\Instr_Reg|ImmOut [4] ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|ShiftRight0~0_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|Selector0~5_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~72 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~72 .lut_mask = 64'hAAAAAAAAAA8AAAAA;
defparam \ALUcntl|mux_out[5]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N27
cyclonev_lcell_comb \ALUcntl|mux_out[5]~71 (
// Equation(s):
// \ALUcntl|mux_out[5]~71_combout  = ( \logicBox|Add11~57_sumout  & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|ImmOut [4] & !\logicBox|Add11~1_sumout ) ) ) ) # ( \logicBox|Add11~57_sumout  & ( !\Instr_Reg|ImmOut [6] & ( (!\immMux|mux_out[2]~4_combout  & 
// \immMux|mux_out[1]~2_combout ) ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\Instr_Reg|ImmOut [6] & ( (!\immMux|mux_out[2]~4_combout  & \immMux|mux_out[1]~2_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~71 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~71 .lut_mask = 64'h00CC00CC0000A0A0;
defparam \ALUcntl|mux_out[5]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N45
cyclonev_lcell_comb \ALUcntl|mux_out[5]~74 (
// Equation(s):
// \ALUcntl|mux_out[5]~74_combout  = ( !\test|RegOrImm~0_combout  & ( (!\Instr_Reg|ImmOut [4] & \muxDst|Mux0~4_combout ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(!\muxDst|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|RegOrImm~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~74 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~74 .lut_mask = 64'h0A0A0A0A00000000;
defparam \ALUcntl|mux_out[5]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N36
cyclonev_lcell_comb \ALUcntl|mux_out[5]~75 (
// Equation(s):
// \ALUcntl|mux_out[5]~75_combout  = ( \immMux|mux_out[3]~3_combout  & ( \immMux|mux_out[2]~4_combout  & ( (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5]) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( \immMux|mux_out[2]~4_combout  & ( (\Instr_Reg|ImmOut [6] & 
// (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5])) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\immMux|mux_out[2]~4_combout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5])) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// !\immMux|mux_out[2]~4_combout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~75 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~75 .lut_mask = 64'h0011001100110033;
defparam \ALUcntl|mux_out[5]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N30
cyclonev_lcell_comb \ALUcntl|mux_out[5]~76 (
// Equation(s):
// \ALUcntl|mux_out[5]~76_combout  = ( \ALUcntl|mux_out[5]~75_combout  & ( \logicBox|ShiftRight0~0_combout  & ( (!\Instr_Reg|ImmOut [6]) # ((\ALUcntl|mux_out[5]~74_combout  & ((!\logicBox|ShiftRight0~3_combout ) # (\ALUcntl|mux_out[5]~53_combout )))) ) ) ) # 
// ( \ALUcntl|mux_out[5]~75_combout  & ( !\logicBox|ShiftRight0~0_combout  & ( (!\Instr_Reg|ImmOut [6]) # (\ALUcntl|mux_out[5]~74_combout ) ) ) )

	.dataa(!\ALUcntl|mux_out[5]~74_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|ShiftRight0~3_combout ),
	.datad(!\ALUcntl|mux_out[5]~53_combout ),
	.datae(!\ALUcntl|mux_out[5]~75_combout ),
	.dataf(!\logicBox|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~76 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~76 .lut_mask = 64'h0000DDDD0000DCDD;
defparam \ALUcntl|mux_out[5]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N36
cyclonev_lcell_comb \ALUcntl|mux_out[5]~77 (
// Equation(s):
// \ALUcntl|mux_out[5]~77_combout  = ( \ALUcntl|mux_out[5]~71_combout  & ( \ALUcntl|mux_out[5]~76_combout  & ( (!\ALUcntl|mux_out[5]~72_combout  & (!\Instr_Reg|ImmOut [7] & \ALUcntl|mux_out[5]~73_combout )) ) ) ) # ( \ALUcntl|mux_out[5]~71_combout  & ( 
// !\ALUcntl|mux_out[5]~76_combout  & ( (!\ALUcntl|mux_out[5]~72_combout  & ((!\ALUcntl|mux_out[5]~73_combout  & (!\ALUcntl|mux_out[13]~16_combout )) # (\ALUcntl|mux_out[5]~73_combout  & ((!\Instr_Reg|ImmOut [7]))))) # (\ALUcntl|mux_out[5]~72_combout  & 
// (!\ALUcntl|mux_out[13]~16_combout )) ) ) ) # ( !\ALUcntl|mux_out[5]~71_combout  & ( !\ALUcntl|mux_out[5]~76_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & ((!\ALUcntl|mux_out[5]~73_combout ) # (\ALUcntl|mux_out[5]~72_combout ))) ) ) )

	.dataa(!\ALUcntl|mux_out[5]~72_combout ),
	.datab(!\ALUcntl|mux_out[13]~16_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\ALUcntl|mux_out[5]~73_combout ),
	.datae(!\ALUcntl|mux_out[5]~71_combout ),
	.dataf(!\ALUcntl|mux_out[5]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~77 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~77 .lut_mask = 64'hCC44CCE4000000A0;
defparam \ALUcntl|mux_out[5]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N12
cyclonev_lcell_comb \ALUcntl|mux_out[5]~79 (
// Equation(s):
// \ALUcntl|mux_out[5]~79_combout  = ( \ALUcntl|mux_out[5]~78_combout  & ( \ALUcntl|mux_out[5]~77_combout  & ( \logicBox|ShiftRight1~11_combout  ) ) ) # ( !\ALUcntl|mux_out[5]~78_combout  & ( \ALUcntl|mux_out[5]~77_combout  & ( \ALUcntl|mux_out[5]~70_combout 
//  ) ) ) # ( \ALUcntl|mux_out[5]~78_combout  & ( !\ALUcntl|mux_out[5]~77_combout  & ( \logicBox|ShiftRight1~10_combout  ) ) ) # ( !\ALUcntl|mux_out[5]~78_combout  & ( !\ALUcntl|mux_out[5]~77_combout  & ( \ALUcntl|mux_out[5]~60_combout  ) ) )

	.dataa(!\ALUcntl|mux_out[5]~60_combout ),
	.datab(!\logicBox|ShiftRight1~10_combout ),
	.datac(!\logicBox|ShiftRight1~11_combout ),
	.datad(!\ALUcntl|mux_out[5]~70_combout ),
	.datae(!\ALUcntl|mux_out[5]~78_combout ),
	.dataf(!\ALUcntl|mux_out[5]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~79 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~79 .lut_mask = 64'h5555333300FF0F0F;
defparam \ALUcntl|mux_out[5]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N30
cyclonev_lcell_comb \ALUcntl|mux_out[5]~124 (
// Equation(s):
// \ALUcntl|mux_out[5]~124_combout  = ( \logicBox|Add5~37_sumout  & ( \ALUcntl|mux_out[5]~79_combout  & ( ((\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [7] & \ALUcntl|mux_out[5]~80_combout ))) # (\logicBox|Selector7~0_combout ) ) ) ) # ( 
// !\logicBox|Add5~37_sumout  & ( \ALUcntl|mux_out[5]~79_combout  & ( \logicBox|Selector7~0_combout  ) ) ) # ( \logicBox|Add5~37_sumout  & ( !\ALUcntl|mux_out[5]~79_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [7] & \ALUcntl|mux_out[5]~80_combout 
// )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\ALUcntl|mux_out[5]~80_combout ),
	.datae(!\logicBox|Add5~37_sumout ),
	.dataf(!\ALUcntl|mux_out[5]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~124 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~124 .lut_mask = 64'h0000000533333337;
defparam \ALUcntl|mux_out[5]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N0
cyclonev_lcell_comb \ALUcntl|mux_out[5]~125 (
// Equation(s):
// \ALUcntl|mux_out[5]~125_combout  = ( \ALUcntl|mux_out[5]~80_combout  & ( \Instr_Reg|ImmOut [7] & ( !\Instr_Reg|ImmOut [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(gnd),
	.datae(!\ALUcntl|mux_out[5]~80_combout ),
	.dataf(!\Instr_Reg|ImmOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~125 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~125 .lut_mask = 64'h000000000000F0F0;
defparam \ALUcntl|mux_out[5]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N48
cyclonev_lcell_comb \ALUcntl|mux_out[5]~83 (
// Equation(s):
// \ALUcntl|mux_out[5]~83_combout  = ( \ALUcntl|mux_out[5]~125_combout  & ( \logicBox|Add8~37_sumout  & ( (\ALUcntl|mux_out[5]~123_combout  & ((\ALUcntl|mux_out[5]~82_combout ) # (\ALUcntl|mux_out[5]~81_combout ))) ) ) ) # ( !\ALUcntl|mux_out[5]~125_combout  
// & ( \logicBox|Add8~37_sumout  & ( (!\ALUcntl|mux_out[5]~81_combout  & ((!\ALUcntl|mux_out[5]~82_combout  & ((!\ALUcntl|mux_out[5]~124_combout ))) # (\ALUcntl|mux_out[5]~82_combout  & (\ALUcntl|mux_out[5]~123_combout )))) # (\ALUcntl|mux_out[5]~81_combout  
// & (\ALUcntl|mux_out[5]~123_combout )) ) ) ) # ( \ALUcntl|mux_out[5]~125_combout  & ( !\logicBox|Add8~37_sumout  & ( (!\ALUcntl|mux_out[5]~81_combout  & ((!\ALUcntl|mux_out[5]~82_combout  & ((!\ALUcntl|mux_out[5]~124_combout ))) # 
// (\ALUcntl|mux_out[5]~82_combout  & (\ALUcntl|mux_out[5]~123_combout )))) # (\ALUcntl|mux_out[5]~81_combout  & (\ALUcntl|mux_out[5]~123_combout )) ) ) ) # ( !\ALUcntl|mux_out[5]~125_combout  & ( !\logicBox|Add8~37_sumout  & ( 
// (!\ALUcntl|mux_out[5]~81_combout  & ((!\ALUcntl|mux_out[5]~82_combout  & ((!\ALUcntl|mux_out[5]~124_combout ))) # (\ALUcntl|mux_out[5]~82_combout  & (\ALUcntl|mux_out[5]~123_combout )))) # (\ALUcntl|mux_out[5]~81_combout  & 
// (\ALUcntl|mux_out[5]~123_combout )) ) ) )

	.dataa(!\ALUcntl|mux_out[5]~123_combout ),
	.datab(!\ALUcntl|mux_out[5]~81_combout ),
	.datac(!\ALUcntl|mux_out[5]~82_combout ),
	.datad(!\ALUcntl|mux_out[5]~124_combout ),
	.datae(!\ALUcntl|mux_out[5]~125_combout ),
	.dataf(!\logicBox|Add8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~83 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~83 .lut_mask = 64'hD515D515D5151515;
defparam \ALUcntl|mux_out[5]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N42
cyclonev_lcell_comb \ALUcntl|mux_out[5]~84 (
// Equation(s):
// \ALUcntl|mux_out[5]~84_combout  = ( \ALUcntl|mux_out[5]~59_combout  & ( \ALUcntl|mux_out[5]~83_combout  & ( (!\muxSrc|Mux10~4_combout  & (!\ALUcntl|mux_out[5]~56_combout  & ((!\ALUcntl|mux_out[5]~58_combout ) # (\immMux|mux_out[5]~8_combout )))) # 
// (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~8_combout  & ((!\ALUcntl|mux_out[5]~56_combout ))) # (\immMux|mux_out[5]~8_combout  & (!\ALUcntl|mux_out[5]~58_combout )))) ) ) ) # ( !\ALUcntl|mux_out[5]~59_combout  & ( \ALUcntl|mux_out[5]~83_combout  & 
// ( (!\ALUcntl|mux_out[5]~58_combout  & (\muxSrc|Mux10~4_combout  & (\immMux|mux_out[5]~8_combout  & \ALUcntl|mux_out[5]~56_combout ))) # (\ALUcntl|mux_out[5]~58_combout  & (!\ALUcntl|mux_out[5]~56_combout  & (!\muxSrc|Mux10~4_combout  $ 
// (!\immMux|mux_out[5]~8_combout )))) ) ) ) # ( \ALUcntl|mux_out[5]~59_combout  & ( !\ALUcntl|mux_out[5]~83_combout  & ( (!\ALUcntl|mux_out[5]~58_combout  & ((!\ALUcntl|mux_out[5]~56_combout ) # ((\muxSrc|Mux10~4_combout  & \immMux|mux_out[5]~8_combout )))) 
// # (\ALUcntl|mux_out[5]~58_combout  & ((!\muxSrc|Mux10~4_combout  $ (!\immMux|mux_out[5]~8_combout )) # (\ALUcntl|mux_out[5]~56_combout ))) ) ) ) # ( !\ALUcntl|mux_out[5]~59_combout  & ( !\ALUcntl|mux_out[5]~83_combout  & ( (!\muxSrc|Mux10~4_combout  & 
// (\ALUcntl|mux_out[5]~58_combout  & ((\ALUcntl|mux_out[5]~56_combout ) # (\immMux|mux_out[5]~8_combout )))) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~8_combout  & (\ALUcntl|mux_out[5]~58_combout )) # (\immMux|mux_out[5]~8_combout  & 
// ((\ALUcntl|mux_out[5]~56_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\immMux|mux_out[5]~8_combout ),
	.datac(!\ALUcntl|mux_out[5]~58_combout ),
	.datad(!\ALUcntl|mux_out[5]~56_combout ),
	.datae(!\ALUcntl|mux_out[5]~59_combout ),
	.dataf(!\ALUcntl|mux_out[5]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~84 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~84 .lut_mask = 64'h061FF61F0610F610;
defparam \ALUcntl|mux_out[5]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N15
cyclonev_lcell_comb \ALUcntl|mux_out[5]~87 (
// Equation(s):
// \ALUcntl|mux_out[5]~87_combout  = ( \memory|ram~9_combout  & ( \ALUcntl|mux_out[5]~84_combout  & ( (((!\ALUcntl|mux_out[5]~86_combout ) # (\muxSrc|Mux10~4_combout )) # (\immMux|mux_out[5]~8_combout )) # (\test|state_counter.0101~q ) ) ) ) # ( 
// !\memory|ram~9_combout  & ( \ALUcntl|mux_out[5]~84_combout  & ( (!\test|state_counter.0101~q  & (((!\ALUcntl|mux_out[5]~86_combout ) # (\muxSrc|Mux10~4_combout )) # (\immMux|mux_out[5]~8_combout ))) ) ) ) # ( \memory|ram~9_combout  & ( 
// !\ALUcntl|mux_out[5]~84_combout  & ( ((\ALUcntl|mux_out[5]~86_combout  & ((\muxSrc|Mux10~4_combout ) # (\immMux|mux_out[5]~8_combout )))) # (\test|state_counter.0101~q ) ) ) ) # ( !\memory|ram~9_combout  & ( !\ALUcntl|mux_out[5]~84_combout  & ( 
// (!\test|state_counter.0101~q  & (\ALUcntl|mux_out[5]~86_combout  & ((\muxSrc|Mux10~4_combout ) # (\immMux|mux_out[5]~8_combout )))) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\immMux|mux_out[5]~8_combout ),
	.datac(!\ALUcntl|mux_out[5]~86_combout ),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(!\memory|ram~9_combout ),
	.dataf(!\ALUcntl|mux_out[5]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~87 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~87 .lut_mask = 64'h020A575FA2AAF7FF;
defparam \ALUcntl|mux_out[5]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N38
dffeas \registers|r[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[5]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][5] .is_wysiwyg = "true";
defparam \registers|r[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N33
cyclonev_lcell_comb \muxSrc|Mux10~1 (
// Equation(s):
// \muxSrc|Mux10~1_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[13][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[5][5]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[9][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[1][5]~q  ) ) )

	.dataa(!\registers|r[13][5]~q ),
	.datab(!\registers|r[9][5]~q ),
	.datac(!\registers|r[5][5]~q ),
	.datad(!\registers|r[1][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~1 .extended_lut = "off";
defparam \muxSrc|Mux10~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxSrc|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N21
cyclonev_lcell_comb \muxSrc|Mux10~3 (
// Equation(s):
// \muxSrc|Mux10~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[11][5]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[7][5]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[15][5]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[11][5]~q  & ( 
// (\Instr_Reg|RsrcOut [3]) # (\registers|r[3][5]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[11][5]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[7][5]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[15][5]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [2] & ( !\registers|r[11][5]~q  & ( (\registers|r[3][5]~q  & !\Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[7][5]~q ),
	.datab(!\registers|r[3][5]~q ),
	.datac(!\registers|r[15][5]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~3 .extended_lut = "off";
defparam \muxSrc|Mux10~3 .lut_mask = 64'h3300550F33FF550F;
defparam \muxSrc|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N45
cyclonev_lcell_comb \muxSrc|Mux10~2 (
// Equation(s):
// \muxSrc|Mux10~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[6][5]~q  & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[14][5]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[6][5]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[2][5]~q ))) # 
// (\Instr_Reg|RsrcOut [3] & (\registers|r[10][5]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[6][5]~q  & ( (\Instr_Reg|RsrcOut [3] & \registers|r[14][5]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\registers|r[6][5]~q  & ( (!\Instr_Reg|RsrcOut [3] 
// & ((\registers|r[2][5]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][5]~q )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[14][5]~q ),
	.datac(!\registers|r[10][5]~q ),
	.datad(!\registers|r[2][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~2 .extended_lut = "off";
defparam \muxSrc|Mux10~2 .lut_mask = 64'h05AF111105AFBBBB;
defparam \muxSrc|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N45
cyclonev_lcell_comb \muxSrc|Mux10~0 (
// Equation(s):
// \muxSrc|Mux10~0_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[12][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[8][5]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[4][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[0][5]~q  ) ) )

	.dataa(!\registers|r[4][5]~q ),
	.datab(!\registers|r[0][5]~q ),
	.datac(!\registers|r[12][5]~q ),
	.datad(!\registers|r[8][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~0 .extended_lut = "off";
defparam \muxSrc|Mux10~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \muxSrc|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N3
cyclonev_lcell_comb \muxSrc|Mux10~4 (
// Equation(s):
// \muxSrc|Mux10~4_combout  = ( \muxSrc|Mux10~2_combout  & ( \muxSrc|Mux10~0_combout  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux10~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux10~2_combout  & ( \muxSrc|Mux10~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])) # (\muxSrc|Mux10~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0] & \muxSrc|Mux10~3_combout )))) ) ) ) # ( 
// \muxSrc|Mux10~2_combout  & ( !\muxSrc|Mux10~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout  & (\Instr_Reg|RsrcOut [0]))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\muxSrc|Mux10~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux10~2_combout  & ( !\muxSrc|Mux10~0_combout  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux10~3_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux10~1_combout ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\muxSrc|Mux10~3_combout ),
	.datae(!\muxSrc|Mux10~2_combout ),
	.dataf(!\muxSrc|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~4 .extended_lut = "off";
defparam \muxSrc|Mux10~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \muxSrc|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N24
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[6]~feeder_combout  = ( \muxSrc|Mux10~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N26
dffeas \memory|ram_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N30
cyclonev_lcell_comb \memory|ram~9 (
// Equation(s):
// \memory|ram~9_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0]) # (\memory|ram_rtl_0_bypass [6]) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ))) # 
// (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [6])) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0_bypass [6] & 
// \memory|ram_rtl_0_bypass [0]) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [6])) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [6]),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0_bypass [0]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~9 .extended_lut = "off";
defparam \memory|ram~9 .lut_mask = 64'h353505053535F5F5;
defparam \memory|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N14
dffeas \Instr_Reg|ImmOut[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[5] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N33
cyclonev_lcell_comb \ALUcntl|mux_out[5]~85 (
// Equation(s):
// \ALUcntl|mux_out[5]~85_combout  = ( !\Instr_Reg|ImmOut [6] & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [5])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [6]),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~85 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~85 .lut_mask = 64'h0808000000000000;
defparam \ALUcntl|mux_out[5]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N39
cyclonev_lcell_comb \ALUcntl|mux_out[5]~86 (
// Equation(s):
// \ALUcntl|mux_out[5]~86_combout  = ( \ALUcntl|mux_out[5]~85_combout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [4])) ) ) # ( !\ALUcntl|mux_out[5]~85_combout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & 
// (\Instr_Reg|Opcode [5] & !\Instr_Reg|Opcode [4]))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[5]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[5]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[5]~86 .extended_lut = "off";
defparam \ALUcntl|mux_out[5]~86 .lut_mask = 64'h0800080088008800;
defparam \ALUcntl|mux_out[5]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N42
cyclonev_lcell_comb \ALUcntl|mux_out[6]~88 (
// Equation(s):
// \ALUcntl|mux_out[6]~88_combout  = ( \logicBox|Add0~41_sumout  & ( \logicBox|Add10~41_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [4]) # 
// (\logicBox|Add4~41_sumout )))) ) ) ) # ( !\logicBox|Add0~41_sumout  & ( \logicBox|Add10~41_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add4~41_sumout  & (!\Instr_Reg|Opcode [7] & 
// \Instr_Reg|Opcode [4]))) ) ) ) # ( \logicBox|Add0~41_sumout  & ( !\logicBox|Add10~41_sumout  & ( (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [4]) # (\logicBox|Add4~41_sumout )))) ) ) ) # ( !\logicBox|Add0~41_sumout  & ( 
// !\logicBox|Add10~41_sumout  & ( (\logicBox|Add4~41_sumout  & (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [4]))) ) ) )

	.dataa(!\logicBox|Add4~41_sumout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Add0~41_sumout ),
	.dataf(!\logicBox|Add10~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~88 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~88 .lut_mask = 64'h00103010CC10FC10;
defparam \ALUcntl|mux_out[6]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N12
cyclonev_lcell_comb \ALUcntl|mux_out[6]~126 (
// Equation(s):
// \ALUcntl|mux_out[6]~126_combout  = ( \immMux|mux_out[6]~7_combout  & ( \logicBox|Add6~41_sumout  & ( (!\logicBox|Add3~41_sumout  & (\ALUcntl|mux_out[5]~82_combout  & !\ALUcntl|mux_out[5]~81_combout )) ) ) ) # ( !\immMux|mux_out[6]~7_combout  & ( 
// \logicBox|Add6~41_sumout  & ( (!\ALUcntl|mux_out[5]~82_combout  & ((\ALUcntl|mux_out[5]~81_combout ))) # (\ALUcntl|mux_out[5]~82_combout  & (!\logicBox|Add3~41_sumout  & !\ALUcntl|mux_out[5]~81_combout )) ) ) ) # ( \immMux|mux_out[6]~7_combout  & ( 
// !\logicBox|Add6~41_sumout  & ( (\ALUcntl|mux_out[5]~82_combout  & ((!\logicBox|Add3~41_sumout ) # (\ALUcntl|mux_out[5]~81_combout ))) ) ) ) # ( !\immMux|mux_out[6]~7_combout  & ( !\logicBox|Add6~41_sumout  & ( ((!\logicBox|Add3~41_sumout  & 
// \ALUcntl|mux_out[5]~82_combout )) # (\ALUcntl|mux_out[5]~81_combout ) ) ) )

	.dataa(!\logicBox|Add3~41_sumout ),
	.datab(!\ALUcntl|mux_out[5]~82_combout ),
	.datac(gnd),
	.datad(!\ALUcntl|mux_out[5]~81_combout ),
	.datae(!\immMux|mux_out[6]~7_combout ),
	.dataf(!\logicBox|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~126 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~126 .lut_mask = 64'h22FF223322CC2200;
defparam \ALUcntl|mux_out[6]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~12 (
// Equation(s):
// \logicBox|ShiftLeft0~12_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux12~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux11~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux10~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  ) ) )

	.dataa(!\muxSrc|Mux9~4_combout ),
	.datab(!\muxSrc|Mux11~4_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~12 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~12 .lut_mask = 64'h555500FF33330F0F;
defparam \logicBox|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N33
cyclonev_lcell_comb \logicBox|ShiftLeft0~13 (
// Equation(s):
// \logicBox|ShiftLeft0~13_combout  = ( \muxSrc|Mux14~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & (((\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux13~4_combout )))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux15~4_combout  & 
// ((!\immMux|mux_out[0]~1_combout )))) ) ) # ( !\muxSrc|Mux14~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux13~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux15~4_combout )))) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~13 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~13 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \logicBox|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N6
cyclonev_lcell_comb \ALUcntl|mux_out[6]~89 (
// Equation(s):
// \ALUcntl|mux_out[6]~89_combout  = ( \logicBox|ShiftLeft0~12_combout  & ( \logicBox|ShiftLeft0~13_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & ((!\immMux|mux_out[3]~3_combout ))) ) ) ) # 
// ( !\logicBox|ShiftLeft0~12_combout  & ( \logicBox|ShiftLeft0~13_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & (((!\immMux|mux_out[3]~3_combout  & \immMux|mux_out[2]~4_combout )))) ) ) ) 
// # ( \logicBox|ShiftLeft0~12_combout  & ( !\logicBox|ShiftLeft0~13_combout  & ( (!\ALUcntl|mux_out[13]~16_combout  & (\muxSrc|Mux0~4_combout )) # (\ALUcntl|mux_out[13]~16_combout  & (((!\immMux|mux_out[3]~3_combout  & !\immMux|mux_out[2]~4_combout )))) ) ) 
// ) # ( !\logicBox|ShiftLeft0~12_combout  & ( !\logicBox|ShiftLeft0~13_combout  & ( (\muxSrc|Mux0~4_combout  & !\ALUcntl|mux_out[13]~16_combout ) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\ALUcntl|mux_out[13]~16_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\logicBox|ShiftLeft0~12_combout ),
	.dataf(!\logicBox|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~89 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~89 .lut_mask = 64'h50505C50505C5C5C;
defparam \ALUcntl|mux_out[6]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N57
cyclonev_lcell_comb \logicBox|ShiftRight2~2 (
// Equation(s):
// \logicBox|ShiftRight2~2_combout  = ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux1~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux0~4_combout 
// ))) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~2 .extended_lut = "off";
defparam \logicBox|ShiftRight2~2 .lut_mask = 64'h550F550F0F0F0F0F;
defparam \logicBox|ShiftRight2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N33
cyclonev_lcell_comb \ALUcntl|mux_out[14]~35 (
// Equation(s):
// \ALUcntl|mux_out[14]~35_combout  = ( \logicBox|ShiftRight1~1_combout  & ( !\logicBox|Add11~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~35 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~35 .lut_mask = 64'h00000000FF00FF00;
defparam \ALUcntl|mux_out[14]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N57
cyclonev_lcell_comb \ALUcntl|mux_out[6]~50 (
// Equation(s):
// \ALUcntl|mux_out[6]~50_combout  = ( \logicBox|ShiftRight1~2_combout  & ( (\logicBox|Add11~57_sumout ) # (\logicBox|ShiftRight1~5_combout ) ) ) # ( !\logicBox|ShiftRight1~2_combout  & ( (\logicBox|ShiftRight1~5_combout  & !\logicBox|Add11~57_sumout ) ) )

	.dataa(!\logicBox|ShiftRight1~5_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add11~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~50 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~50 .lut_mask = 64'h505050505F5F5F5F;
defparam \ALUcntl|mux_out[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N42
cyclonev_lcell_comb \ALUcntl|mux_out[6]~91 (
// Equation(s):
// \ALUcntl|mux_out[6]~91_combout  = ( !\ALUcntl|mux_out[5]~64_combout  & ( \ALUcntl|mux_out[5]~66_combout  & ( (\ALUcntl|mux_out[5]~65_combout  & \ALUcntl|mux_out[14]~35_combout ) ) ) ) # ( \ALUcntl|mux_out[5]~64_combout  & ( !\ALUcntl|mux_out[5]~66_combout 
//  & ( (\ALUcntl|mux_out[5]~65_combout  & \logicBox|ShiftRight2~2_combout ) ) ) ) # ( !\ALUcntl|mux_out[5]~64_combout  & ( !\ALUcntl|mux_out[5]~66_combout  & ( (\ALUcntl|mux_out[5]~65_combout  & \ALUcntl|mux_out[6]~50_combout ) ) ) )

	.dataa(!\ALUcntl|mux_out[5]~65_combout ),
	.datab(!\logicBox|ShiftRight2~2_combout ),
	.datac(!\ALUcntl|mux_out[14]~35_combout ),
	.datad(!\ALUcntl|mux_out[6]~50_combout ),
	.datae(!\ALUcntl|mux_out[5]~64_combout ),
	.dataf(!\ALUcntl|mux_out[5]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~91 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~91 .lut_mask = 64'h0055111105050000;
defparam \ALUcntl|mux_out[6]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N15
cyclonev_lcell_comb \ALUcntl|mux_out[6]~49 (
// Equation(s):
// \ALUcntl|mux_out[6]~49_combout  = ( \logicBox|ShiftRight1~2_combout  & ( (\immMux|mux_out[1]~2_combout ) # (\logicBox|ShiftRight1~5_combout ) ) ) # ( !\logicBox|ShiftRight1~2_combout  & ( (\logicBox|ShiftRight1~5_combout  & !\immMux|mux_out[1]~2_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight1~5_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~49 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~49 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALUcntl|mux_out[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N24
cyclonev_lcell_comb \ALUcntl|mux_out[14]~32 (
// Equation(s):
// \ALUcntl|mux_out[14]~32_combout  = ( \logicBox|ShiftRight1~1_combout  & ( !\immMux|mux_out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~32 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~32 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ALUcntl|mux_out[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N30
cyclonev_lcell_comb \logicBox|ShiftRight3~2 (
// Equation(s):
// \logicBox|ShiftRight3~2_combout  = ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux1~4_combout )) # (\immMux|mux_out[0]~1_combout  & 
// ((\muxSrc|Mux0~4_combout ))) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~2 .extended_lut = "off";
defparam \logicBox|ShiftRight3~2 .lut_mask = 64'h550F550F0F0F0F0F;
defparam \logicBox|ShiftRight3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N18
cyclonev_lcell_comb \ALUcntl|mux_out[6]~90 (
// Equation(s):
// \ALUcntl|mux_out[6]~90_combout  = ( \logicBox|ShiftRight3~2_combout  & ( (!\ALUcntl|mux_out[5]~62_combout  & (((\ALUcntl|mux_out[5]~61_combout )))) # (\ALUcntl|mux_out[5]~62_combout  & ((!\ALUcntl|mux_out[5]~61_combout  & ((\ALUcntl|mux_out[14]~32_combout 
// ))) # (\ALUcntl|mux_out[5]~61_combout  & (\ALUcntl|mux_out[6]~49_combout )))) ) ) # ( !\logicBox|ShiftRight3~2_combout  & ( (\ALUcntl|mux_out[5]~62_combout  & ((!\ALUcntl|mux_out[5]~61_combout  & ((\ALUcntl|mux_out[14]~32_combout ))) # 
// (\ALUcntl|mux_out[5]~61_combout  & (\ALUcntl|mux_out[6]~49_combout )))) ) )

	.dataa(!\ALUcntl|mux_out[6]~49_combout ),
	.datab(!\ALUcntl|mux_out[5]~62_combout ),
	.datac(!\ALUcntl|mux_out[5]~61_combout ),
	.datad(!\ALUcntl|mux_out[14]~32_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~90 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~90 .lut_mask = 64'h013101310D3D0D3D;
defparam \ALUcntl|mux_out[6]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N24
cyclonev_lcell_comb \ALUcntl|mux_out[6]~92 (
// Equation(s):
// \ALUcntl|mux_out[6]~92_combout  = ( \ALUcntl|mux_out[5]~69_combout  & ( \logicBox|Add2~37_sumout  & ( (\ALUcntl|mux_out[5]~68_combout ) # (\ALUcntl|mux_out[6]~91_combout ) ) ) ) # ( !\ALUcntl|mux_out[5]~69_combout  & ( \logicBox|Add2~37_sumout  & ( 
// (!\ALUcntl|mux_out[5]~68_combout  & ((\ALUcntl|mux_out[6]~90_combout ))) # (\ALUcntl|mux_out[5]~68_combout  & (\logicBox|Add1~37_sumout )) ) ) ) # ( \ALUcntl|mux_out[5]~69_combout  & ( !\logicBox|Add2~37_sumout  & ( (\ALUcntl|mux_out[6]~91_combout  & 
// !\ALUcntl|mux_out[5]~68_combout ) ) ) ) # ( !\ALUcntl|mux_out[5]~69_combout  & ( !\logicBox|Add2~37_sumout  & ( (!\ALUcntl|mux_out[5]~68_combout  & ((\ALUcntl|mux_out[6]~90_combout ))) # (\ALUcntl|mux_out[5]~68_combout  & (\logicBox|Add1~37_sumout )) ) ) 
// )

	.dataa(!\ALUcntl|mux_out[6]~91_combout ),
	.datab(!\ALUcntl|mux_out[5]~68_combout ),
	.datac(!\logicBox|Add1~37_sumout ),
	.datad(!\ALUcntl|mux_out[6]~90_combout ),
	.datae(!\ALUcntl|mux_out[5]~69_combout ),
	.dataf(!\logicBox|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~92 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~92 .lut_mask = 64'h03CF444403CF7777;
defparam \ALUcntl|mux_out[6]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N36
cyclonev_lcell_comb \ALUcntl|mux_out[6]~93 (
// Equation(s):
// \ALUcntl|mux_out[6]~93_combout  = ( \ALUcntl|mux_out[5]~78_combout  & ( \ALUcntl|mux_out[6]~92_combout  & ( (!\ALUcntl|mux_out[5]~77_combout  & ((\logicBox|ShiftRight1~7_combout ))) # (\ALUcntl|mux_out[5]~77_combout  & (\logicBox|ShiftRight1~8_combout )) 
// ) ) ) # ( !\ALUcntl|mux_out[5]~78_combout  & ( \ALUcntl|mux_out[6]~92_combout  & ( (\ALUcntl|mux_out[5]~77_combout ) # (\ALUcntl|mux_out[6]~89_combout ) ) ) ) # ( \ALUcntl|mux_out[5]~78_combout  & ( !\ALUcntl|mux_out[6]~92_combout  & ( 
// (!\ALUcntl|mux_out[5]~77_combout  & ((\logicBox|ShiftRight1~7_combout ))) # (\ALUcntl|mux_out[5]~77_combout  & (\logicBox|ShiftRight1~8_combout )) ) ) ) # ( !\ALUcntl|mux_out[5]~78_combout  & ( !\ALUcntl|mux_out[6]~92_combout  & ( 
// (\ALUcntl|mux_out[6]~89_combout  & !\ALUcntl|mux_out[5]~77_combout ) ) ) )

	.dataa(!\logicBox|ShiftRight1~8_combout ),
	.datab(!\ALUcntl|mux_out[6]~89_combout ),
	.datac(!\ALUcntl|mux_out[5]~77_combout ),
	.datad(!\logicBox|ShiftRight1~7_combout ),
	.datae(!\ALUcntl|mux_out[5]~78_combout ),
	.dataf(!\ALUcntl|mux_out[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~93 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~93 .lut_mask = 64'h303005F53F3F05F5;
defparam \ALUcntl|mux_out[6]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N21
cyclonev_lcell_comb \ALUcntl|mux_out[6]~127 (
// Equation(s):
// \ALUcntl|mux_out[6]~127_combout  = ( \ALUcntl|mux_out[6]~93_combout  & ( \logicBox|Add5~41_sumout  & ( ((\Instr_Reg|ImmOut [7] & (\ALUcntl|mux_out[5]~80_combout  & \Instr_Reg|ImmOut [4]))) # (\logicBox|Selector7~0_combout ) ) ) ) # ( 
// !\ALUcntl|mux_out[6]~93_combout  & ( \logicBox|Add5~41_sumout  & ( (\Instr_Reg|ImmOut [7] & (\ALUcntl|mux_out[5]~80_combout  & \Instr_Reg|ImmOut [4])) ) ) ) # ( \ALUcntl|mux_out[6]~93_combout  & ( !\logicBox|Add5~41_sumout  & ( 
// \logicBox|Selector7~0_combout  ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\ALUcntl|mux_out[5]~80_combout ),
	.datac(!\logicBox|Selector7~0_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\ALUcntl|mux_out[6]~93_combout ),
	.dataf(!\logicBox|Add5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~127 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~127 .lut_mask = 64'h00000F0F00110F1F;
defparam \ALUcntl|mux_out[6]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N9
cyclonev_lcell_comb \ALUcntl|mux_out[6]~94 (
// Equation(s):
// \ALUcntl|mux_out[6]~94_combout  = ( \ALUcntl|mux_out[6]~127_combout  & ( \logicBox|Add8~41_sumout  & ( (\ALUcntl|mux_out[6]~126_combout  & ((\ALUcntl|mux_out[5]~81_combout ) # (\ALUcntl|mux_out[5]~82_combout ))) ) ) ) # ( !\ALUcntl|mux_out[6]~127_combout  
// & ( \logicBox|Add8~41_sumout  & ( (!\ALUcntl|mux_out[5]~82_combout  & ((!\ALUcntl|mux_out[5]~81_combout  & ((!\ALUcntl|mux_out[5]~125_combout ))) # (\ALUcntl|mux_out[5]~81_combout  & (\ALUcntl|mux_out[6]~126_combout )))) # (\ALUcntl|mux_out[5]~82_combout  
// & (\ALUcntl|mux_out[6]~126_combout )) ) ) ) # ( \ALUcntl|mux_out[6]~127_combout  & ( !\logicBox|Add8~41_sumout  & ( (\ALUcntl|mux_out[6]~126_combout  & ((\ALUcntl|mux_out[5]~81_combout ) # (\ALUcntl|mux_out[5]~82_combout ))) ) ) ) # ( 
// !\ALUcntl|mux_out[6]~127_combout  & ( !\logicBox|Add8~41_sumout  & ( ((!\ALUcntl|mux_out[5]~82_combout  & !\ALUcntl|mux_out[5]~81_combout )) # (\ALUcntl|mux_out[6]~126_combout ) ) ) )

	.dataa(!\ALUcntl|mux_out[6]~126_combout ),
	.datab(!\ALUcntl|mux_out[5]~82_combout ),
	.datac(!\ALUcntl|mux_out[5]~81_combout ),
	.datad(!\ALUcntl|mux_out[5]~125_combout ),
	.datae(!\ALUcntl|mux_out[6]~127_combout ),
	.dataf(!\logicBox|Add8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~94 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~94 .lut_mask = 64'hD5D51515D5151515;
defparam \ALUcntl|mux_out[6]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N48
cyclonev_lcell_comb \ALUcntl|mux_out[6]~95 (
// Equation(s):
// \ALUcntl|mux_out[6]~95_combout  = ( \immMux|mux_out[6]~7_combout  & ( \ALUcntl|mux_out[6]~94_combout  & ( (!\ALUcntl|mux_out[5]~58_combout  & ((!\ALUcntl|mux_out[5]~56_combout  & ((\ALUcntl|mux_out[6]~88_combout ))) # (\ALUcntl|mux_out[5]~56_combout  & 
// (\muxSrc|Mux9~4_combout )))) # (\ALUcntl|mux_out[5]~58_combout  & (!\muxSrc|Mux9~4_combout  & (!\ALUcntl|mux_out[5]~56_combout ))) ) ) ) # ( !\immMux|mux_out[6]~7_combout  & ( \ALUcntl|mux_out[6]~94_combout  & ( (!\ALUcntl|mux_out[5]~56_combout  & 
// ((!\ALUcntl|mux_out[5]~58_combout  & ((\ALUcntl|mux_out[6]~88_combout ))) # (\ALUcntl|mux_out[5]~58_combout  & (\muxSrc|Mux9~4_combout )))) ) ) ) # ( \immMux|mux_out[6]~7_combout  & ( !\ALUcntl|mux_out[6]~94_combout  & ( (!\ALUcntl|mux_out[5]~58_combout  
// & ((!\ALUcntl|mux_out[5]~56_combout  & ((\ALUcntl|mux_out[6]~88_combout ))) # (\ALUcntl|mux_out[5]~56_combout  & (\muxSrc|Mux9~4_combout )))) # (\ALUcntl|mux_out[5]~58_combout  & ((!\muxSrc|Mux9~4_combout ) # ((\ALUcntl|mux_out[5]~56_combout )))) ) ) ) # 
// ( !\immMux|mux_out[6]~7_combout  & ( !\ALUcntl|mux_out[6]~94_combout  & ( (!\ALUcntl|mux_out[5]~58_combout  & (((!\ALUcntl|mux_out[5]~56_combout  & \ALUcntl|mux_out[6]~88_combout )))) # (\ALUcntl|mux_out[5]~58_combout  & (((\ALUcntl|mux_out[5]~56_combout 
// )) # (\muxSrc|Mux9~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux9~4_combout ),
	.datab(!\ALUcntl|mux_out[5]~58_combout ),
	.datac(!\ALUcntl|mux_out[5]~56_combout ),
	.datad(!\ALUcntl|mux_out[6]~88_combout ),
	.datae(!\immMux|mux_out[6]~7_combout ),
	.dataf(!\ALUcntl|mux_out[6]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~95 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~95 .lut_mask = 64'h13D327E710D024E4;
defparam \ALUcntl|mux_out[6]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N15
cyclonev_lcell_comb \ALUcntl|mux_out[6]~96 (
// Equation(s):
// \ALUcntl|mux_out[6]~96_combout  = ( \immMux|mux_out[6]~7_combout  & ( \ALUcntl|mux_out[6]~95_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~10_combout ) ) ) ) # ( !\immMux|mux_out[6]~7_combout  & ( \ALUcntl|mux_out[6]~95_combout  & ( 
// (!\test|state_counter.0101~q  & (((!\ALUcntl|mux_out[5]~86_combout )) # (\muxSrc|Mux9~4_combout ))) # (\test|state_counter.0101~q  & (((\memory|ram~10_combout )))) ) ) ) # ( \immMux|mux_out[6]~7_combout  & ( !\ALUcntl|mux_out[6]~95_combout  & ( 
// (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[5]~86_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~10_combout )) ) ) ) # ( !\immMux|mux_out[6]~7_combout  & ( !\ALUcntl|mux_out[6]~95_combout  & ( (!\test|state_counter.0101~q  & 
// (\muxSrc|Mux9~4_combout  & ((\ALUcntl|mux_out[5]~86_combout )))) # (\test|state_counter.0101~q  & (((\memory|ram~10_combout )))) ) ) )

	.dataa(!\muxSrc|Mux9~4_combout ),
	.datab(!\memory|ram~10_combout ),
	.datac(!\ALUcntl|mux_out[5]~86_combout ),
	.datad(!\test|state_counter.0101~q ),
	.datae(!\immMux|mux_out[6]~7_combout ),
	.dataf(!\ALUcntl|mux_out[6]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[6]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[6]~96 .extended_lut = "off";
defparam \ALUcntl|mux_out[6]~96 .lut_mask = 64'h05330F33F533FF33;
defparam \ALUcntl|mux_out[6]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N5
dffeas \registers|r[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][6] .is_wysiwyg = "true";
defparam \registers|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N23
dffeas \registers|r[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][6] .is_wysiwyg = "true";
defparam \registers|r[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N53
dffeas \registers|r[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][6] .is_wysiwyg = "true";
defparam \registers|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N59
dffeas \registers|r[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][6] .is_wysiwyg = "true";
defparam \registers|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N57
cyclonev_lcell_comb \muxDst|Mux9~1 (
// Equation(s):
// \muxDst|Mux9~1_combout  = ( \registers|r[4][6]~q  & ( \registers|r[6][6]~q  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & (\registers|r[5][6]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[7][6]~q )))) ) ) ) # ( !\registers|r[4][6]~q  & ( 
// \registers|r[6][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[5][6]~q  & (\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\registers|r[7][6]~q )))) ) ) ) # ( \registers|r[4][6]~q  & ( !\registers|r[6][6]~q  & ( 
// (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[5][6]~q ))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0] & \registers|r[7][6]~q )))) ) ) ) # ( !\registers|r[4][6]~q  & ( !\registers|r[6][6]~q  & ( (\Instr_Reg|RdstOut [0] & 
// ((!\Instr_Reg|RdstOut [1] & (\registers|r[5][6]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[7][6]~q ))))) ) ) )

	.dataa(!\registers|r[5][6]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[7][6]~q ),
	.datae(!\registers|r[4][6]~q ),
	.dataf(!\registers|r[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~1 .extended_lut = "off";
defparam \muxDst|Mux9~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \muxDst|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N47
dffeas \registers|r[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][6] .is_wysiwyg = "true";
defparam \registers|r[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N42
cyclonev_lcell_comb \registers|r[13][6]~feeder (
// Equation(s):
// \registers|r[13][6]~feeder_combout  = ( \ALUcntl|mux_out[6]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][6]~feeder .extended_lut = "off";
defparam \registers|r[13][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N44
dffeas \registers|r[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][6] .is_wysiwyg = "true";
defparam \registers|r[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N38
dffeas \registers|r[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][6] .is_wysiwyg = "true";
defparam \registers|r[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N12
cyclonev_lcell_comb \registers|r[14][6]~feeder (
// Equation(s):
// \registers|r[14][6]~feeder_combout  = ( \ALUcntl|mux_out[6]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[14][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[14][6]~feeder .extended_lut = "off";
defparam \registers|r[14][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[14][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N14
dffeas \registers|r[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][6] .is_wysiwyg = "true";
defparam \registers|r[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N33
cyclonev_lcell_comb \muxDst|Mux9~3 (
// Equation(s):
// \muxDst|Mux9~3_combout  = ( \registers|r[15][6]~q  & ( \registers|r[14][6]~q  & ( ((!\Instr_Reg|RdstOut [0] & (\registers|r[12][6]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[13][6]~q )))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[15][6]~q  & 
// ( \registers|r[14][6]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[12][6]~q ))) # (\Instr_Reg|RdstOut [0] & (((\registers|r[13][6]~q  & !\Instr_Reg|RdstOut [1])))) ) ) ) # ( \registers|r[15][6]~q  & ( 
// !\registers|r[14][6]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[12][6]~q  & ((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1]) # (\registers|r[13][6]~q )))) ) ) ) # ( !\registers|r[15][6]~q  & ( 
// !\registers|r[14][6]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & (\registers|r[12][6]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[13][6]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[12][6]~q ),
	.datac(!\registers|r[13][6]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[15][6]~q ),
	.dataf(!\registers|r[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~3 .extended_lut = "off";
defparam \muxDst|Mux9~3 .lut_mask = 64'h2700275527AA27FF;
defparam \muxDst|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N38
dffeas \registers|r[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][6] .is_wysiwyg = "true";
defparam \registers|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N31
dffeas \registers|r[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][6] .is_wysiwyg = "true";
defparam \registers|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N53
dffeas \registers|r[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][6] .is_wysiwyg = "true";
defparam \registers|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N41
dffeas \registers|r[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][6] .is_wysiwyg = "true";
defparam \registers|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N54
cyclonev_lcell_comb \muxDst|Mux9~0 (
// Equation(s):
// \muxDst|Mux9~0_combout  = ( \registers|r[0][6]~q  & ( \registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[1][6]~q ))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0]) # (\registers|r[2][6]~q )))) ) ) ) # 
// ( !\registers|r[0][6]~q  & ( \registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[1][6]~q  & ((\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0]) # (\registers|r[2][6]~q )))) ) ) ) # ( \registers|r[0][6]~q  & ( 
// !\registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[1][6]~q ))) # (\Instr_Reg|RdstOut [1] & (((\registers|r[2][6]~q  & !\Instr_Reg|RdstOut [0])))) ) ) ) # ( !\registers|r[0][6]~q  & ( !\registers|r[3][6]~q  & 
// ( (!\Instr_Reg|RdstOut [1] & (\registers|r[1][6]~q  & ((\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((\registers|r[2][6]~q  & !\Instr_Reg|RdstOut [0])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[1][6]~q ),
	.datac(!\registers|r[2][6]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[0][6]~q ),
	.dataf(!\registers|r[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~0 .extended_lut = "off";
defparam \muxDst|Mux9~0 .lut_mask = 64'h0522AF220577AF77;
defparam \muxDst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N48
cyclonev_lcell_comb \registers|r[11][6]~feeder (
// Equation(s):
// \registers|r[11][6]~feeder_combout  = ( \ALUcntl|mux_out[6]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][6]~feeder .extended_lut = "off";
defparam \registers|r[11][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N50
dffeas \registers|r[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][6] .is_wysiwyg = "true";
defparam \registers|r[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N36
cyclonev_lcell_comb \registers|r[10][6]~feeder (
// Equation(s):
// \registers|r[10][6]~feeder_combout  = ( \ALUcntl|mux_out[6]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][6]~feeder .extended_lut = "off";
defparam \registers|r[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N38
dffeas \registers|r[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][6] .is_wysiwyg = "true";
defparam \registers|r[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N16
dffeas \registers|r[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][6] .is_wysiwyg = "true";
defparam \registers|r[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N35
dffeas \registers|r[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[6]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][6] .is_wysiwyg = "true";
defparam \registers|r[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N39
cyclonev_lcell_comb \muxDst|Mux9~2 (
// Equation(s):
// \muxDst|Mux9~2_combout  = ( \registers|r[9][6]~q  & ( \registers|r[8][6]~q  & ( (!\Instr_Reg|RdstOut [1]) # ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][6]~q ))) ) ) ) # ( !\registers|r[9][6]~q  & ( 
// \registers|r[8][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][6]~q )))) ) ) ) # ( \registers|r[9][6]~q  
// & ( !\registers|r[8][6]~q  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][6]~q )))) ) ) ) # ( 
// !\registers|r[9][6]~q  & ( !\registers|r[8][6]~q  & ( (\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][6]~q )))) ) ) )

	.dataa(!\registers|r[11][6]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[10][6]~q ),
	.datae(!\registers|r[9][6]~q ),
	.dataf(!\registers|r[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~2 .extended_lut = "off";
defparam \muxDst|Mux9~2 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \muxDst|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N51
cyclonev_lcell_comb \muxDst|Mux9~4 (
// Equation(s):
// \muxDst|Mux9~4_combout  = ( \muxDst|Mux9~0_combout  & ( \muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2]) # ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux9~1_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux9~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux9~0_combout  & ( \muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux9~1_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux9~3_combout ))))) 
// ) ) ) # ( \muxDst|Mux9~0_combout  & ( !\muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux9~1_combout )) # (\Instr_Reg|RdstOut [3] & 
// ((\muxDst|Mux9~3_combout ))))) ) ) ) # ( !\muxDst|Mux9~0_combout  & ( !\muxDst|Mux9~2_combout  & ( (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux9~1_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux9~3_combout ))))) ) ) )

	.dataa(!\muxDst|Mux9~1_combout ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux9~3_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux9~0_combout ),
	.dataf(!\muxDst|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~4 .extended_lut = "off";
defparam \muxDst|Mux9~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \muxDst|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N6
cyclonev_lcell_comb \logicBox|Selector8~4 (
// Equation(s):
// \logicBox|Selector8~4_combout  = ( \logicBox|Add4~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[7]~10_combout  $ (\muxSrc|Mux8~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add4~45_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (!\Instr_Reg|Opcode [6] & (!\immMux|mux_out[7]~10_combout  $ (\muxSrc|Mux8~4_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[7]~10_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~4 .extended_lut = "off";
defparam \logicBox|Selector8~4 .lut_mask = 64'h802080208A2A8A2A;
defparam \logicBox|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N51
cyclonev_lcell_comb \logicBox|Selector8~3 (
// Equation(s):
// \logicBox|Selector8~3_combout  = ( \muxSrc|Mux8~4_combout  & ( \logicBox|Add6~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((!\immMux|mux_out[7]~10_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~45_sumout )))) # 
// (\Instr_Reg|Opcode [7] & (((!\immMux|mux_out[7]~10_combout ) # (!\Instr_Reg|Opcode [6])))) ) ) ) # ( !\muxSrc|Mux8~4_combout  & ( \logicBox|Add6~45_sumout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~45_sumout  & ((\Instr_Reg|Opcode [6])))) # 
// (\Instr_Reg|Opcode [7] & (((!\immMux|mux_out[7]~10_combout ) # (!\Instr_Reg|Opcode [6])))) ) ) ) # ( \muxSrc|Mux8~4_combout  & ( !\logicBox|Add6~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((!\immMux|mux_out[7]~10_combout ))) # 
// (\Instr_Reg|Opcode [6] & (\logicBox|Add3~45_sumout )))) # (\Instr_Reg|Opcode [7] & (((!\immMux|mux_out[7]~10_combout  & \Instr_Reg|Opcode [6])))) ) ) ) # ( !\muxSrc|Mux8~4_combout  & ( !\logicBox|Add6~45_sumout  & ( (\Instr_Reg|Opcode [6] & 
// ((!\Instr_Reg|Opcode [7] & (\logicBox|Add3~45_sumout )) # (\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[7]~10_combout ))))) ) ) )

	.dataa(!\logicBox|Add3~45_sumout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[7]~10_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\muxSrc|Mux8~4_combout ),
	.dataf(!\logicBox|Add6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~3 .extended_lut = "off";
defparam \logicBox|Selector8~3 .lut_mask = 64'h0074C0743374F374;
defparam \logicBox|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N54
cyclonev_lcell_comb \logicBox|Selector8~2 (
// Equation(s):
// \logicBox|Selector8~2_combout  = ( \immMux|mux_out[7]~10_combout  & ( \logicBox|Add10~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux8~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~45_sumout )))) # 
// (\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6])))) ) ) ) # ( !\immMux|mux_out[7]~10_combout  & ( \logicBox|Add10~45_sumout  & ( (!\Instr_Reg|Opcode [6]) # ((\logicBox|Add0~45_sumout  & !\Instr_Reg|Opcode [7])) ) ) ) # ( \immMux|mux_out[7]~10_combout  
// & ( !\logicBox|Add10~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux8~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~45_sumout )))) ) ) ) # ( !\immMux|mux_out[7]~10_combout  & ( !\logicBox|Add10~45_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # (\logicBox|Add0~45_sumout ))) ) ) )

	.dataa(!\logicBox|Add0~45_sumout ),
	.datab(!\muxSrc|Mux8~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\immMux|mux_out[7]~10_combout ),
	.dataf(!\logicBox|Add10~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~2 .extended_lut = "off";
defparam \logicBox|Selector8~2 .lut_mask = 64'hF0503050FF503F50;
defparam \logicBox|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N24
cyclonev_lcell_comb \ALUcntl|mux_out[7]~116 (
// Equation(s):
// \ALUcntl|mux_out[7]~116_combout  = ( \logicBox|Selector8~3_combout  & ( \logicBox|Selector8~2_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [7]) # ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # 
// (\logicBox|Selector8~4_combout )))) ) ) ) # ( !\logicBox|Selector8~3_combout  & ( \logicBox|Selector8~2_combout  & ( (!\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [4]))) # (\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # 
// (\logicBox|Selector8~4_combout )))) ) ) ) # ( \logicBox|Selector8~3_combout  & ( !\logicBox|Selector8~2_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [7]) # ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4] & 
// \logicBox|Selector8~4_combout )))) ) ) ) # ( !\logicBox|Selector8~3_combout  & ( !\logicBox|Selector8~2_combout  & ( (!\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [4]))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4] & 
// \logicBox|Selector8~4_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\logicBox|Selector8~4_combout ),
	.datae(!\logicBox|Selector8~3_combout ),
	.dataf(!\logicBox|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[7]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[7]~116 .extended_lut = "off";
defparam \ALUcntl|mux_out[7]~116 .lut_mask = 64'h80838C8FB0B3BCBF;
defparam \ALUcntl|mux_out[7]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N39
cyclonev_lcell_comb \logicBox|Selector8~5 (
// Equation(s):
// \logicBox|Selector8~5_combout  = ( \Instr_Reg|ImmOut [5] & ( \logicBox|Add5~45_sumout  & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & \logicBox|Selector3~10_combout )) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( \logicBox|Add5~45_sumout  & ( 
// (\Instr_Reg|ImmOut [4] & \logicBox|Selector3~10_combout ) ) ) ) # ( \Instr_Reg|ImmOut [5] & ( !\logicBox|Add5~45_sumout  & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & \logicBox|Selector3~10_combout )) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( 
// !\logicBox|Add5~45_sumout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [6] & \logicBox|Selector3~10_combout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector3~10_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Add5~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~5 .extended_lut = "off";
defparam \logicBox|Selector8~5 .lut_mask = 64'h0101080805050808;
defparam \logicBox|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N0
cyclonev_lcell_comb \logicBox|Selector8~1 (
// Equation(s):
// \logicBox|Selector8~1_combout  = ( \logicBox|Selector3~9_combout  & ( \logicBox|Add8~45_sumout  & ( (!\immMux|mux_out[7]~10_combout ) # ((\logicBox|Selector8~5_combout  & ((!\Instr_Reg|ImmOut [4]) # (!\Instr_Reg|ImmOut [6])))) ) ) ) # ( 
// !\logicBox|Selector3~9_combout  & ( \logicBox|Add8~45_sumout  & ( (\logicBox|Selector8~5_combout  & ((!\Instr_Reg|ImmOut [4]) # ((!\immMux|mux_out[7]~10_combout ) # (!\Instr_Reg|ImmOut [6])))) ) ) ) # ( \logicBox|Selector3~9_combout  & ( 
// !\logicBox|Add8~45_sumout  & ( (!\immMux|mux_out[7]~10_combout ) # ((\Instr_Reg|ImmOut [4] & (\logicBox|Selector8~5_combout  & !\Instr_Reg|ImmOut [6]))) ) ) ) # ( !\logicBox|Selector3~9_combout  & ( !\logicBox|Add8~45_sumout  & ( (\Instr_Reg|ImmOut [4] & 
// (\logicBox|Selector8~5_combout  & ((!\immMux|mux_out[7]~10_combout ) # (!\Instr_Reg|ImmOut [6])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[7]~10_combout ),
	.datac(!\logicBox|Selector8~5_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\logicBox|Selector3~9_combout ),
	.dataf(!\logicBox|Add8~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~1 .extended_lut = "off";
defparam \logicBox|Selector8~1 .lut_mask = 64'h0504CDCC0F0ECFCE;
defparam \logicBox|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \logicBox|ShiftLeft0~23 (
// Equation(s):
// \logicBox|ShiftLeft0~23_combout  = (!\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~15_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~17_combout ))))

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\logicBox|ShiftLeft0~17_combout ),
	.datac(!\logicBox|ShiftLeft0~15_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~23 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~23 .lut_mask = 64'h0A220A220A220A22;
defparam \logicBox|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \logicBox|C~7 (
// Equation(s):
// \logicBox|C~7_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\Instr_Reg|ImmOut [5] & \immMux|mux_out[2]~4_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~7 .extended_lut = "off";
defparam \logicBox|C~7 .lut_mask = 64'h0A0AAAAAAAAAAAAA;
defparam \logicBox|C~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \logicBox|ShiftRight3~4 (
// Equation(s):
// \logicBox|ShiftRight3~4_combout  = ( \logicBox|ShiftRight1~4_combout  & ( (\logicBox|ShiftRight1~11_combout ) # (\immMux|mux_out[1]~2_combout ) ) ) # ( !\logicBox|ShiftRight1~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & 
// \logicBox|ShiftRight1~11_combout ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(gnd),
	.datad(!\logicBox|ShiftRight1~11_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~4 .extended_lut = "off";
defparam \logicBox|ShiftRight3~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \logicBox|ShiftRight3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \logicBox|C~8 (
// Equation(s):
// \logicBox|C~8_combout  = ( \logicBox|ShiftRight3~3_combout  & ( \logicBox|ShiftRight3~4_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((\muxSrc|Mux0~4_combout  & !\logicBox|C~7_combout )) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( 
// \logicBox|ShiftRight3~4_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & (\muxSrc|Mux0~4_combout  & ((!\logicBox|C~7_combout )))) ) ) ) # ( \logicBox|ShiftRight3~3_combout  & ( 
// !\logicBox|ShiftRight3~4_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & (\muxSrc|Mux0~4_combout  & ((!\logicBox|C~7_combout )))) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( 
// !\logicBox|ShiftRight3~4_combout  & ( (\immMux|mux_out[3]~3_combout  & (\muxSrc|Mux0~4_combout  & !\logicBox|C~7_combout )) ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\logicBox|C~7_combout ),
	.datae(!\logicBox|ShiftRight3~3_combout ),
	.dataf(!\logicBox|ShiftRight3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~8 .extended_lut = "off";
defparam \logicBox|C~8 .lut_mask = 64'h11001B0AB1A0BBAA;
defparam \logicBox|C~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N33
cyclonev_lcell_comb \logicBox|C~9 (
// Equation(s):
// \logicBox|C~9_combout  = ( \logicBox|C~8_combout  & ( (\Instr_Reg|Opcode [7] & ((\logicBox|ShiftLeft0~23_combout ) # (\Instr_Reg|ImmOut [4]))) ) ) # ( !\logicBox|C~8_combout  & ( (!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~23_combout  & 
// \Instr_Reg|Opcode [7])) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|ShiftLeft0~23_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|C~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~9 .extended_lut = "off";
defparam \logicBox|C~9 .lut_mask = 64'h0202020207070707;
defparam \logicBox|C~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N9
cyclonev_lcell_comb \logicBox|C~14 (
// Equation(s):
// \logicBox|C~14_combout  = ( !\logicBox|C~9_combout  & ( ((!\immMux|mux_out[7]~10_combout  & (!\Instr_Reg|ImmOut [5] $ (\muxSrc|Mux8~4_combout ))) # (\immMux|mux_out[7]~10_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\muxSrc|Mux8~4_combout )))) # 
// (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[7]~10_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~14 .extended_lut = "off";
defparam \logicBox|C~14 .lut_mask = 64'hF77DF77D00000000;
defparam \logicBox|C~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N30
cyclonev_lcell_comb \logicBox|C~10 (
// Equation(s):
// \logicBox|C~10_combout  = ( !\logicBox|C~9_combout  & ( (!\logicBox|Selector4~0_combout ) # ((\immMux|mux_out[7]~10_combout  & !\muxSrc|Mux8~4_combout )) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[7]~10_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\logicBox|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~10 .extended_lut = "off";
defparam \logicBox|C~10 .lut_mask = 64'hFF30FF3000000000;
defparam \logicBox|C~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N48
cyclonev_lcell_comb \logicBox|Selector6~5 (
// Equation(s):
// \logicBox|Selector6~5_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~0_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~0_combout  & ( (\Instr_Reg|ImmOut [5] & 
// (\muxSrc|Mux0~4_combout  & ((!\logicBox|ShiftRight0~1_combout ) # (\logicBox|Add11~5_sumout )))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~0_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) ) # ( 
// !\logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~0_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~5 .extended_lut = "off";
defparam \logicBox|Selector6~5 .lut_mask = 64'h0055005500450055;
defparam \logicBox|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N39
cyclonev_lcell_comb \logicBox|ShiftRight2~5 (
// Equation(s):
// \logicBox|ShiftRight2~5_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~4_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight1~4_combout ),
	.datad(!\logicBox|ShiftRight1~11_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~5 .extended_lut = "off";
defparam \logicBox|ShiftRight2~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \logicBox|ShiftRight2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N42
cyclonev_lcell_comb \logicBox|C~12 (
// Equation(s):
// \logicBox|C~12_combout  = ( \logicBox|ShiftRight2~4_combout  & ( \logicBox|Selector4~5_combout  & ( (!\logicBox|Add11~1_sumout  & ((!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight2~5_combout )) # (\logicBox|Add11~9_sumout  & ((!\Instr_Reg|ImmOut 
// [5]))))) # (\logicBox|Add11~1_sumout  & (((!\logicBox|Add11~9_sumout )))) ) ) ) # ( !\logicBox|ShiftRight2~4_combout  & ( \logicBox|Selector4~5_combout  & ( (!\logicBox|Add11~1_sumout  & ((!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight2~5_combout )) # 
// (\logicBox|Add11~9_sumout  & ((!\Instr_Reg|ImmOut [5]))))) ) ) ) # ( \logicBox|ShiftRight2~4_combout  & ( !\logicBox|Selector4~5_combout  & ( (!\logicBox|Add11~9_sumout  & ((\logicBox|Add11~1_sumout ) # (\logicBox|ShiftRight2~5_combout ))) ) ) ) # ( 
// !\logicBox|ShiftRight2~4_combout  & ( !\logicBox|Selector4~5_combout  & ( (\logicBox|ShiftRight2~5_combout  & (!\logicBox|Add11~1_sumout  & !\logicBox|Add11~9_sumout )) ) ) )

	.dataa(!\logicBox|ShiftRight2~5_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight2~4_combout ),
	.dataf(!\logicBox|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~12 .extended_lut = "off";
defparam \logicBox|C~12 .lut_mask = 64'h50005F0050C05FC0;
defparam \logicBox|C~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N36
cyclonev_lcell_comb \logicBox|C~13 (
// Equation(s):
// \logicBox|C~13_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|C~12_combout  & ( (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~29_sumout  & (\logicBox|ShiftRight0~8_combout  & !\logicBox|Add11~5_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~25_sumout ),
	.datab(!\logicBox|Add11~29_sumout ),
	.datac(!\logicBox|ShiftRight0~8_combout ),
	.datad(!\logicBox|Add11~5_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|C~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~13 .extended_lut = "off";
defparam \logicBox|C~13 .lut_mask = 64'h0000000000000800;
defparam \logicBox|C~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N27
cyclonev_lcell_comb \logicBox|C~11 (
// Equation(s):
// \logicBox|C~11_combout  = ( \logicBox|Selector6~0_combout  & ( \logicBox|ShiftLeft0~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~11 .extended_lut = "off";
defparam \logicBox|C~11 .lut_mask = 64'h0000000000FF00FF;
defparam \logicBox|C~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N54
cyclonev_lcell_comb \logicBox|C~20 (
// Equation(s):
// \logicBox|C~20_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\Instr_Reg|ImmOut [5] & (\logicBox|Add1~41_sumout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|C~13_combout ) # (\logicBox|Selector6~5_combout )))) # 
// (\logicBox|C~11_combout )) ) )

	.dataa(!\logicBox|Selector6~5_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|C~13_combout ),
	.datad(!\logicBox|C~11_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(!\logicBox|Add1~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~20 .extended_lut = "on";
defparam \logicBox|C~20 .lut_mask = 64'h030300FF03035FFF;
defparam \logicBox|C~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N33
cyclonev_lcell_comb \logicBox|C~15 (
// Equation(s):
// \logicBox|C~15_combout  = ( \logicBox|Add1~41_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|Add2~41_sumout ))) ) ) # ( !\logicBox|Add1~41_sumout  & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [5] & 
// \logicBox|Add2~41_sumout )) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~15 .extended_lut = "off";
defparam \logicBox|C~15 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \logicBox|C~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N18
cyclonev_lcell_comb \logicBox|Selector8~0 (
// Equation(s):
// \logicBox|Selector8~0_combout  = ( \logicBox|C~20_combout  & ( \logicBox|C~15_combout  & ( ((!\Instr_Reg|ImmOut [4] & ((!\logicBox|C~10_combout ))) # (\Instr_Reg|ImmOut [4] & (!\logicBox|C~14_combout ))) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( 
// !\logicBox|C~20_combout  & ( \logicBox|C~15_combout  & ( (!\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [6] & !\logicBox|C~10_combout )))) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|C~14_combout ) # ((\Instr_Reg|ImmOut [6])))) ) ) ) # ( 
// \logicBox|C~20_combout  & ( !\logicBox|C~15_combout  & ( (!\Instr_Reg|ImmOut [4] & (((!\logicBox|C~10_combout ) # (\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [4] & (!\logicBox|C~14_combout  & (!\Instr_Reg|ImmOut [6]))) ) ) ) # ( 
// !\logicBox|C~20_combout  & ( !\logicBox|C~15_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & ((!\logicBox|C~10_combout ))) # (\Instr_Reg|ImmOut [4] & (!\logicBox|C~14_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|C~14_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|C~10_combout ),
	.datae(!\logicBox|C~20_combout ),
	.dataf(!\logicBox|C~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~0 .extended_lut = "off";
defparam \logicBox|Selector8~0 .lut_mask = 64'hE040EA4AE545EF4F;
defparam \logicBox|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N42
cyclonev_lcell_comb \ALUcntl|mux_out[7]~117 (
// Equation(s):
// \ALUcntl|mux_out[7]~117_combout  = ( \ALUcntl|mux_out[7]~116_combout  & ( ((\logicBox|Selector7~0_combout  & \logicBox|Selector8~0_combout )) # (\Instr_Reg|Opcode [4]) ) ) # ( !\ALUcntl|mux_out[7]~116_combout  & ( (!\Instr_Reg|Opcode [4] & 
// (\logicBox|Selector7~0_combout  & \logicBox|Selector8~0_combout )) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\logicBox|Selector8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[7]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[7]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[7]~117 .extended_lut = "off";
defparam \ALUcntl|mux_out[7]~117 .lut_mask = 64'h0202020257575757;
defparam \ALUcntl|mux_out[7]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N39
cyclonev_lcell_comb \ALUcntl|mux_out[7]~97 (
// Equation(s):
// \ALUcntl|mux_out[7]~97_combout  = ( \logicBox|Selector8~1_combout  & ( \ALUcntl|mux_out[7]~117_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[7]~116_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~11_combout )) ) ) ) # ( !\logicBox|Selector8~1_combout  & ( \ALUcntl|mux_out[7]~117_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[7]~116_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~11_combout )) ) ) ) # ( \logicBox|Selector8~1_combout  & ( !\ALUcntl|mux_out[7]~117_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[7]~116_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~11_combout )) ) ) ) # ( 
// !\logicBox|Selector8~1_combout  & ( !\ALUcntl|mux_out[7]~117_combout  & ( (!\test|state_counter.0101~q  & (((\Instr_Reg|Opcode [5] & \ALUcntl|mux_out[7]~116_combout )))) # (\test|state_counter.0101~q  & (\memory|ram~11_combout )) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\memory|ram~11_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\ALUcntl|mux_out[7]~116_combout ),
	.datae(!\logicBox|Selector8~1_combout ),
	.dataf(!\ALUcntl|mux_out[7]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[7]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[7]~97 .extended_lut = "off";
defparam \ALUcntl|mux_out[7]~97 .lut_mask = 64'h111B11BBB1BBB1BB;
defparam \ALUcntl|mux_out[7]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N14
dffeas \registers|r[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[7]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][7] .is_wysiwyg = "true";
defparam \registers|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N51
cyclonev_lcell_comb \muxDst|Mux8~2 (
// Equation(s):
// \muxDst|Mux8~2_combout  = ( \Instr_Reg|RdstOut [3] & ( \registers|r[2][7]~q  & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[10][7]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][7]~q )) ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \registers|r[2][7]~q  & ( 
// (!\Instr_Reg|RdstOut [2]) # (\registers|r[6][7]~q ) ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\registers|r[2][7]~q  & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[10][7]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][7]~q )) ) ) ) # ( !\Instr_Reg|RdstOut 
// [3] & ( !\registers|r[2][7]~q  & ( (\Instr_Reg|RdstOut [2] & \registers|r[6][7]~q ) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\registers|r[6][7]~q ),
	.datac(!\registers|r[14][7]~q ),
	.datad(!\registers|r[10][7]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\registers|r[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~2 .extended_lut = "off";
defparam \muxDst|Mux8~2 .lut_mask = 64'h111105AFBBBB05AF;
defparam \muxDst|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N51
cyclonev_lcell_comb \muxDst|Mux8~0 (
// Equation(s):
// \muxDst|Mux8~0_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[12][7]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[4][7]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[8][7]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[0][7]~q  ) ) )

	.dataa(!\registers|r[4][7]~q ),
	.datab(!\registers|r[0][7]~q ),
	.datac(!\registers|r[8][7]~q ),
	.datad(!\registers|r[12][7]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~0 .extended_lut = "off";
defparam \muxDst|Mux8~0 .lut_mask = 64'h33330F0F555500FF;
defparam \muxDst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N3
cyclonev_lcell_comb \muxDst|Mux8~3 (
// Equation(s):
// \muxDst|Mux8~3_combout  = ( \registers|r[11][7]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[7][7]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[15][7]~q ))) ) ) ) # ( !\registers|r[11][7]~q  & ( \Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[7][7]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[15][7]~q ))) ) ) ) # ( \registers|r[11][7]~q  & ( !\Instr_Reg|RdstOut [2] & ( (\registers|r[3][7]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( 
// !\registers|r[11][7]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & \registers|r[3][7]~q ) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\registers|r[7][7]~q ),
	.datac(!\registers|r[3][7]~q ),
	.datad(!\registers|r[15][7]~q ),
	.datae(!\registers|r[11][7]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~3 .extended_lut = "off";
defparam \muxDst|Mux8~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \muxDst|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N3
cyclonev_lcell_comb \muxDst|Mux8~1 (
// Equation(s):
// \muxDst|Mux8~1_combout  = ( \Instr_Reg|RdstOut [2] & ( \registers|r[13][7]~q  & ( (\registers|r[5][7]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \registers|r[13][7]~q  & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[1][7]~q ))) # 
// (\Instr_Reg|RdstOut [3] & (\registers|r[9][7]~q )) ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\registers|r[13][7]~q  & ( (!\Instr_Reg|RdstOut [3] & \registers|r[5][7]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\registers|r[13][7]~q  & ( (!\Instr_Reg|RdstOut 
// [3] & ((\registers|r[1][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[9][7]~q )) ) ) )

	.dataa(!\registers|r[9][7]~q ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\registers|r[5][7]~q ),
	.datad(!\registers|r[1][7]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\registers|r[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~1 .extended_lut = "off";
defparam \muxDst|Mux8~1 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \muxDst|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N18
cyclonev_lcell_comb \muxDst|Mux8~4 (
// Equation(s):
// \muxDst|Mux8~4_combout  = ( \muxDst|Mux8~3_combout  & ( \muxDst|Mux8~1_combout  & ( ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~2_combout ))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux8~3_combout  & ( \muxDst|Mux8~1_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~2_combout )))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut 
// [1])))) ) ) ) # ( \muxDst|Mux8~3_combout  & ( !\muxDst|Mux8~1_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~2_combout )))) # (\Instr_Reg|RdstOut [0] & 
// (((\Instr_Reg|RdstOut [1])))) ) ) ) # ( !\muxDst|Mux8~3_combout  & ( !\muxDst|Mux8~1_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~2_combout )))) ) ) )

	.dataa(!\muxDst|Mux8~2_combout ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\muxDst|Mux8~0_combout ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\muxDst|Mux8~3_combout ),
	.dataf(!\muxDst|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~4 .extended_lut = "off";
defparam \muxDst|Mux8~4 .lut_mask = 64'h0C440C773F443F77;
defparam \muxDst|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N39
cyclonev_lcell_comb \logicBox|Selector6~14 (
// Equation(s):
// \logicBox|Selector6~14_combout  = ( \logicBox|Add6~21_sumout  & ( \logicBox|Add3~21_sumout  & ( !\Instr_Reg|Opcode [7] $ (!\Instr_Reg|Opcode [6]) ) ) ) # ( !\logicBox|Add6~21_sumout  & ( \logicBox|Add3~21_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// \Instr_Reg|Opcode [6]) ) ) ) # ( \logicBox|Add6~21_sumout  & ( !\logicBox|Add3~21_sumout  & ( (\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [6]) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add6~21_sumout ),
	.dataf(!\logicBox|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~14 .extended_lut = "off";
defparam \logicBox|Selector6~14 .lut_mask = 64'h0000550000AA55AA;
defparam \logicBox|Selector6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N36
cyclonev_lcell_comb \logicBox|Selector6~15 (
// Equation(s):
// \logicBox|Selector6~15_combout  = ( \logicBox|Add4~21_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode [6])) # (\muxSrc|Mux6~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode [6] & \immMux|mux_out[1]~2_combout )))) ) ) # ( 
// !\logicBox|Add4~21_sumout  & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux6~4_combout  & (!\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode [6] & \immMux|mux_out[1]~2_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~15 .extended_lut = "off";
defparam \logicBox|Selector6~15 .lut_mask = 64'h202520252A2F2A2F;
defparam \logicBox|Selector6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N18
cyclonev_lcell_comb \logicBox|Selector6~13 (
// Equation(s):
// \logicBox|Selector6~13_combout  = ( \logicBox|Add0~21_sumout  & ( \logicBox|Add10~21_sumout  & ( (!\Instr_Reg|Opcode [6] & ((\Instr_Reg|Opcode [7]) # (\muxSrc|Mux6~4_combout ))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]))) ) ) ) # ( 
// !\logicBox|Add0~21_sumout  & ( \logicBox|Add10~21_sumout  & ( (!\Instr_Reg|Opcode [6] & ((\Instr_Reg|Opcode [7]) # (\muxSrc|Mux6~4_combout ))) ) ) ) # ( \logicBox|Add0~21_sumout  & ( !\logicBox|Add10~21_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// ((\muxSrc|Mux6~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add0~21_sumout  & ( !\logicBox|Add10~21_sumout  & ( (!\Instr_Reg|Opcode [6] & (\muxSrc|Mux6~4_combout  & !\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(!\logicBox|Add0~21_sumout ),
	.dataf(!\logicBox|Add10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~13 .extended_lut = "off";
defparam \logicBox|Selector6~13 .lut_mask = 64'h202070702A2A7A7A;
defparam \logicBox|Selector6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N15
cyclonev_lcell_comb \ALUcntl|mux_out[9]~110 (
// Equation(s):
// \ALUcntl|mux_out[9]~110_combout  = ( \logicBox|Selector6~15_combout  & ( \logicBox|Selector6~13_combout  & ( ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector6~14_combout ))) # (\Instr_Reg|Opcode [5]) ) 
// ) ) # ( !\logicBox|Selector6~15_combout  & ( \logicBox|Selector6~13_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector6~14_combout )))) # (\Instr_Reg|Opcode [5] & 
// (((!\Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector6~15_combout  & ( !\logicBox|Selector6~13_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector6~14_combout 
// )))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Selector6~15_combout  & ( !\logicBox|Selector6~13_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & 
// (\logicBox|Selector6~14_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\logicBox|Selector6~14_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector6~15_combout ),
	.dataf(!\logicBox|Selector6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[9]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[9]~110 .extended_lut = "off";
defparam \ALUcntl|mux_out[9]~110 .lut_mask = 64'hA202A707F252F757;
defparam \ALUcntl|mux_out[9]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N9
cyclonev_lcell_comb \immMux|mux_out[9]~13 (
// Equation(s):
// \immMux|mux_out[9]~13_combout  = ( \muxDst|Mux6~4_combout  & ( (!\test|state_counter.0010~q ) # (!\test|always1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0010~q ),
	.datac(!\test|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[9]~13 .extended_lut = "off";
defparam \immMux|mux_out[9]~13 .lut_mask = 64'h00000000FCFCFCFC;
defparam \immMux|mux_out[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N0
cyclonev_lcell_comb \logicBox|Selector6~23 (
// Equation(s):
// \logicBox|Selector6~23_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~10_combout  & !\Instr_Reg|ImmOut [6])) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~10_combout  & 
// ((\logicBox|Add5~21_sumout ) # (\Instr_Reg|ImmOut [6])))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Add5~21_sumout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~23 .extended_lut = "off";
defparam \logicBox|Selector6~23 .lut_mask = 64'h0111202001112020;
defparam \logicBox|Selector6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N54
cyclonev_lcell_comb \logicBox|Selector6~12 (
// Equation(s):
// \logicBox|Selector6~12_combout  = ( \logicBox|Selector6~23_combout  & ( \logicBox|Add8~21_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [6]) # (\immMux|mux_out[9]~13_combout )) ) ) ) # ( !\logicBox|Selector6~23_combout  & ( 
// \logicBox|Add8~21_sumout  & ( (\logicBox|Selector3~9_combout  & \immMux|mux_out[9]~13_combout ) ) ) ) # ( \logicBox|Selector6~23_combout  & ( !\logicBox|Add8~21_sumout  & ( (!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector3~9_combout  & 
// \immMux|mux_out[9]~13_combout )))) # (\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [6]) # ((\immMux|mux_out[9]~13_combout )))) ) ) ) # ( !\logicBox|Selector6~23_combout  & ( !\logicBox|Add8~21_sumout  & ( (\logicBox|Selector3~9_combout  & 
// \immMux|mux_out[9]~13_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector3~9_combout ),
	.datad(!\immMux|mux_out[9]~13_combout ),
	.datae(!\logicBox|Selector6~23_combout ),
	.dataf(!\logicBox|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~12 .extended_lut = "off";
defparam \logicBox|Selector6~12 .lut_mask = 64'h000F445F000FEEFF;
defparam \logicBox|Selector6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N48
cyclonev_lcell_comb \logicBox|ShiftLeft0~8 (
// Equation(s):
// \logicBox|ShiftLeft0~8_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux8~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux7~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux6~4_combout  ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(!\muxSrc|Mux8~4_combout ),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~8 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~8 .lut_mask = 64'h55550F0F333300FF;
defparam \logicBox|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N9
cyclonev_lcell_comb \logicBox|ShiftLeft0~19 (
// Equation(s):
// \logicBox|ShiftLeft0~19_combout  = ( \immMux|mux_out[3]~3_combout  & ( \logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & \logicBox|ShiftLeft0~10_combout ) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( \logicBox|ShiftLeft0~9_combout  & ( 
// (\logicBox|ShiftLeft0~8_combout ) # (\immMux|mux_out[2]~4_combout ) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & \logicBox|ShiftLeft0~10_combout ) ) ) ) # ( 
// !\immMux|mux_out[3]~3_combout  & ( !\logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & \logicBox|ShiftLeft0~8_combout ) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\logicBox|ShiftLeft0~10_combout ),
	.datac(!\logicBox|ShiftLeft0~8_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~19 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~19 .lut_mask = 64'h0A0A22225F5F2222;
defparam \logicBox|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N48
cyclonev_lcell_comb \logicBox|Selector6~2 (
// Equation(s):
// \logicBox|Selector6~2_combout  = ( \logicBox|Selector6~1_combout  & ( \logicBox|ShiftLeft0~19_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # ((!\immMux|mux_out[3]~3_combout ) # (\logicBox|Selector3~0_combout )))) ) ) ) # ( 
// !\logicBox|Selector6~1_combout  & ( \logicBox|ShiftLeft0~19_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # ((\immMux|mux_out[3]~3_combout  & \logicBox|Selector3~0_combout )))) ) ) ) # ( \logicBox|Selector6~1_combout  & ( 
// !\logicBox|ShiftLeft0~19_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[3]~3_combout ) # (\logicBox|Selector3~0_combout )))) ) ) ) # ( !\logicBox|Selector6~1_combout  & ( !\logicBox|ShiftLeft0~19_combout  & ( 
// (\Instr_Reg|ImmOut [4] & (\immMux|mux_out[3]~3_combout  & (\logicBox|Selector3~0_combout  & \Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\logicBox|Selector3~0_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector6~1_combout ),
	.dataf(!\logicBox|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~2 .extended_lut = "off";
defparam \logicBox|Selector6~2 .lut_mask = 64'h0001004500AB00EF;
defparam \logicBox|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N42
cyclonev_lcell_comb \logicBox|Selector6~3 (
// Equation(s):
// \logicBox|Selector6~3_combout  = ( !\logicBox|Selector6~2_combout  & ( (!\logicBox|Selector4~0_combout ) # ((!\muxSrc|Mux6~4_combout  & !\immMux|mux_out[9]~13_combout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|Selector4~0_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\immMux|mux_out[9]~13_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~3 .extended_lut = "off";
defparam \logicBox|Selector6~3 .lut_mask = 64'hFCCCFCCC00000000;
defparam \logicBox|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N39
cyclonev_lcell_comb \logicBox|Selector6~9 (
// Equation(s):
// \logicBox|Selector6~9_combout  = ( !\logicBox|Selector6~2_combout  & ( ((!\muxSrc|Mux6~4_combout  & ((!\immMux|mux_out[9]~13_combout ) # (!\Instr_Reg|ImmOut [5]))) # (\muxSrc|Mux6~4_combout  & (!\immMux|mux_out[9]~13_combout  $ (\Instr_Reg|ImmOut [5])))) 
// # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\immMux|mux_out[9]~13_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~9 .extended_lut = "off";
defparam \logicBox|Selector6~9 .lut_mask = 64'hFDD7FDD700000000;
defparam \logicBox|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N57
cyclonev_lcell_comb \logicBox|Selector6~4 (
// Equation(s):
// \logicBox|Selector6~4_combout  = ( \logicBox|Selector6~0_combout  & ( \logicBox|ShiftLeft0~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|Selector6~0_combout ),
	.dataf(!\logicBox|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~4 .extended_lut = "off";
defparam \logicBox|Selector6~4 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N3
cyclonev_lcell_comb \logicBox|Selector6~7 (
// Equation(s):
// \logicBox|Selector6~7_combout  = ( \logicBox|Selector6~6_combout  & ( (\ALUcntl|mux_out[5]~47_combout ) # (\logicBox|Add11~1_sumout ) ) ) # ( !\logicBox|Selector6~6_combout  & ( (!\logicBox|Add11~1_sumout  & \ALUcntl|mux_out[5]~47_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\ALUcntl|mux_out[5]~47_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~7 .extended_lut = "off";
defparam \logicBox|Selector6~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \logicBox|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N12
cyclonev_lcell_comb \logicBox|Selector6~8 (
// Equation(s):
// \logicBox|Selector6~8_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector6~7_combout  & ( (!\logicBox|Add11~5_sumout  & (!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight0~7_combout  & !\logicBox|Add11~29_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~5_sumout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|ShiftRight0~7_combout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~8 .extended_lut = "off";
defparam \logicBox|Selector6~8 .lut_mask = 64'h0000000000000800;
defparam \logicBox|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N0
cyclonev_lcell_comb \logicBox|Selector6~32 (
// Equation(s):
// \logicBox|Selector6~32_combout  = ( !\Instr_Reg|Opcode [7] & ( (\logicBox|Add1~17_sumout  & (((\Instr_Reg|ImmOut [5])))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector6~5_combout ) # 
// (\logicBox|Selector6~8_combout )))) # (\logicBox|Selector6~4_combout )) ) )

	.dataa(!\logicBox|Add1~17_sumout ),
	.datab(!\logicBox|Selector6~4_combout ),
	.datac(!\logicBox|Selector6~8_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector6~5_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~32 .extended_lut = "on";
defparam \logicBox|Selector6~32 .lut_mask = 64'h0505333F050533FF;
defparam \logicBox|Selector6~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N9
cyclonev_lcell_comb \logicBox|Selector6~10 (
// Equation(s):
// \logicBox|Selector6~10_combout  = ( \Instr_Reg|ImmOut [5] & ( \logicBox|Add2~17_sumout  & ( !\Instr_Reg|Opcode [7] ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( \logicBox|Add2~17_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add1~17_sumout ) ) ) ) # ( 
// !\Instr_Reg|ImmOut [5] & ( !\logicBox|Add2~17_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add1~17_sumout ) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~17_sumout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~10 .extended_lut = "off";
defparam \logicBox|Selector6~10 .lut_mask = 64'h00AA000000AAAAAA;
defparam \logicBox|Selector6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N24
cyclonev_lcell_comb \logicBox|Selector6~11 (
// Equation(s):
// \logicBox|Selector6~11_combout  = ( \logicBox|Selector6~32_combout  & ( \logicBox|Selector6~10_combout  & ( ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector6~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector6~9_combout )))) # (\Instr_Reg|ImmOut 
// [6]) ) ) ) # ( !\logicBox|Selector6~32_combout  & ( \logicBox|Selector6~10_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector6~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector6~9_combout ))))) # 
// (\Instr_Reg|ImmOut [6] & (((\Instr_Reg|ImmOut [4])))) ) ) ) # ( \logicBox|Selector6~32_combout  & ( !\logicBox|Selector6~10_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector6~3_combout )) # (\Instr_Reg|ImmOut [4] & 
// ((!\logicBox|Selector6~9_combout ))))) # (\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Selector6~32_combout  & ( !\logicBox|Selector6~10_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & 
// (!\logicBox|Selector6~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector6~9_combout ))))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\logicBox|Selector6~3_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Selector6~9_combout ),
	.datae(!\logicBox|Selector6~32_combout ),
	.dataf(!\logicBox|Selector6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~11 .extended_lut = "off";
defparam \logicBox|Selector6~11 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \logicBox|Selector6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N33
cyclonev_lcell_comb \ALUcntl|mux_out[9]~111 (
// Equation(s):
// \ALUcntl|mux_out[9]~111_combout  = ( \logicBox|Selector7~0_combout  & ( \ALUcntl|mux_out[9]~110_combout  & ( (\logicBox|Selector6~11_combout ) # (\Instr_Reg|Opcode [4]) ) ) ) # ( !\logicBox|Selector7~0_combout  & ( \ALUcntl|mux_out[9]~110_combout  & ( 
// \Instr_Reg|Opcode [4] ) ) ) # ( \logicBox|Selector7~0_combout  & ( !\ALUcntl|mux_out[9]~110_combout  & ( (!\Instr_Reg|Opcode [4] & \logicBox|Selector6~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(gnd),
	.datad(!\logicBox|Selector6~11_combout ),
	.datae(!\logicBox|Selector7~0_combout ),
	.dataf(!\ALUcntl|mux_out[9]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[9]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[9]~111 .extended_lut = "off";
defparam \ALUcntl|mux_out[9]~111 .lut_mask = 64'h000000CC333333FF;
defparam \ALUcntl|mux_out[9]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N51
cyclonev_lcell_comb \ALUcntl|mux_out[9]~48 (
// Equation(s):
// \ALUcntl|mux_out[9]~48_combout  = ( \logicBox|Selector6~12_combout  & ( \ALUcntl|mux_out[9]~111_combout  & ( (!\test|state_counter.0101~q  & ((!\Instr_Reg|Opcode [5]) # ((\ALUcntl|mux_out[9]~110_combout )))) # (\test|state_counter.0101~q  & 
// (((\memory|ram~5_combout )))) ) ) ) # ( !\logicBox|Selector6~12_combout  & ( \ALUcntl|mux_out[9]~111_combout  & ( (!\test|state_counter.0101~q  & ((!\Instr_Reg|Opcode [5]) # ((\ALUcntl|mux_out[9]~110_combout )))) # (\test|state_counter.0101~q  & 
// (((\memory|ram~5_combout )))) ) ) ) # ( \logicBox|Selector6~12_combout  & ( !\ALUcntl|mux_out[9]~111_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[9]~110_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~5_combout )) ) ) ) # ( 
// !\logicBox|Selector6~12_combout  & ( !\ALUcntl|mux_out[9]~111_combout  & ( (!\test|state_counter.0101~q  & (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[9]~110_combout )))) # (\test|state_counter.0101~q  & (((\memory|ram~5_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\memory|ram~5_combout ),
	.datac(!\ALUcntl|mux_out[9]~110_combout ),
	.datad(!\test|state_counter.0101~q ),
	.datae(!\logicBox|Selector6~12_combout ),
	.dataf(!\ALUcntl|mux_out[9]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[9]~48 .extended_lut = "off";
defparam \ALUcntl|mux_out[9]~48 .lut_mask = 64'h05330F33AF33AF33;
defparam \ALUcntl|mux_out[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N42
cyclonev_lcell_comb \registers|r[13][9]~feeder (
// Equation(s):
// \registers|r[13][9]~feeder_combout  = ( \ALUcntl|mux_out[9]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[9]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][9]~feeder .extended_lut = "off";
defparam \registers|r[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N44
dffeas \registers|r[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][9] .is_wysiwyg = "true";
defparam \registers|r[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N21
cyclonev_lcell_comb \muxSrc|Mux6~1 (
// Equation(s):
// \muxSrc|Mux6~1_combout  = ( \registers|r[9][9]~q  & ( \registers|r[5][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3]) # (\registers|r[1][9]~q )))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[13][9]~q ))) ) ) ) 
// # ( !\registers|r[9][9]~q  & ( \registers|r[5][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((\registers|r[1][9]~q  & !\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[13][9]~q ))) ) ) ) # ( \registers|r[9][9]~q 
//  & ( !\registers|r[5][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3]) # (\registers|r[1][9]~q )))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[13][9]~q  & ((\Instr_Reg|RsrcOut [3])))) ) ) ) # ( !\registers|r[9][9]~q  & ( 
// !\registers|r[5][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((\registers|r[1][9]~q  & !\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[13][9]~q  & ((\Instr_Reg|RsrcOut [3])))) ) ) )

	.dataa(!\registers|r[13][9]~q ),
	.datab(!\registers|r[1][9]~q ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[9][9]~q ),
	.dataf(!\registers|r[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~1 .extended_lut = "off";
defparam \muxSrc|Mux6~1 .lut_mask = 64'h300530F53F053FF5;
defparam \muxSrc|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N57
cyclonev_lcell_comb \muxSrc|Mux6~3 (
// Equation(s):
// \muxSrc|Mux6~3_combout  = ( \Instr_Reg|RsrcOut [3] & ( \registers|r[15][9]~q  & ( (\registers|r[11][9]~q ) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[15][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[3][9]~q ))) # 
// (\Instr_Reg|RsrcOut [2] & (\registers|r[7][9]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\registers|r[15][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & \registers|r[11][9]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\registers|r[15][9]~q  & ( (!\Instr_Reg|RsrcOut 
// [2] & ((\registers|r[3][9]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[7][9]~q )) ) ) )

	.dataa(!\registers|r[7][9]~q ),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[3][9]~q ),
	.datad(!\registers|r[11][9]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\registers|r[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~3 .extended_lut = "off";
defparam \muxSrc|Mux6~3 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \muxSrc|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N3
cyclonev_lcell_comb \muxSrc|Mux6~0 (
// Equation(s):
// \muxSrc|Mux6~0_combout  = ( \registers|r[8][9]~q  & ( \registers|r[12][9]~q  & ( ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][9]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][9]~q )))) # (\Instr_Reg|RsrcOut [3]) ) ) ) # ( !\registers|r[8][9]~q  & ( 
// \registers|r[12][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][9]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][9]~q ))))) # (\Instr_Reg|RsrcOut [3] & (\Instr_Reg|RsrcOut [2])) ) ) ) # ( \registers|r[8][9]~q  & ( 
// !\registers|r[12][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][9]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][9]~q ))))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2])) ) ) ) # ( !\registers|r[8][9]~q  & 
// ( !\registers|r[12][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & (\registers|r[0][9]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][9]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[0][9]~q ),
	.datad(!\registers|r[4][9]~q ),
	.datae(!\registers|r[8][9]~q ),
	.dataf(!\registers|r[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~0 .extended_lut = "off";
defparam \muxSrc|Mux6~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \muxSrc|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N39
cyclonev_lcell_comb \muxSrc|Mux6~2 (
// Equation(s):
// \muxSrc|Mux6~2_combout  = ( \Instr_Reg|RsrcOut [3] & ( \registers|r[2][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[10][9]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[14][9]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[2][9]~q  & ( 
// (!\Instr_Reg|RsrcOut [2]) # (\registers|r[6][9]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\registers|r[2][9]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[10][9]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[14][9]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [3] & ( !\registers|r[2][9]~q  & ( (\Instr_Reg|RsrcOut [2] & \registers|r[6][9]~q ) ) ) )

	.dataa(!\registers|r[14][9]~q ),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[10][9]~q ),
	.datad(!\registers|r[6][9]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\registers|r[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~2 .extended_lut = "off";
defparam \muxSrc|Mux6~2 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \muxSrc|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N15
cyclonev_lcell_comb \muxSrc|Mux6~4 (
// Equation(s):
// \muxSrc|Mux6~4_combout  = ( \muxSrc|Mux6~0_combout  & ( \muxSrc|Mux6~2_combout  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux6~0_combout  & ( \muxSrc|Mux6~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~3_combout ))))) 
// ) ) ) # ( \muxSrc|Mux6~0_combout  & ( !\muxSrc|Mux6~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~1_combout )) # (\Instr_Reg|RsrcOut [1] & 
// ((\muxSrc|Mux6~3_combout ))))) ) ) ) # ( !\muxSrc|Mux6~0_combout  & ( !\muxSrc|Mux6~2_combout  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~3_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux6~1_combout ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\muxSrc|Mux6~3_combout ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\muxSrc|Mux6~0_combout ),
	.dataf(!\muxSrc|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~4 .extended_lut = "off";
defparam \muxSrc|Mux6~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \muxSrc|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N48
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[10]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[10]~feeder_combout  = ( \muxSrc|Mux6~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y17_N50
dffeas \memory|ram_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000001FE";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// \memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// \memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N6
cyclonev_lcell_comb \memory|ram~5 (
// Equation(s):
// \memory|ram~5_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0]) # (\memory|ram_rtl_0_bypass [10]) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & ((\memory|ram_rtl_0|auto_generated|address_reg_b [2]))) # 
// (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [10])) ) ) ) # ( \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] 
// & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [2]))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [10])) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout  & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0_bypass [10] & \memory|ram_rtl_0_bypass [0]) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [10]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~5 .extended_lut = "off";
defparam \memory|ram~5 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \memory|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N30
cyclonev_lcell_comb \registers|r[11][0]~12 (
// Equation(s):
// \registers|r[11][0]~12_combout  = ( \test|state_counter.0010~q  & ( \memory|ram~5_combout  & ( ((\memory|ram~6_combout  & (\memory|ram~7_combout  & !\memory|ram~4_combout ))) # (\rst~input_o ) ) ) ) # ( !\test|state_counter.0010~q  & ( 
// \memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( \test|state_counter.0010~q  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) ) # ( !\test|state_counter.0010~q  & ( !\memory|ram~5_combout  & ( \rst~input_o  ) ) )

	.dataa(!\memory|ram~6_combout ),
	.datab(!\memory|ram~7_combout ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram~4_combout ),
	.datae(!\test|state_counter.0010~q ),
	.dataf(!\memory|ram~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][0]~12 .extended_lut = "off";
defparam \registers|r[11][0]~12 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \registers|r[11][0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N26
dffeas \registers|r[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][8] .is_wysiwyg = "true";
defparam \registers|r[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N14
dffeas \registers|r[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][8] .is_wysiwyg = "true";
defparam \registers|r[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N21
cyclonev_lcell_comb \registers|r[8][8]~feeder (
// Equation(s):
// \registers|r[8][8]~feeder_combout  = ( \ALUcntl|mux_out[8]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[8]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][8]~feeder .extended_lut = "off";
defparam \registers|r[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N23
dffeas \registers|r[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][8] .is_wysiwyg = "true";
defparam \registers|r[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N6
cyclonev_lcell_comb \registers|r[9][8]~feeder (
// Equation(s):
// \registers|r[9][8]~feeder_combout  = ( \ALUcntl|mux_out[8]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[8]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][8]~feeder .extended_lut = "off";
defparam \registers|r[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N7
dffeas \registers|r[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][8] .is_wysiwyg = "true";
defparam \registers|r[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N42
cyclonev_lcell_comb \muxDst|Mux7~2 (
// Equation(s):
// \muxDst|Mux7~2_combout  = ( \registers|r[8][8]~q  & ( \registers|r[9][8]~q  & ( (!\Instr_Reg|RdstOut [1]) # ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][8]~q ))) ) ) ) # ( !\registers|r[8][8]~q  & ( 
// \registers|r[9][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\registers|r[10][8]~q  & \Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])) # (\registers|r[11][8]~q ))) ) ) ) # ( \registers|r[8][8]~q  & ( !\registers|r[9][8]~q  & 
// ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[10][8]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][8]~q  & ((\Instr_Reg|RdstOut [1])))) ) ) ) # ( !\registers|r[8][8]~q  & ( !\registers|r[9][8]~q  & ( (\Instr_Reg|RdstOut 
// [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[10][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][8]~q )))) ) ) )

	.dataa(!\registers|r[11][8]~q ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\registers|r[10][8]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[8][8]~q ),
	.dataf(!\registers|r[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~2 .extended_lut = "off";
defparam \muxDst|Mux7~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \muxDst|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N14
dffeas \registers|r[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][8] .is_wysiwyg = "true";
defparam \registers|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N44
dffeas \registers|r[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][8] .is_wysiwyg = "true";
defparam \registers|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N23
dffeas \registers|r[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][8] .is_wysiwyg = "true";
defparam \registers|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N51
cyclonev_lcell_comb \muxDst|Mux7~0 (
// Equation(s):
// \muxDst|Mux7~0_combout  = ( \registers|r[3][8]~q  & ( \registers|r[0][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[2][8]~q )))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[1][8]~q ))) ) ) ) # 
// ( !\registers|r[3][8]~q  & ( \registers|r[0][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[2][8]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][8]~q  & (!\Instr_Reg|RdstOut [1]))) ) ) ) # ( \registers|r[3][8]~q  & ( 
// !\registers|r[0][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1] & \registers|r[2][8]~q )))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[1][8]~q ))) ) ) ) # ( !\registers|r[3][8]~q  & ( !\registers|r[0][8]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1] & \registers|r[2][8]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][8]~q  & (!\Instr_Reg|RdstOut [1]))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[1][8]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\registers|r[2][8]~q ),
	.datae(!\registers|r[3][8]~q ),
	.dataf(!\registers|r[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~0 .extended_lut = "off";
defparam \muxDst|Mux7~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \muxDst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N14
dffeas \registers|r[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][8] .is_wysiwyg = "true";
defparam \registers|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N17
dffeas \registers|r[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][8] .is_wysiwyg = "true";
defparam \registers|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N2
dffeas \registers|r[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][8] .is_wysiwyg = "true";
defparam \registers|r[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N56
dffeas \registers|r[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][8] .is_wysiwyg = "true";
defparam \registers|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N3
cyclonev_lcell_comb \muxDst|Mux7~1 (
// Equation(s):
// \muxDst|Mux7~1_combout  = ( \registers|r[7][8]~q  & ( \registers|r[6][8]~q  & ( ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][8]~q ))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[7][8]~q  & ( 
// \registers|r[6][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1]) # (\registers|r[4][8]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][8]~q  & ((!\Instr_Reg|RdstOut [1])))) ) ) ) # ( \registers|r[7][8]~q  & ( !\registers|r[6][8]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (((\registers|r[4][8]~q  & !\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[5][8]~q ))) ) ) ) # ( !\registers|r[7][8]~q  & ( !\registers|r[6][8]~q  & ( (!\Instr_Reg|RdstOut [1] 
// & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][8]~q )))) ) ) )

	.dataa(!\registers|r[5][8]~q ),
	.datab(!\registers|r[4][8]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[7][8]~q ),
	.dataf(!\registers|r[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~1 .extended_lut = "off";
defparam \muxDst|Mux7~1 .lut_mask = 64'h3500350F35F035FF;
defparam \muxDst|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N50
dffeas \registers|r[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][8] .is_wysiwyg = "true";
defparam \registers|r[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N50
dffeas \registers|r[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][8] .is_wysiwyg = "true";
defparam \registers|r[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N44
dffeas \registers|r[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][8] .is_wysiwyg = "true";
defparam \registers|r[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N20
dffeas \registers|r[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][8] .is_wysiwyg = "true";
defparam \registers|r[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N51
cyclonev_lcell_comb \muxDst|Mux7~3 (
// Equation(s):
// \muxDst|Mux7~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[15][8]~q  & ( (\Instr_Reg|RdstOut [0]) # (\registers|r[14][8]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[15][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[12][8]~q )) # 
// (\Instr_Reg|RdstOut [0] & ((\registers|r[13][8]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[15][8]~q  & ( (\registers|r[14][8]~q  & !\Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[15][8]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (\registers|r[12][8]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[13][8]~q ))) ) ) )

	.dataa(!\registers|r[14][8]~q ),
	.datab(!\registers|r[12][8]~q ),
	.datac(!\registers|r[13][8]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~3 .extended_lut = "off";
defparam \muxDst|Mux7~3 .lut_mask = 64'h330F5500330F55FF;
defparam \muxDst|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N12
cyclonev_lcell_comb \muxDst|Mux7~4 (
// Equation(s):
// \muxDst|Mux7~4_combout  = ( \muxDst|Mux7~3_combout  & ( \Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2]) # (\muxDst|Mux7~2_combout ) ) ) ) # ( !\muxDst|Mux7~3_combout  & ( \Instr_Reg|RdstOut [3] & ( (\muxDst|Mux7~2_combout  & !\Instr_Reg|RdstOut [2]) ) 
// ) ) # ( \muxDst|Mux7~3_combout  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux7~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux7~1_combout ))) ) ) ) # ( !\muxDst|Mux7~3_combout  & ( !\Instr_Reg|RdstOut [3] & ( 
// (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux7~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux7~1_combout ))) ) ) )

	.dataa(!\muxDst|Mux7~2_combout ),
	.datab(!\muxDst|Mux7~0_combout ),
	.datac(!\muxDst|Mux7~1_combout ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\muxDst|Mux7~3_combout ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~4 .extended_lut = "off";
defparam \muxDst|Mux7~4 .lut_mask = 64'h330F330F550055FF;
defparam \muxDst|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N27
cyclonev_lcell_comb \logicBox|Selector7~10 (
// Equation(s):
// \logicBox|Selector7~10_combout  = ( \logicBox|Add1~61_sumout  & ( !\Instr_Reg|Opcode [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~10 .extended_lut = "off";
defparam \logicBox|Selector7~10 .lut_mask = 64'h00000000FF00FF00;
defparam \logicBox|Selector7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~24 (
// Equation(s):
// \logicBox|ShiftLeft0~24_combout  = ( \logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~3_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~2_combout ))) # (\immMux|mux_out[3]~3_combout  & 
// ((!\immMux|mux_out[2]~4_combout ))) ) ) ) # ( !\logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~3_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((\immMux|mux_out[3]~3_combout ) # (\logicBox|ShiftLeft0~2_combout ))) ) ) ) # ( 
// \logicBox|ShiftLeft0~1_combout  & ( !\logicBox|ShiftLeft0~3_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~2_combout ))) ) ) ) # ( !\logicBox|ShiftLeft0~1_combout  & ( 
// !\logicBox|ShiftLeft0~3_combout  & ( (\logicBox|ShiftLeft0~2_combout  & (!\immMux|mux_out[3]~3_combout  & !\immMux|mux_out[2]~4_combout )) ) ) )

	.dataa(!\logicBox|ShiftLeft0~2_combout ),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(gnd),
	.datae(!\logicBox|ShiftLeft0~1_combout ),
	.dataf(!\logicBox|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~24 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~24 .lut_mask = 64'h40404C4C70707C7C;
defparam \logicBox|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N21
cyclonev_lcell_comb \logicBox|Selector7~12 (
// Equation(s):
// \logicBox|Selector7~12_combout  = ( \logicBox|ShiftLeft0~24_combout  & ( \logicBox|Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~12 .extended_lut = "off";
defparam \logicBox|Selector7~12 .lut_mask = 64'h0000000000FF00FF;
defparam \logicBox|Selector7~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N15
cyclonev_lcell_comb \logicBox|Selector7~18 (
// Equation(s):
// \logicBox|Selector7~18_combout  = ( !\logicBox|Add11~9_sumout  & ( !\logicBox|Add11~5_sumout  & ( (\logicBox|ShiftRight0~13_combout  & (\logicBox|ShiftRight0~7_combout  & (\logicBox|ShiftRight0~1_combout  & !\logicBox|Add11~29_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~13_combout ),
	.datab(!\logicBox|ShiftRight0~7_combout ),
	.datac(!\logicBox|ShiftRight0~1_combout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~18 .extended_lut = "off";
defparam \logicBox|Selector7~18 .lut_mask = 64'h0100000000000000;
defparam \logicBox|Selector7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N0
cyclonev_lcell_comb \logicBox|ShiftRight2~6 (
// Equation(s):
// \logicBox|ShiftRight2~6_combout  = ( \logicBox|ShiftRight0~7_combout  & ( \logicBox|Add11~9_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\logicBox|ShiftRight0~7_combout  & ( \logicBox|Add11~9_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( 
// \logicBox|ShiftRight0~7_combout  & ( !\logicBox|Add11~9_sumout  & ( (\muxSrc|Mux0~4_combout  & ((!\logicBox|ShiftRight0~1_combout ) # ((\logicBox|Add11~29_sumout ) # (\logicBox|Add11~5_sumout )))) ) ) ) # ( !\logicBox|ShiftRight0~7_combout  & ( 
// !\logicBox|Add11~9_sumout  & ( \muxSrc|Mux0~4_combout  ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|ShiftRight0~7_combout ),
	.dataf(!\logicBox|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~6 .extended_lut = "off";
defparam \logicBox|ShiftRight2~6 .lut_mask = 64'h5555455555555555;
defparam \logicBox|ShiftRight2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N0
cyclonev_lcell_comb \logicBox|Selector7~19 (
// Equation(s):
// \logicBox|Selector7~19_combout  = ( \logicBox|Selector7~18_combout  & ( \logicBox|ShiftRight2~6_combout  & ( ((\Instr_Reg|Opcode [7] & ((\logicBox|Selector7~12_combout ) # (\immMux|mux_out[15]~5_combout )))) # (\logicBox|Selector7~10_combout ) ) ) ) # ( 
// !\logicBox|Selector7~18_combout  & ( \logicBox|ShiftRight2~6_combout  & ( ((\Instr_Reg|Opcode [7] & ((\logicBox|Selector7~12_combout ) # (\immMux|mux_out[15]~5_combout )))) # (\logicBox|Selector7~10_combout ) ) ) ) # ( \logicBox|Selector7~18_combout  & ( 
// !\logicBox|ShiftRight2~6_combout  & ( ((\Instr_Reg|Opcode [7] & ((\logicBox|Selector7~12_combout ) # (\immMux|mux_out[15]~5_combout )))) # (\logicBox|Selector7~10_combout ) ) ) ) # ( !\logicBox|Selector7~18_combout  & ( !\logicBox|ShiftRight2~6_combout  & 
// ( ((\Instr_Reg|Opcode [7] & \logicBox|Selector7~12_combout )) # (\logicBox|Selector7~10_combout ) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector7~10_combout ),
	.datad(!\logicBox|Selector7~12_combout ),
	.datae(!\logicBox|Selector7~18_combout ),
	.dataf(!\logicBox|ShiftRight2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~19 .extended_lut = "off";
defparam \logicBox|Selector7~19 .lut_mask = 64'h0F3F1F3F1F3F1F3F;
defparam \logicBox|Selector7~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N21
cyclonev_lcell_comb \logicBox|Equal0~0 (
// Equation(s):
// \logicBox|Equal0~0_combout  = ( \muxDst|Mux7~4_combout  & ( !\muxSrc|Mux7~4_combout  $ (((\test|always1~0_combout  & \test|state_counter.0010~q ))) ) ) # ( !\muxDst|Mux7~4_combout  & ( \muxSrc|Mux7~4_combout  ) )

	.dataa(!\muxSrc|Mux7~4_combout ),
	.datab(!\test|always1~0_combout ),
	.datac(gnd),
	.datad(!\test|state_counter.0010~q ),
	.datae(gnd),
	.dataf(!\muxDst|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~0 .extended_lut = "off";
defparam \logicBox|Equal0~0 .lut_mask = 64'h55555555AA99AA99;
defparam \logicBox|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N39
cyclonev_lcell_comb \logicBox|Selector7~27 (
// Equation(s):
// \logicBox|Selector7~27_combout  = ( \muxSrc|Mux0~4_combout  & ( \logicBox|ShiftRight1~19_combout  ) ) # ( !\muxSrc|Mux0~4_combout  & ( \logicBox|ShiftRight1~19_combout  & ( !\immMux|mux_out[3]~3_combout  ) ) ) # ( \muxSrc|Mux0~4_combout  & ( 
// !\logicBox|ShiftRight1~19_combout  & ( \immMux|mux_out[3]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux0~4_combout ),
	.dataf(!\logicBox|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~27 .extended_lut = "off";
defparam \logicBox|Selector7~27 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \logicBox|Selector7~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N54
cyclonev_lcell_comb \logicBox|Selector7~28 (
// Equation(s):
// \logicBox|Selector7~28_combout  = ( \logicBox|ShiftLeft0~24_combout  & ( \logicBox|Selector7~27_combout  & ( (\logicBox|Equal0~0_combout ) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|ShiftLeft0~24_combout  & ( \logicBox|Selector7~27_combout  & ( 
// (!\Instr_Reg|Opcode [7] & ((\logicBox|Equal0~0_combout ))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|ShiftLeft0~24_combout  & ( !\logicBox|Selector7~27_combout  & ( (!\Instr_Reg|Opcode [7] & ((\logicBox|Equal0~0_combout ))) # 
// (\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [4])) ) ) ) # ( !\logicBox|ShiftLeft0~24_combout  & ( !\logicBox|Selector7~27_combout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Equal0~0_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\logicBox|ShiftLeft0~24_combout ),
	.dataf(!\logicBox|Selector7~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~28 .extended_lut = "off";
defparam \logicBox|Selector7~28 .lut_mask = 64'h0C0C2E2E1D1D3F3F;
defparam \logicBox|Selector7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N18
cyclonev_lcell_comb \immMux|mux_out[8]~12 (
// Equation(s):
// \immMux|mux_out[8]~12_combout  = ( \test|always1~0_combout  & ( (\muxDst|Mux7~4_combout  & !\test|state_counter.0010~q ) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux7~4_combout  ) )

	.dataa(!\muxDst|Mux7~4_combout ),
	.datab(!\test|state_counter.0010~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[8]~12 .extended_lut = "off";
defparam \immMux|mux_out[8]~12 .lut_mask = 64'h5555555544444444;
defparam \immMux|mux_out[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N18
cyclonev_lcell_comb \logicBox|Selector7~30 (
// Equation(s):
// \logicBox|Selector7~30_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|ShiftLeft0~24_combout  & ( (!\Instr_Reg|Opcode [7] & (((\immMux|mux_out[8]~12_combout )) # (\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Selector7~27_combout 
// )))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \logicBox|ShiftLeft0~24_combout  & ( ((\immMux|mux_out[8]~12_combout ) # (\Instr_Reg|Opcode [7])) # (\muxSrc|Mux7~4_combout ) ) ) ) # ( \Instr_Reg|ImmOut [4] & ( !\logicBox|ShiftLeft0~24_combout  & ( 
// (!\Instr_Reg|Opcode [7] & (((\immMux|mux_out[8]~12_combout )) # (\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Selector7~27_combout )))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( !\logicBox|ShiftLeft0~24_combout  & ( (!\Instr_Reg|Opcode 
// [7] & ((\immMux|mux_out[8]~12_combout ) # (\muxSrc|Mux7~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux7~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[8]~12_combout ),
	.datad(!\logicBox|Selector7~27_combout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~30 .extended_lut = "off";
defparam \logicBox|Selector7~30 .lut_mask = 64'h4C4C4C7F7F7F4C7F;
defparam \logicBox|Selector7~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N51
cyclonev_lcell_comb \logicBox|C~17 (
// Equation(s):
// \logicBox|C~17_combout  = ( \immMux|mux_out[8]~12_combout  & ( \muxSrc|Mux7~4_combout  ) )

	.dataa(!\muxSrc|Mux7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~17 .extended_lut = "off";
defparam \logicBox|C~17 .lut_mask = 64'h0000000055555555;
defparam \logicBox|C~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N6
cyclonev_lcell_comb \logicBox|Selector7~26 (
// Equation(s):
// \logicBox|Selector7~26_combout  = ( \logicBox|ShiftLeft0~24_combout  & ( \logicBox|ShiftRight1~19_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|C~17_combout )) # (\Instr_Reg|Opcode [7] & (((!\Instr_Reg|ImmOut [4]) # (!\immMux|mux_out[3]~3_combout )))) 
// ) ) ) # ( !\logicBox|ShiftLeft0~24_combout  & ( \logicBox|ShiftRight1~19_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|C~17_combout )) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|ImmOut [4] & !\immMux|mux_out[3]~3_combout )))) ) ) ) # ( 
// \logicBox|ShiftLeft0~24_combout  & ( !\logicBox|ShiftRight1~19_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|C~17_combout )) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|ShiftLeft0~24_combout  & ( 
// !\logicBox|ShiftRight1~19_combout  & ( (\logicBox|C~17_combout  & !\Instr_Reg|Opcode [7]) ) ) )

	.dataa(!\logicBox|C~17_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\logicBox|ShiftLeft0~24_combout ),
	.dataf(!\logicBox|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~26 .extended_lut = "off";
defparam \logicBox|Selector7~26 .lut_mask = 64'h4444747447447774;
defparam \logicBox|Selector7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N27
cyclonev_lcell_comb \logicBox|Selector7~29 (
// Equation(s):
// \logicBox|Selector7~29_combout  = ( \logicBox|ShiftLeft0~24_combout  & ( \logicBox|ShiftRight1~19_combout  & ( (\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[3]~3_combout ) # (!\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|ShiftLeft0~24_combout  & ( 
// \logicBox|ShiftRight1~19_combout  & ( (\Instr_Reg|Opcode [7] & (!\immMux|mux_out[3]~3_combout  & \Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|ShiftLeft0~24_combout  & ( !\logicBox|ShiftRight1~19_combout  & ( (\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [4]) 
// ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|ShiftLeft0~24_combout ),
	.dataf(!\logicBox|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~29 .extended_lut = "off";
defparam \logicBox|Selector7~29 .lut_mask = 64'h0000550000445544;
defparam \logicBox|Selector7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N0
cyclonev_lcell_comb \logicBox|Selector7~14 (
// Equation(s):
// \logicBox|Selector7~14_combout  = ( !\Instr_Reg|ImmOut [5] & ( ((!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector7~29_combout )) # (\Instr_Reg|ImmOut [4] & ((\logicBox|Selector7~26_combout ))))) # (\Instr_Reg|ImmOut [6] & 
// (((\Instr_Reg|ImmOut [4]))))) ) ) # ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector7~30_combout )))) # (\Instr_Reg|ImmOut [4] & (\logicBox|Selector7~28_combout )))) # (\Instr_Reg|ImmOut [6] & 
// ((((\Instr_Reg|ImmOut [4]))))) ) )

	.dataa(!\logicBox|Selector7~28_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector7~30_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector7~26_combout ),
	.datag(!\logicBox|Selector7~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~14 .extended_lut = "on";
defparam \logicBox|Selector7~14 .lut_mask = 64'h0C330C770CFF0C77;
defparam \logicBox|Selector7~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N51
cyclonev_lcell_comb \logicBox|Selector7~11 (
// Equation(s):
// \logicBox|Selector7~11_combout  = ( \logicBox|Add2~57_sumout  & ( !\Instr_Reg|Opcode [7] ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~11 .extended_lut = "off";
defparam \logicBox|Selector7~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \logicBox|Selector7~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N0
cyclonev_lcell_comb \logicBox|Selector7~13 (
// Equation(s):
// \logicBox|Selector7~13_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\logicBox|Selector7~12_combout  & \Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( 
// (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[15]~5_combout  & \logicBox|ShiftRight0~13_combout )) # (\logicBox|Selector7~12_combout ))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (\logicBox|Selector7~12_combout  & 
// \Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (\logicBox|Selector7~12_combout  & \Instr_Reg|Opcode [7]) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|Selector7~12_combout ),
	.datac(!\logicBox|ShiftRight0~13_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~13 .extended_lut = "off";
defparam \logicBox|Selector7~13 .lut_mask = 64'h0033003300370033;
defparam \logicBox|Selector7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N36
cyclonev_lcell_comb \logicBox|Selector7~1 (
// Equation(s):
// \logicBox|Selector7~1_combout  = ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [6] & ((((\logicBox|Selector7~14_combout ))))) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|Selector7~14_combout  & (((\logicBox|Selector7~13_combout )))) # 
// (\logicBox|Selector7~14_combout  & (\logicBox|Selector7~10_combout )))) ) ) # ( \Instr_Reg|ImmOut [5] & ( ((!\Instr_Reg|ImmOut [6] & (((\logicBox|Selector7~14_combout )))) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|Selector7~14_combout  & 
// (\logicBox|Selector7~19_combout )) # (\logicBox|Selector7~14_combout  & ((\logicBox|Selector7~11_combout )))))) ) )

	.dataa(!\logicBox|Selector7~10_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Selector7~19_combout ),
	.datad(!\logicBox|Selector7~14_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector7~11_combout ),
	.datag(!\logicBox|Selector7~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~1 .extended_lut = "on";
defparam \logicBox|Selector7~1 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \logicBox|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N54
cyclonev_lcell_comb \logicBox|Selector7~6 (
// Equation(s):
// \logicBox|Selector7~6_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|Add8~17_sumout  & ( (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [6] & (\logicBox|Add5~17_sumout )) # (\Instr_Reg|ImmOut [6] & ((\immMux|mux_out[8]~12_combout ))))) ) ) ) # ( 
// !\Instr_Reg|ImmOut [4] & ( \logicBox|Add8~17_sumout  & ( (\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [6]) ) ) ) # ( \Instr_Reg|ImmOut [4] & ( !\logicBox|Add8~17_sumout  & ( (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [6] & (\logicBox|Add5~17_sumout )) 
// # (\Instr_Reg|ImmOut [6] & ((\immMux|mux_out[8]~12_combout ))))) ) ) )

	.dataa(!\logicBox|Add5~17_sumout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\immMux|mux_out[8]~12_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~6 .extended_lut = "off";
defparam \logicBox|Selector7~6 .lut_mask = 64'h0000440C3300440C;
defparam \logicBox|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N48
cyclonev_lcell_comb \logicBox|Selector7~8 (
// Equation(s):
// \logicBox|Selector7~8_combout  = ( \logicBox|Add6~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~17_sumout  & \Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add6~17_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~17_sumout  & \Instr_Reg|Opcode [6])) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\logicBox|Add3~17_sumout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~8 .extended_lut = "off";
defparam \logicBox|Selector7~8 .lut_mask = 64'h000A000A550A550A;
defparam \logicBox|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N0
cyclonev_lcell_comb \logicBox|Selector7~9 (
// Equation(s):
// \logicBox|Selector7~9_combout  = ( \logicBox|Add4~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux7~4_combout ) # (\Instr_Reg|Opcode [6])))) # (\Instr_Reg|Opcode [7] & (\immMux|mux_out[0]~1_combout  & (\Instr_Reg|Opcode [6]))) ) ) # ( 
// !\logicBox|Add4~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6] & \muxSrc|Mux7~4_combout )))) # (\Instr_Reg|Opcode [7] & (\immMux|mux_out[0]~1_combout  & (\Instr_Reg|Opcode [6]))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~9 .extended_lut = "off";
defparam \logicBox|Selector7~9 .lut_mask = 64'h01A101A10BAB0BAB;
defparam \logicBox|Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N30
cyclonev_lcell_comb \logicBox|Selector7~7 (
// Equation(s):
// \logicBox|Selector7~7_combout  = ( \logicBox|Add10~17_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux7~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add0~17_sumout ))))) # (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode 
// [6])) ) ) # ( !\logicBox|Add10~17_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux7~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add0~17_sumout ))))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\logicBox|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~7 .extended_lut = "off";
defparam \logicBox|Selector7~7 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \logicBox|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N42
cyclonev_lcell_comb \ALUcntl|mux_out[8]~107 (
// Equation(s):
// \ALUcntl|mux_out[8]~107_combout  = ( \logicBox|Selector7~9_combout  & ( \logicBox|Selector7~7_combout  & ( ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode [4] & ((\logicBox|Selector7~8_combout )))) # (\Instr_Reg|Opcode 
// [5]) ) ) ) # ( !\logicBox|Selector7~9_combout  & ( \logicBox|Selector7~7_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])) # (\logicBox|Selector3~10_combout ))) # (\Instr_Reg|Opcode [4] & (((\logicBox|Selector7~8_combout  & 
// !\Instr_Reg|Opcode [5])))) ) ) ) # ( \logicBox|Selector7~9_combout  & ( !\logicBox|Selector7~7_combout  & ( (!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout  & ((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5]) # 
// (\logicBox|Selector7~8_combout )))) ) ) ) # ( !\logicBox|Selector7~9_combout  & ( !\logicBox|Selector7~7_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector3~10_combout )) # (\Instr_Reg|Opcode [4] & 
// ((\logicBox|Selector7~8_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\logicBox|Selector7~8_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector7~9_combout ),
	.dataf(!\logicBox|Selector7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[8]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[8]~107 .extended_lut = "off";
defparam \ALUcntl|mux_out[8]~107 .lut_mask = 64'h2700275527AA27FF;
defparam \ALUcntl|mux_out[8]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N6
cyclonev_lcell_comb \ALUcntl|mux_out[8]~108 (
// Equation(s):
// \ALUcntl|mux_out[8]~108_combout  = ( \logicBox|Selector7~6_combout  & ( \ALUcntl|mux_out[8]~107_combout  & ( (!\Instr_Reg|Opcode [7]) # (\Instr_Reg|Opcode [4]) ) ) ) # ( !\logicBox|Selector7~6_combout  & ( \ALUcntl|mux_out[8]~107_combout  & ( 
// ((\immMux|mux_out[8]~12_combout  & (\logicBox|Selector7~5_combout  & !\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4]) ) ) ) # ( \logicBox|Selector7~6_combout  & ( !\ALUcntl|mux_out[8]~107_combout  & ( (\immMux|mux_out[8]~12_combout  & 
// (\logicBox|Selector7~5_combout  & (!\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [4]))) ) ) ) # ( !\logicBox|Selector7~6_combout  & ( !\ALUcntl|mux_out[8]~107_combout  & ( (\immMux|mux_out[8]~12_combout  & (\logicBox|Selector7~5_combout  & 
// (!\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [4]))) ) ) )

	.dataa(!\immMux|mux_out[8]~12_combout ),
	.datab(!\logicBox|Selector7~5_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector7~6_combout ),
	.dataf(!\ALUcntl|mux_out[8]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[8]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[8]~108 .extended_lut = "off";
defparam \ALUcntl|mux_out[8]~108 .lut_mask = 64'h1000100010FFF0FF;
defparam \ALUcntl|mux_out[8]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N24
cyclonev_lcell_comb \ALUcntl|mux_out[8]~109 (
// Equation(s):
// \ALUcntl|mux_out[8]~109_combout  = ( \ALUcntl|mux_out[8]~107_combout  & ( ((!\Instr_Reg|Opcode [4] & \logicBox|Selector7~0_combout )) # (\Instr_Reg|Opcode [5]) ) ) # ( !\ALUcntl|mux_out[8]~107_combout  & ( (!\Instr_Reg|Opcode [4] & 
// (\logicBox|Selector7~0_combout  & !\Instr_Reg|Opcode [5])) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(gnd),
	.datac(!\logicBox|Selector7~0_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[8]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[8]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[8]~109 .extended_lut = "off";
defparam \ALUcntl|mux_out[8]~109 .lut_mask = 64'h0A000A000AFF0AFF;
defparam \ALUcntl|mux_out[8]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N21
cyclonev_lcell_comb \ALUcntl|mux_out[8]~45 (
// Equation(s):
// \ALUcntl|mux_out[8]~45_combout  = ( \ALUcntl|mux_out[8]~108_combout  & ( \ALUcntl|mux_out[8]~109_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~6_combout ) ) ) ) # ( !\ALUcntl|mux_out[8]~108_combout  & ( \ALUcntl|mux_out[8]~109_combout  & ( 
// (!\test|state_counter.0101~q  & (((\Instr_Reg|Opcode [5])) # (\logicBox|Selector7~1_combout ))) # (\test|state_counter.0101~q  & (((\memory|ram~6_combout )))) ) ) ) # ( \ALUcntl|mux_out[8]~108_combout  & ( !\ALUcntl|mux_out[8]~109_combout  & ( 
// (!\test|state_counter.0101~q  & (!\Instr_Reg|Opcode [5])) # (\test|state_counter.0101~q  & ((\memory|ram~6_combout ))) ) ) ) # ( !\ALUcntl|mux_out[8]~108_combout  & ( !\ALUcntl|mux_out[8]~109_combout  & ( (\memory|ram~6_combout  & 
// \test|state_counter.0101~q ) ) ) )

	.dataa(!\logicBox|Selector7~1_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\memory|ram~6_combout ),
	.datad(!\test|state_counter.0101~q ),
	.datae(!\ALUcntl|mux_out[8]~108_combout ),
	.dataf(!\ALUcntl|mux_out[8]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[8]~45 .extended_lut = "off";
defparam \ALUcntl|mux_out[8]~45 .lut_mask = 64'h000FCC0F770FFF0F;
defparam \ALUcntl|mux_out[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N17
dffeas \registers|r[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][8] .is_wysiwyg = "true";
defparam \registers|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N3
cyclonev_lcell_comb \muxSrc|Mux7~0 (
// Equation(s):
// \muxSrc|Mux7~0_combout  = ( \registers|r[3][8]~q  & ( \registers|r[2][8]~q  & ( ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][8]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][8]~q )))) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( !\registers|r[3][8]~q  & ( 
// \registers|r[2][8]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[0][8]~q ))) # (\Instr_Reg|RsrcOut [0] & (((\registers|r[1][8]~q  & !\Instr_Reg|RsrcOut [1])))) ) ) ) # ( \registers|r[3][8]~q  & ( !\registers|r[2][8]~q  & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[0][8]~q  & ((!\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1]) # (\registers|r[1][8]~q )))) ) ) ) # ( !\registers|r[3][8]~q  & ( !\registers|r[2][8]~q  & ( (!\Instr_Reg|RsrcOut [1] 
// & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][8]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][8]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[0][8]~q ),
	.datac(!\registers|r[1][8]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[3][8]~q ),
	.dataf(!\registers|r[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~0 .extended_lut = "off";
defparam \muxSrc|Mux7~0 .lut_mask = 64'h2700275527AA27FF;
defparam \muxSrc|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N45
cyclonev_lcell_comb \muxSrc|Mux7~3 (
// Equation(s):
// \muxSrc|Mux7~3_combout  = ( \Instr_Reg|RsrcOut [0] & ( \registers|r[12][8]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][8]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[15][8]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[12][8]~q  & ( 
// (!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][8]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\registers|r[12][8]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][8]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[15][8]~q ))) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [0] & ( !\registers|r[12][8]~q  & ( (\registers|r[14][8]~q  & \Instr_Reg|RsrcOut [1]) ) ) )

	.dataa(!\registers|r[14][8]~q ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\registers|r[13][8]~q ),
	.datad(!\registers|r[15][8]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\registers|r[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~3 .extended_lut = "off";
defparam \muxSrc|Mux7~3 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \muxSrc|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N15
cyclonev_lcell_comb \muxSrc|Mux7~2 (
// Equation(s):
// \muxSrc|Mux7~2_combout  = ( \registers|r[9][8]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][8]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][8]~q ))) ) ) ) # ( !\registers|r[9][8]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][8]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][8]~q ))) ) ) ) # ( \registers|r[9][8]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[8][8]~q ) ) ) ) # ( !\registers|r[9][8]~q 
//  & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[8][8]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[8][8]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[10][8]~q ),
	.datad(!\registers|r[11][8]~q ),
	.datae(!\registers|r[9][8]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~2 .extended_lut = "off";
defparam \muxSrc|Mux7~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \muxSrc|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N15
cyclonev_lcell_comb \muxSrc|Mux7~1 (
// Equation(s):
// \muxSrc|Mux7~1_combout  = ( \registers|r[4][8]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][8]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][8]~q )) ) ) ) # ( !\registers|r[4][8]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][8]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][8]~q )) ) ) ) # ( \registers|r[4][8]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[5][8]~q ) ) ) ) # ( !\registers|r[4][8]~q  
// & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[5][8]~q  & \Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[7][8]~q ),
	.datab(!\registers|r[5][8]~q ),
	.datac(!\registers|r[6][8]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[4][8]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~1 .extended_lut = "off";
defparam \muxSrc|Mux7~1 .lut_mask = 64'h0033FF330F550F55;
defparam \muxSrc|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N15
cyclonev_lcell_comb \muxSrc|Mux7~4 (
// Equation(s):
// \muxSrc|Mux7~4_combout  = ( \muxSrc|Mux7~2_combout  & ( \muxSrc|Mux7~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3])) # (\muxSrc|Mux7~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3]) # (\muxSrc|Mux7~3_combout )))) 
// ) ) ) # ( !\muxSrc|Mux7~2_combout  & ( \muxSrc|Mux7~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux7~0_combout  & ((!\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3]) # (\muxSrc|Mux7~3_combout )))) ) ) ) # ( 
// \muxSrc|Mux7~2_combout  & ( !\muxSrc|Mux7~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3])) # (\muxSrc|Mux7~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (((\muxSrc|Mux7~3_combout  & \Instr_Reg|RsrcOut [3])))) ) ) ) # ( 
// !\muxSrc|Mux7~2_combout  & ( !\muxSrc|Mux7~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux7~0_combout  & ((!\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (((\muxSrc|Mux7~3_combout  & \Instr_Reg|RsrcOut [3])))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux7~0_combout ),
	.datac(!\muxSrc|Mux7~3_combout ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\muxSrc|Mux7~2_combout ),
	.dataf(!\muxSrc|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~4 .extended_lut = "off";
defparam \muxSrc|Mux7~4 .lut_mask = 64'h220522AF770577AF;
defparam \muxSrc|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N36
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[9]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[9]~feeder_combout  = ( \muxSrc|Mux7~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N37
dffeas \memory|ram_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000E2";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h02A252F207A757F7;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N18
cyclonev_lcell_comb \memory|ram~6 (
// Equation(s):
// \memory|ram~6_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [9])) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] 
// & (((\memory|ram_rtl_0|auto_generated|address_reg_b [2] & \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [9])) ) )

	.dataa(!\memory|ram_rtl_0_bypass [9]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~6 .extended_lut = "off";
defparam \memory|ram~6 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \memory|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N48
cyclonev_lcell_comb \Instr_Reg|RsrcOut[0]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[0]~feeder_combout  = ( \memory|ram~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N50
dffeas \Instr_Reg|RsrcOut[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[0]~feeder_combout ),
	.asdata(\memory|ram~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N39
cyclonev_lcell_comb \muxSrc|Mux14~0 (
// Equation(s):
// \muxSrc|Mux14~0_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[12][1]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[4][1]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[8][1]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[0][1]~q  ) ) )

	.dataa(!\registers|r[0][1]~q ),
	.datab(!\registers|r[8][1]~q ),
	.datac(!\registers|r[4][1]~q ),
	.datad(!\registers|r[12][1]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~0 .extended_lut = "off";
defparam \muxSrc|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \muxSrc|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N45
cyclonev_lcell_comb \muxSrc|Mux14~1 (
// Equation(s):
// \muxSrc|Mux14~1_combout  = ( \registers|r[13][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[5][1]~q ) ) ) ) # ( !\registers|r[13][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\registers|r[5][1]~q  & !\Instr_Reg|RsrcOut [3]) ) ) ) 
// # ( \registers|r[13][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[1][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[9][1]~q )) ) ) ) # ( !\registers|r[13][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut 
// [3] & ((\registers|r[1][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[9][1]~q )) ) ) )

	.dataa(!\registers|r[5][1]~q ),
	.datab(!\registers|r[9][1]~q ),
	.datac(!\registers|r[1][1]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[13][1]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~1 .extended_lut = "off";
defparam \muxSrc|Mux14~1 .lut_mask = 64'h0F330F33550055FF;
defparam \muxSrc|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N33
cyclonev_lcell_comb \muxSrc|Mux14~2 (
// Equation(s):
// \muxSrc|Mux14~2_combout  = ( \registers|r[6][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[14][1]~q ) ) ) ) # ( !\registers|r[6][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3] & \registers|r[14][1]~q ) ) ) ) 
// # ( \registers|r[6][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[2][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][1]~q )) ) ) ) # ( !\registers|r[6][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] 
// & ((\registers|r[2][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][1]~q )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[10][1]~q ),
	.datac(!\registers|r[14][1]~q ),
	.datad(!\registers|r[2][1]~q ),
	.datae(!\registers|r[6][1]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~2 .extended_lut = "off";
defparam \muxSrc|Mux14~2 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \muxSrc|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N45
cyclonev_lcell_comb \muxSrc|Mux14~3 (
// Equation(s):
// \muxSrc|Mux14~3_combout  = ( \registers|r[11][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[7][1]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[15][1]~q ))) ) ) ) # ( !\registers|r[11][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[7][1]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[15][1]~q ))) ) ) ) # ( \registers|r[11][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[3][1]~q ) # (\Instr_Reg|RsrcOut [3]) ) ) ) # ( 
// !\registers|r[11][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & \registers|r[3][1]~q ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[7][1]~q ),
	.datac(!\registers|r[3][1]~q ),
	.datad(!\registers|r[15][1]~q ),
	.datae(!\registers|r[11][1]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~3 .extended_lut = "off";
defparam \muxSrc|Mux14~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \muxSrc|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N3
cyclonev_lcell_comb \muxSrc|Mux14~4 (
// Equation(s):
// \muxSrc|Mux14~4_combout  = ( \Instr_Reg|RsrcOut [1] & ( \muxSrc|Mux14~3_combout  & ( (\muxSrc|Mux14~2_combout ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \muxSrc|Mux14~3_combout  & ( (!\Instr_Reg|RsrcOut [0] & 
// (\muxSrc|Mux14~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux14~1_combout ))) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\muxSrc|Mux14~3_combout  & ( (!\Instr_Reg|RsrcOut [0] & \muxSrc|Mux14~2_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( 
// !\muxSrc|Mux14~3_combout  & ( (!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux14~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux14~1_combout ))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\muxSrc|Mux14~0_combout ),
	.datac(!\muxSrc|Mux14~1_combout ),
	.datad(!\muxSrc|Mux14~2_combout ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\muxSrc|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~4 .extended_lut = "off";
defparam \muxSrc|Mux14~4 .lut_mask = 64'h272700AA272755FF;
defparam \muxSrc|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N17
dffeas \memory|ram_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000001C";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N30
cyclonev_lcell_comb \memory|ram~13 (
// Equation(s):
// \memory|ram~13_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [2])) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0]) # (\memory|ram_rtl_0_bypass [2]) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ))) # (\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0_bypass [2])) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (\memory|ram_rtl_0_bypass [2] & \memory|ram_rtl_0_bypass [0]) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0_bypass [2]),
	.datac(!\memory|ram_rtl_0_bypass [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~13 .extended_lut = "off";
defparam \memory|ram~13 .lut_mask = 64'h030303F3F3F303F3;
defparam \memory|ram~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N42
cyclonev_lcell_comb \Instr_Reg|RdstOut[1]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[1]~feeder_combout  = \memory|ram~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[1]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Instr_Reg|RdstOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N44
dffeas \Instr_Reg|RdstOut[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[1]~feeder_combout ),
	.asdata(\memory|ram~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N44
dffeas \registers|r[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][2] .is_wysiwyg = "true";
defparam \registers|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N6
cyclonev_lcell_comb \registers|r[0][2]~feeder (
// Equation(s):
// \registers|r[0][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][2]~feeder .extended_lut = "off";
defparam \registers|r[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N8
dffeas \registers|r[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][2] .is_wysiwyg = "true";
defparam \registers|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N39
cyclonev_lcell_comb \registers|r[2][2]~feeder (
// Equation(s):
// \registers|r[2][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][2]~feeder .extended_lut = "off";
defparam \registers|r[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N41
dffeas \registers|r[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][2] .is_wysiwyg = "true";
defparam \registers|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N5
dffeas \registers|r[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][2] .is_wysiwyg = "true";
defparam \registers|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N45
cyclonev_lcell_comb \muxDst|Mux13~0 (
// Equation(s):
// \muxDst|Mux13~0_combout  = ( \registers|r[2][2]~q  & ( \registers|r[3][2]~q  & ( ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q ))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[2][2]~q  & ( 
// \registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q )))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) ) ) ) # ( \registers|r[2][2]~q  & 
// ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q )))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// !\registers|r[2][2]~q  & ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[1][2]~q ),
	.datac(!\registers|r[0][2]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[2][2]~q ),
	.dataf(!\registers|r[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~0 .extended_lut = "off";
defparam \muxDst|Mux13~0 .lut_mask = 64'h0A225F220A775F77;
defparam \muxDst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N53
dffeas \registers|r[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][2] .is_wysiwyg = "true";
defparam \registers|r[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N30
cyclonev_lcell_comb \registers|r[9][2]~feeder (
// Equation(s):
// \registers|r[9][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][2]~feeder .extended_lut = "off";
defparam \registers|r[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N31
dffeas \registers|r[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][2] .is_wysiwyg = "true";
defparam \registers|r[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N57
cyclonev_lcell_comb \registers|r[8][2]~feeder (
// Equation(s):
// \registers|r[8][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][2]~feeder .extended_lut = "off";
defparam \registers|r[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N59
dffeas \registers|r[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][2] .is_wysiwyg = "true";
defparam \registers|r[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N14
dffeas \registers|r[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][2] .is_wysiwyg = "true";
defparam \registers|r[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N36
cyclonev_lcell_comb \muxDst|Mux13~2 (
// Equation(s):
// \muxDst|Mux13~2_combout  = ( \registers|r[8][2]~q  & ( \registers|r[10][2]~q  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][2]~q ))) ) ) ) # ( !\registers|r[8][2]~q  & 
// ( \registers|r[10][2]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][2]~q )))) ) ) ) # ( \registers|r[8][2]~q 
//  & ( !\registers|r[10][2]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][2]~q )))) ) ) ) # ( 
// !\registers|r[8][2]~q  & ( !\registers|r[10][2]~q  & ( (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][2]~q )))) ) ) )

	.dataa(!\registers|r[11][2]~q ),
	.datab(!\registers|r[9][2]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[8][2]~q ),
	.dataf(!\registers|r[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~2 .extended_lut = "off";
defparam \muxDst|Mux13~2 .lut_mask = 64'h0305F30503F5F3F5;
defparam \muxDst|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N32
dffeas \registers|r[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][2] .is_wysiwyg = "true";
defparam \registers|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N14
dffeas \registers|r[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][2] .is_wysiwyg = "true";
defparam \registers|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N11
dffeas \registers|r[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][2] .is_wysiwyg = "true";
defparam \registers|r[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N30
cyclonev_lcell_comb \registers|r[6][2]~feeder (
// Equation(s):
// \registers|r[6][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][2]~feeder .extended_lut = "off";
defparam \registers|r[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N31
dffeas \registers|r[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][2] .is_wysiwyg = "true";
defparam \registers|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N15
cyclonev_lcell_comb \muxDst|Mux13~1 (
// Equation(s):
// \muxDst|Mux13~1_combout  = ( \Instr_Reg|RdstOut [0] & ( \registers|r[6][2]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[5][2]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[7][2]~q ))) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \registers|r[6][2]~q  & ( 
// (\Instr_Reg|RdstOut [1]) # (\registers|r[4][2]~q ) ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\registers|r[6][2]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[5][2]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[7][2]~q ))) ) ) ) # ( !\Instr_Reg|RdstOut [0] 
// & ( !\registers|r[6][2]~q  & ( (\registers|r[4][2]~q  & !\Instr_Reg|RdstOut [1]) ) ) )

	.dataa(!\registers|r[4][2]~q ),
	.datab(!\registers|r[5][2]~q ),
	.datac(!\registers|r[7][2]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\registers|r[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~1 .extended_lut = "off";
defparam \muxDst|Mux13~1 .lut_mask = 64'h5500330F55FF330F;
defparam \muxDst|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N38
dffeas \registers|r[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][2] .is_wysiwyg = "true";
defparam \registers|r[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N14
dffeas \registers|r[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][2] .is_wysiwyg = "true";
defparam \registers|r[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N0
cyclonev_lcell_comb \registers|r[15][2]~feeder (
// Equation(s):
// \registers|r[15][2]~feeder_combout  = ( \ALUcntl|mux_out[2]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[15][2]~feeder .extended_lut = "off";
defparam \registers|r[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N2
dffeas \registers|r[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][2] .is_wysiwyg = "true";
defparam \registers|r[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N39
cyclonev_lcell_comb \muxDst|Mux13~3 (
// Equation(s):
// \muxDst|Mux13~3_combout  = ( \registers|r[15][2]~q  & ( \Instr_Reg|RdstOut [0] & ( (\registers|r[13][2]~q ) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[15][2]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & \registers|r[13][2]~q ) ) ) 
// ) # ( \registers|r[15][2]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[12][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[14][2]~q )) ) ) ) # ( !\registers|r[15][2]~q  & ( !\Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & ((\registers|r[12][2]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[14][2]~q )) ) ) )

	.dataa(!\registers|r[14][2]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\registers|r[13][2]~q ),
	.datad(!\registers|r[12][2]~q ),
	.datae(!\registers|r[15][2]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~3 .extended_lut = "off";
defparam \muxDst|Mux13~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \muxDst|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N24
cyclonev_lcell_comb \muxDst|Mux13~4 (
// Equation(s):
// \muxDst|Mux13~4_combout  = ( \Instr_Reg|RdstOut [3] & ( \muxDst|Mux13~3_combout  & ( (\muxDst|Mux13~2_combout ) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \muxDst|Mux13~3_combout  & ( (!\Instr_Reg|RdstOut [2] & 
// (\muxDst|Mux13~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux13~1_combout ))) ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\muxDst|Mux13~3_combout  & ( (!\Instr_Reg|RdstOut [2] & \muxDst|Mux13~2_combout ) ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( 
// !\muxDst|Mux13~3_combout  & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux13~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux13~1_combout ))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\muxDst|Mux13~0_combout ),
	.datac(!\muxDst|Mux13~2_combout ),
	.datad(!\muxDst|Mux13~1_combout ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\muxDst|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~4 .extended_lut = "off";
defparam \muxDst|Mux13~4 .lut_mask = 64'h22770A0A22775F5F;
defparam \muxDst|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N18
cyclonev_lcell_comb \logicBox|Selector13~3 (
// Equation(s):
// \logicBox|Selector13~3_combout  = ( \logicBox|Add6~57_sumout  & ( \immMux|mux_out[2]~4_combout  & ( ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux13~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~57_sumout ))) # (\Instr_Reg|Opcode [7]) ) ) ) # ( 
// !\logicBox|Add6~57_sumout  & ( \immMux|mux_out[2]~4_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux13~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~57_sumout )))) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode 
// [6])))) ) ) ) # ( \logicBox|Add6~57_sumout  & ( !\immMux|mux_out[2]~4_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~57_sumout  & \Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add6~57_sumout  & 
// ( !\immMux|mux_out[2]~4_combout  & ( (\logicBox|Add3~57_sumout  & (!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [6])) ) ) )

	.dataa(!\logicBox|Add3~57_sumout ),
	.datab(!\muxSrc|Mux13~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add6~57_sumout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~3 .extended_lut = "off";
defparam \logicBox|Selector13~3 .lut_mask = 64'h00500F50305F3F5F;
defparam \logicBox|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N39
cyclonev_lcell_comb \logicBox|Selector13~4 (
// Equation(s):
// \logicBox|Selector13~4_combout  = ( \logicBox|Add4~57_sumout  & ( \Instr_Reg|Opcode [6] & ( !\Instr_Reg|Opcode [7] ) ) ) # ( \logicBox|Add4~57_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[2]~4_combout  $ 
// (!\muxSrc|Mux13~4_combout ))) ) ) ) # ( !\logicBox|Add4~57_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[2]~4_combout  $ (!\muxSrc|Mux13~4_combout ))) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add4~57_sumout ),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~4 .extended_lut = "off";
defparam \logicBox|Selector13~4 .lut_mask = 64'h5A005A000000FF00;
defparam \logicBox|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N54
cyclonev_lcell_comb \logicBox|Selector13~2 (
// Equation(s):
// \logicBox|Selector13~2_combout  = ( \immMux|mux_out[2]~4_combout  & ( \logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [6]) # ((!\Instr_Reg|Opcode [7] & \logicBox|Add0~57_sumout )) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|Add10~57_sumout  
// & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux13~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~57_sumout )))) # (\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6])))) ) ) ) # ( \immMux|mux_out[2]~4_combout  & ( 
// !\logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # (\logicBox|Add0~57_sumout ))) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( !\logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & 
// ((\muxSrc|Mux13~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add0~57_sumout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Add0~57_sumout ),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\logicBox|Add10~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~2 .extended_lut = "off";
defparam \logicBox|Selector13~2 .lut_mask = 64'h0A22AA225F22FF22;
defparam \logicBox|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N54
cyclonev_lcell_comb \logicBox|Selector5~0 (
// Equation(s):
// \logicBox|Selector5~0_combout  = ( \immMux|mux_out[0]~1_combout  & ( (\muxSrc|Mux0~4_combout  & ((!\immMux|mux_out[1]~2_combout ) # (\Instr_Reg|ImmOut [5]))) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & 
// (((\muxSrc|Mux1~4_combout )))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux0~4_combout  & ((\Instr_Reg|ImmOut [5])))) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~0 .extended_lut = "off";
defparam \logicBox|Selector5~0 .lut_mask = 64'h3035303550555055;
defparam \logicBox|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N18
cyclonev_lcell_comb \logicBox|ShiftRight1~16 (
// Equation(s):
// \logicBox|ShiftRight1~16_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~7_combout  ) ) 
// ) # ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~6_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~15_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~6_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~15_combout ),
	.datad(!\logicBox|ShiftRight1~7_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~16 .extended_lut = "off";
defparam \logicBox|ShiftRight1~16 .lut_mask = 64'h0F0F555500FF3333;
defparam \logicBox|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N12
cyclonev_lcell_comb \logicBox|Selector5~15 (
// Equation(s):
// \logicBox|Selector5~15_combout  = ( \ALUcntl|mux_out[6]~49_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\logicBox|ShiftRight1~16_combout )))) # (\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout )) # (\logicBox|Selector5~0_combout ))) 
// ) ) # ( !\ALUcntl|mux_out[6]~49_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((\logicBox|ShiftRight1~16_combout )))) # (\immMux|mux_out[3]~3_combout  & (\logicBox|Selector5~0_combout  & (\immMux|mux_out[2]~4_combout ))) ) )

	.dataa(!\logicBox|Selector5~0_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftRight1~16_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~15 .extended_lut = "off";
defparam \logicBox|Selector5~15 .lut_mask = 64'h0F110F110FDD0FDD;
defparam \logicBox|Selector5~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N3
cyclonev_lcell_comb \logicBox|Selector5~16 (
// Equation(s):
// \logicBox|Selector5~16_combout  = ( \logicBox|ShiftLeft0~13_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & ((!\logicBox|ShiftRight1~0_combout ))) # (\Instr_Reg|ImmOut [4] & (\logicBox|Selector5~15_combout )))) ) ) # ( 
// !\logicBox|ShiftLeft0~13_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & \logicBox|Selector5~15_combout )) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector5~15_combout ),
	.datad(!\logicBox|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~16 .extended_lut = "off";
defparam \logicBox|Selector5~16 .lut_mask = 64'h0101010123012301;
defparam \logicBox|Selector5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N12
cyclonev_lcell_comb \logicBox|Selector5~17 (
// Equation(s):
// \logicBox|Selector5~17_combout  = ( !\logicBox|Selector5~16_combout  & ( \immMux|mux_out[2]~4_combout  & ( !\logicBox|Selector4~0_combout  ) ) ) # ( !\logicBox|Selector5~16_combout  & ( !\immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout ) # 
// (!\logicBox|Selector4~0_combout ) ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Selector4~0_combout ),
	.datad(gnd),
	.datae(!\logicBox|Selector5~16_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~17 .extended_lut = "off";
defparam \logicBox|Selector5~17 .lut_mask = 64'hFAFA0000F0F00000;
defparam \logicBox|Selector5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N21
cyclonev_lcell_comb \logicBox|Selector5~21 (
// Equation(s):
// \logicBox|Selector5~21_combout  = ( !\logicBox|Selector5~16_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout  $ (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|Selector5~16_combout  & ( 
// !\immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout ) # ((!\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Selector5~16_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~21 .extended_lut = "off";
defparam \logicBox|Selector5~21 .lut_mask = 64'hFFAF0000AF5F0000;
defparam \logicBox|Selector5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N21
cyclonev_lcell_comb \logicBox|ShiftRight0~11 (
// Equation(s):
// \logicBox|ShiftRight0~11_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~6_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~15_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~6_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~7_combout ),
	.datad(!\logicBox|ShiftRight1~15_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~11 .extended_lut = "off";
defparam \logicBox|ShiftRight0~11 .lut_mask = 64'h00FF55550F0F3333;
defparam \logicBox|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N30
cyclonev_lcell_comb \logicBox|Selector5~5 (
// Equation(s):
// \logicBox|Selector5~5_combout  = ( \logicBox|Add11~57_sumout  & ( (\muxSrc|Mux0~4_combout  & \Instr_Reg|ImmOut [5]) ) ) # ( !\logicBox|Add11~57_sumout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout ))) # (\immMux|mux_out[0]~1_combout  & 
// (\muxSrc|Mux0~4_combout )) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~5 .extended_lut = "off";
defparam \logicBox|Selector5~5 .lut_mask = 64'h05F505F511111111;
defparam \logicBox|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N48
cyclonev_lcell_comb \logicBox|Selector5~19 (
// Equation(s):
// \logicBox|Selector5~19_combout  = ( \logicBox|Selector5~5_combout  & ( (!\logicBox|Add11~9_sumout  & (((\logicBox|ShiftRight0~11_combout )))) # (\logicBox|Add11~9_sumout  & (((\ALUcntl|mux_out[6]~50_combout )) # (\logicBox|Add11~1_sumout ))) ) ) # ( 
// !\logicBox|Selector5~5_combout  & ( (!\logicBox|Add11~9_sumout  & (((\logicBox|ShiftRight0~11_combout )))) # (\logicBox|Add11~9_sumout  & (!\logicBox|Add11~1_sumout  & ((\ALUcntl|mux_out[6]~50_combout )))) ) )

	.dataa(!\logicBox|Add11~1_sumout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|ShiftRight0~11_combout ),
	.datad(!\ALUcntl|mux_out[6]~50_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~19 .extended_lut = "off";
defparam \logicBox|Selector5~19 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \logicBox|Selector5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \logicBox|Selector5~20 (
// Equation(s):
// \logicBox|Selector5~20_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector5~19_combout  & ( (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~29_sumout  & (!\logicBox|Add11~5_sumout  & \logicBox|ShiftRight0~8_combout ))) ) ) )

	.dataa(!\logicBox|Add11~25_sumout ),
	.datab(!\logicBox|Add11~29_sumout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|ShiftRight0~8_combout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|Selector5~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~20 .extended_lut = "off";
defparam \logicBox|Selector5~20 .lut_mask = 64'h0000000000000080;
defparam \logicBox|Selector5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N3
cyclonev_lcell_comb \logicBox|Selector5~18 (
// Equation(s):
// \logicBox|Selector5~18_combout  = ( !\logicBox|ShiftRight1~0_combout  & ( (\logicBox|ShiftLeft0~13_combout  & \logicBox|Selector6~0_combout ) ) )

	.dataa(!\logicBox|ShiftLeft0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~18 .extended_lut = "off";
defparam \logicBox|Selector5~18 .lut_mask = 64'h0055005500000000;
defparam \logicBox|Selector5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N30
cyclonev_lcell_comb \logicBox|Selector5~23 (
// Equation(s):
// \logicBox|Selector5~23_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\Instr_Reg|ImmOut [5] & ((\logicBox|Add1~53_sumout ))))) ) ) # ( \Instr_Reg|Opcode [7] & ( ((\immMux|mux_out[15]~5_combout  & (((\logicBox|Selector5~20_combout )) # 
// (\logicBox|Selector6~18_combout )))) # (\logicBox|Selector5~18_combout ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|Selector6~18_combout ),
	.datac(!\logicBox|Selector5~20_combout ),
	.datad(!\logicBox|Selector5~18_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add1~53_sumout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~23 .extended_lut = "on";
defparam \logicBox|Selector5~23 .lut_mask = 64'h000015FF0F0F15FF;
defparam \logicBox|Selector5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N39
cyclonev_lcell_comb \logicBox|Selector13~6 (
// Equation(s):
// \logicBox|Selector13~6_combout  = ( \logicBox|Selector5~23_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector5~17_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector5~21_combout ))))) # (\Instr_Reg|ImmOut [6] & 
// (!\Instr_Reg|ImmOut [4])) ) ) # ( !\logicBox|Selector5~23_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector5~17_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector5~21_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Selector5~17_combout ),
	.datad(!\logicBox|Selector5~21_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector5~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~6 .extended_lut = "off";
defparam \logicBox|Selector13~6 .lut_mask = 64'hA280A280E6C4E6C4;
defparam \logicBox|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N24
cyclonev_lcell_comb \logicBox|Selector13~0 (
// Equation(s):
// \logicBox|Selector13~0_combout  = ( \immMux|mux_out[2]~4_combout  & ( \logicBox|Add8~57_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & ((\logicBox|Add5~57_sumout ) # (\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut 
// [6] & (!\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|Add8~57_sumout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & \logicBox|Add5~57_sumout )) # (\Instr_Reg|ImmOut [5] & 
// (!\Instr_Reg|ImmOut [4])))) ) ) ) # ( \immMux|mux_out[2]~4_combout  & ( !\logicBox|Add8~57_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & ((\logicBox|Add5~57_sumout ) # (\Instr_Reg|ImmOut [6])))) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & 
// ( !\logicBox|Add8~57_sumout  & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & \logicBox|Add5~57_sumout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Add5~57_sumout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\logicBox|Add8~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~0 .extended_lut = "off";
defparam \logicBox|Selector13~0 .lut_mask = 64'h0008020A4048424A;
defparam \logicBox|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N6
cyclonev_lcell_comb \logicBox|Selector13~7 (
// Equation(s):
// \logicBox|Selector13~7_combout  = ( \immMux|mux_out[2]~4_combout  & ( \logicBox|Selector13~0_combout  & ( (!\logicBox|Selector3~9_combout  & (!\logicBox|Selector3~10_combout  & ((!\logicBox|Selector13~6_combout ) # (!\logicBox|Selector7~0_combout )))) ) ) 
// ) # ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|Selector13~0_combout  & ( (!\logicBox|Selector3~10_combout  & ((!\logicBox|Selector13~6_combout ) # (!\logicBox|Selector7~0_combout ))) ) ) ) # ( \immMux|mux_out[2]~4_combout  & ( 
// !\logicBox|Selector13~0_combout  & ( (!\logicBox|Selector3~9_combout  & ((!\logicBox|Selector13~6_combout ) # (!\logicBox|Selector7~0_combout ))) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( !\logicBox|Selector13~0_combout  & ( 
// (!\logicBox|Selector13~6_combout ) # (!\logicBox|Selector7~0_combout ) ) ) )

	.dataa(!\logicBox|Selector3~9_combout ),
	.datab(!\logicBox|Selector3~10_combout ),
	.datac(!\logicBox|Selector13~6_combout ),
	.datad(!\logicBox|Selector7~0_combout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\logicBox|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~7 .extended_lut = "off";
defparam \logicBox|Selector13~7 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \logicBox|Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N42
cyclonev_lcell_comb \logicBox|Selector13~8 (
// Equation(s):
// \logicBox|Selector13~8_combout  = ( \logicBox|Add1~53_sumout  & ( \logicBox|Selector13~7_combout  & ( (\logicBox|Selector7~0_combout  & ((!\Instr_Reg|Opcode [7]) # (\logicBox|Selector13~6_combout ))) ) ) ) # ( !\logicBox|Add1~53_sumout  & ( 
// \logicBox|Selector13~7_combout  & ( (\logicBox|Selector7~0_combout  & ((!\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [5]))) # (\Instr_Reg|Opcode [7] & (\logicBox|Selector13~6_combout )))) ) ) ) # ( \logicBox|Add1~53_sumout  & ( 
// !\logicBox|Selector13~7_combout  & ( (!\Instr_Reg|Opcode [7]) # ((\logicBox|Selector7~0_combout  & \logicBox|Selector13~6_combout )) ) ) ) # ( !\logicBox|Add1~53_sumout  & ( !\logicBox|Selector13~7_combout  & ( (!\Instr_Reg|Opcode [7]) # 
// ((\logicBox|Selector7~0_combout  & \logicBox|Selector13~6_combout )) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\logicBox|Selector13~6_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add1~53_sumout ),
	.dataf(!\logicBox|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~8 .extended_lut = "off";
defparam \logicBox|Selector13~8 .lut_mask = 64'hABABABAB01232323;
defparam \logicBox|Selector13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N30
cyclonev_lcell_comb \logicBox|Selector13~1 (
// Equation(s):
// \logicBox|Selector13~1_combout  = ( \logicBox|Selector13~7_combout  & ( \logicBox|Selector13~8_combout  & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|Add2~49_sumout )))) ) ) ) # ( 
// !\logicBox|Selector13~7_combout  & ( \logicBox|Selector13~8_combout  ) )

	.dataa(!\logicBox|Add2~49_sumout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Selector13~7_combout ),
	.dataf(!\logicBox|Selector13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~1 .extended_lut = "off";
defparam \logicBox|Selector13~1 .lut_mask = 64'h00000000FFFF0301;
defparam \logicBox|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N18
cyclonev_lcell_comb \logicBox|Selector13~5 (
// Equation(s):
// \logicBox|Selector13~5_combout  = ( \logicBox|Selector13~2_combout  & ( \logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector13~4_combout )))) ) ) ) # ( !\logicBox|Selector13~2_combout  & ( \logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector13~3_combout ))) # (\Instr_Reg|Opcode [5] & 
// (((\logicBox|Selector13~4_combout  & \Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector13~2_combout  & ( !\logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout  & ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode 
// [5] & (((!\Instr_Reg|Opcode [4]) # (\logicBox|Selector13~4_combout )))) ) ) ) # ( !\logicBox|Selector13~2_combout  & ( !\logicBox|Selector13~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector13~4_combout ))))) ) ) )

	.dataa(!\logicBox|Selector13~3_combout ),
	.datab(!\logicBox|Selector13~4_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector13~2_combout ),
	.dataf(!\logicBox|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~5 .extended_lut = "off";
defparam \logicBox|Selector13~5 .lut_mask = 64'h00530F53F053FF53;
defparam \logicBox|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N48
cyclonev_lcell_comb \ALUcntl|mux_out[2]~100 (
// Equation(s):
// \ALUcntl|mux_out[2]~100_combout  = ( \logicBox|Selector13~5_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~14_combout ) ) ) # ( !\logicBox|Selector13~5_combout  & ( (\test|state_counter.0101~q  & \memory|ram~14_combout ) ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0101~q ),
	.datac(!\memory|ram~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[2]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[2]~100 .extended_lut = "off";
defparam \ALUcntl|mux_out[2]~100 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ALUcntl|mux_out[2]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N35
dffeas \registers|r[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][2] .is_wysiwyg = "true";
defparam \registers|r[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N27
cyclonev_lcell_comb \muxSrc|Mux13~3 (
// Equation(s):
// \muxSrc|Mux13~3_combout  = ( \registers|r[14][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[15][2]~q ) ) ) ) # ( !\registers|r[14][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[15][2]~q  & \Instr_Reg|RsrcOut [0]) ) ) 
// ) # ( \registers|r[14][2]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[12][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[13][2]~q ))) ) ) ) # ( !\registers|r[14][2]~q  & ( !\Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[12][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[13][2]~q ))) ) ) )

	.dataa(!\registers|r[12][2]~q ),
	.datab(!\registers|r[13][2]~q ),
	.datac(!\registers|r[15][2]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[14][2]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~3 .extended_lut = "off";
defparam \muxSrc|Mux13~3 .lut_mask = 64'h55335533000FFF0F;
defparam \muxSrc|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N12
cyclonev_lcell_comb \muxSrc|Mux13~0 (
// Equation(s):
// \muxSrc|Mux13~0_combout  = ( \registers|r[1][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[2][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][2]~q ))) ) ) ) # ( !\registers|r[1][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[2][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][2]~q ))) ) ) ) # ( \registers|r[1][2]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[0][2]~q ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\registers|r[1][2]~q  
// & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & \registers|r[0][2]~q ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[2][2]~q ),
	.datac(!\registers|r[3][2]~q ),
	.datad(!\registers|r[0][2]~q ),
	.datae(!\registers|r[1][2]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~0 .extended_lut = "off";
defparam \muxSrc|Mux13~0 .lut_mask = 64'h00AA55FF27272727;
defparam \muxSrc|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N45
cyclonev_lcell_comb \muxSrc|Mux13~1 (
// Equation(s):
// \muxSrc|Mux13~1_combout  = ( \registers|r[5][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][2]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][2]~q )) ) ) ) # ( !\registers|r[5][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][2]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][2]~q )) ) ) ) # ( \registers|r[5][2]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[4][2]~q ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\registers|r[5][2]~q  
// & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & \registers|r[4][2]~q ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[7][2]~q ),
	.datac(!\registers|r[6][2]~q ),
	.datad(!\registers|r[4][2]~q ),
	.datae(!\registers|r[5][2]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~1 .extended_lut = "off";
defparam \muxSrc|Mux13~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \muxSrc|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N15
cyclonev_lcell_comb \muxSrc|Mux13~2 (
// Equation(s):
// \muxSrc|Mux13~2_combout  = ( \registers|r[9][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[10][2]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[11][2]~q )) ) ) ) # ( !\registers|r[9][2]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & ((\registers|r[10][2]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[11][2]~q )) ) ) ) # ( \registers|r[9][2]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[8][2]~q ) ) ) ) # ( !\registers|r[9][2]~q 
//  & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[8][2]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[11][2]~q ),
	.datab(!\registers|r[8][2]~q ),
	.datac(!\registers|r[10][2]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[9][2]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~2 .extended_lut = "off";
defparam \muxSrc|Mux13~2 .lut_mask = 64'h330033FF0F550F55;
defparam \muxSrc|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N18
cyclonev_lcell_comb \muxSrc|Mux13~4 (
// Equation(s):
// \muxSrc|Mux13~4_combout  = ( \Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux13~2_combout  & ( (!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux13~3_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux13~2_combout  & ( (!\Instr_Reg|RsrcOut [2] & 
// (\muxSrc|Mux13~0_combout )) # (\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux13~1_combout ))) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\muxSrc|Mux13~2_combout  & ( (\muxSrc|Mux13~3_combout  & \Instr_Reg|RsrcOut [2]) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( 
// !\muxSrc|Mux13~2_combout  & ( (!\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux13~0_combout )) # (\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux13~1_combout ))) ) ) )

	.dataa(!\muxSrc|Mux13~3_combout ),
	.datab(!\muxSrc|Mux13~0_combout ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\muxSrc|Mux13~1_combout ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\muxSrc|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~4 .extended_lut = "off";
defparam \muxSrc|Mux13~4 .lut_mask = 64'h303F0505303FF5F5;
defparam \muxSrc|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000009";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N53
dffeas \memory|ram_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \memory|ram~14 (
// Equation(s):
// \memory|ram~14_combout  = ( \memory|ram_rtl_0_bypass [0] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [3] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ) ) ) ) # ( \memory|ram_rtl_0_bypass [0] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [3] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\memory|ram_rtl_0_bypass [3]),
	.datae(!\memory|ram_rtl_0_bypass [0]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~14 .extended_lut = "off";
defparam \memory|ram~14 .lut_mask = 64'h303000FF3F3F00FF;
defparam \memory|ram~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N12
cyclonev_lcell_comb \Instr_Reg|RdstOut[2]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[2]~feeder_combout  = ( \memory|ram~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[2]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N14
dffeas \Instr_Reg|RdstOut[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[2]~feeder_combout ),
	.asdata(\memory|ram~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N17
dffeas \registers|r[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][4] .is_wysiwyg = "true";
defparam \registers|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N44
dffeas \registers|r[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][4] .is_wysiwyg = "true";
defparam \registers|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N5
dffeas \registers|r[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][4] .is_wysiwyg = "true";
defparam \registers|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N54
cyclonev_lcell_comb \registers|r[0][4]~feeder (
// Equation(s):
// \registers|r[0][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][4]~feeder .extended_lut = "off";
defparam \registers|r[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N56
dffeas \registers|r[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][4] .is_wysiwyg = "true";
defparam \registers|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N45
cyclonev_lcell_comb \muxDst|Mux11~0 (
// Equation(s):
// \muxDst|Mux11~0_combout  = ( \registers|r[2][4]~q  & ( \registers|r[0][4]~q  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][4]~q ))) ) ) ) # ( !\registers|r[2][4]~q  & ( 
// \registers|r[0][4]~q  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\registers|r[1][4]~q )))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][4]~q  & ((\Instr_Reg|RdstOut [0])))) ) ) ) # ( \registers|r[2][4]~q  & ( !\registers|r[0][4]~q  & ( 
// (!\Instr_Reg|RdstOut [1] & (((\registers|r[1][4]~q  & \Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\registers|r[3][4]~q ))) ) ) ) # ( !\registers|r[2][4]~q  & ( !\registers|r[0][4]~q  & ( (\Instr_Reg|RdstOut [0] & 
// ((!\Instr_Reg|RdstOut [1] & ((\registers|r[1][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[3][4]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[3][4]~q ),
	.datac(!\registers|r[1][4]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[2][4]~q ),
	.dataf(!\registers|r[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~0 .extended_lut = "off";
defparam \muxDst|Mux11~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \muxDst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N56
dffeas \registers|r[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][4] .is_wysiwyg = "true";
defparam \registers|r[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N17
dffeas \registers|r[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][4] .is_wysiwyg = "true";
defparam \registers|r[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N57
cyclonev_lcell_comb \registers|r[12][4]~feeder (
// Equation(s):
// \registers|r[12][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][4]~feeder .extended_lut = "off";
defparam \registers|r[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N59
dffeas \registers|r[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][4] .is_wysiwyg = "true";
defparam \registers|r[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N20
dffeas \registers|r[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][4] .is_wysiwyg = "true";
defparam \registers|r[14][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N21
cyclonev_lcell_comb \muxDst|Mux11~3 (
// Equation(s):
// \muxDst|Mux11~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[15][4]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[13][4]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] 
// & ( \registers|r[14][4]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[12][4]~q  ) ) )

	.dataa(!\registers|r[13][4]~q ),
	.datab(!\registers|r[15][4]~q ),
	.datac(!\registers|r[12][4]~q ),
	.datad(!\registers|r[14][4]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~3 .extended_lut = "off";
defparam \muxDst|Mux11~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \muxDst|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N20
dffeas \registers|r[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][4] .is_wysiwyg = "true";
defparam \registers|r[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N48
cyclonev_lcell_comb \registers|r[6][4]~feeder (
// Equation(s):
// \registers|r[6][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][4]~feeder .extended_lut = "off";
defparam \registers|r[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N50
dffeas \registers|r[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][4] .is_wysiwyg = "true";
defparam \registers|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N6
cyclonev_lcell_comb \registers|r[5][4]~feeder (
// Equation(s):
// \registers|r[5][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][4]~feeder .extended_lut = "off";
defparam \registers|r[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N8
dffeas \registers|r[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][4] .is_wysiwyg = "true";
defparam \registers|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N21
cyclonev_lcell_comb \muxDst|Mux11~1 (
// Equation(s):
// \muxDst|Mux11~1_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[4][4]~q  & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[6][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[7][4]~q )) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[4][4]~q  & ( 
// (!\Instr_Reg|RdstOut [0]) # (\registers|r[5][4]~q ) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[4][4]~q  & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[6][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[7][4]~q )) ) ) ) # ( !\Instr_Reg|RdstOut 
// [1] & ( !\registers|r[4][4]~q  & ( (\Instr_Reg|RdstOut [0] & \registers|r[5][4]~q ) ) ) )

	.dataa(!\registers|r[7][4]~q ),
	.datab(!\registers|r[6][4]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[5][4]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~1 .extended_lut = "off";
defparam \muxDst|Mux11~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \muxDst|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N45
cyclonev_lcell_comb \registers|r[11][4]~feeder (
// Equation(s):
// \registers|r[11][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][4]~feeder .extended_lut = "off";
defparam \registers|r[11][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[11][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N47
dffeas \registers|r[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][4] .is_wysiwyg = "true";
defparam \registers|r[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N9
cyclonev_lcell_comb \registers|r[9][4]~feeder (
// Equation(s):
// \registers|r[9][4]~feeder_combout  = ( \ALUcntl|mux_out[4]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][4]~feeder .extended_lut = "off";
defparam \registers|r[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N11
dffeas \registers|r[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][4] .is_wysiwyg = "true";
defparam \registers|r[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N53
dffeas \registers|r[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][4] .is_wysiwyg = "true";
defparam \registers|r[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N2
dffeas \registers|r[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][4] .is_wysiwyg = "true";
defparam \registers|r[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N12
cyclonev_lcell_comb \muxDst|Mux11~2 (
// Equation(s):
// \muxDst|Mux11~2_combout  = ( \registers|r[8][4]~q  & ( \registers|r[10][4]~q  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][4]~q ))) ) ) ) # ( !\registers|r[8][4]~q  & 
// ( \registers|r[10][4]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][4]~q )))) ) ) ) # ( \registers|r[8][4]~q 
//  & ( !\registers|r[10][4]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][4]~q )))) ) ) ) # ( 
// !\registers|r[8][4]~q  & ( !\registers|r[10][4]~q  & ( (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\registers|r[9][4]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][4]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[11][4]~q ),
	.datac(!\registers|r[9][4]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[8][4]~q ),
	.dataf(!\registers|r[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~2 .extended_lut = "off";
defparam \muxDst|Mux11~2 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \muxDst|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N39
cyclonev_lcell_comb \muxDst|Mux11~4 (
// Equation(s):
// \muxDst|Mux11~4_combout  = ( \muxDst|Mux11~1_combout  & ( \muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\muxDst|Mux11~0_combout ))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\muxDst|Mux11~3_combout 
// )))) ) ) ) # ( !\muxDst|Mux11~1_combout  & ( \muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\muxDst|Mux11~0_combout ))) # (\Instr_Reg|RdstOut [2] & (((\muxDst|Mux11~3_combout  & \Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// \muxDst|Mux11~1_combout  & ( !\muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux11~0_combout  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3]) # (\muxDst|Mux11~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux11~1_combout  & ( !\muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux11~0_combout  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\muxDst|Mux11~3_combout  & \Instr_Reg|RdstOut [3])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\muxDst|Mux11~0_combout ),
	.datac(!\muxDst|Mux11~3_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux11~1_combout ),
	.dataf(!\muxDst|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~4 .extended_lut = "off";
defparam \muxDst|Mux11~4 .lut_mask = 64'h2205770522AF77AF;
defparam \muxDst|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N27
cyclonev_lcell_comb \logicBox|Selector11~4 (
// Equation(s):
// \logicBox|Selector11~4_combout  = ( \logicBox|Add4~33_sumout  & ( \immMux|mux_out[4]~9_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\muxSrc|Mux11~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add4~33_sumout  & ( \immMux|mux_out[4]~9_combout  & 
// ( (!\muxSrc|Mux11~4_combout  & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [7])) ) ) ) # ( \logicBox|Add4~33_sumout  & ( !\immMux|mux_out[4]~9_combout  & ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]) # (\muxSrc|Mux11~4_combout ))) ) ) ) # ( 
// !\logicBox|Add4~33_sumout  & ( !\immMux|mux_out[4]~9_combout  & ( (\muxSrc|Mux11~4_combout  & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(!\logicBox|Add4~33_sumout ),
	.dataf(!\immMux|mux_out[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~4 .extended_lut = "off";
defparam \logicBox|Selector11~4 .lut_mask = 64'h404070708080B0B0;
defparam \logicBox|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N18
cyclonev_lcell_comb \logicBox|Selector11~3 (
// Equation(s):
// \logicBox|Selector11~3_combout  = ( \logicBox|Add6~33_sumout  & ( \immMux|mux_out[4]~9_combout  & ( ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux11~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~33_sumout ))) # (\Instr_Reg|Opcode [7]) ) ) ) # ( 
// !\logicBox|Add6~33_sumout  & ( \immMux|mux_out[4]~9_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux11~4_combout ))) # (\Instr_Reg|Opcode [6] & (\logicBox|Add3~33_sumout )))) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode 
// [6])))) ) ) ) # ( \logicBox|Add6~33_sumout  & ( !\immMux|mux_out[4]~9_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add3~33_sumout  & \Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add6~33_sumout  & 
// ( !\immMux|mux_out[4]~9_combout  & ( (\logicBox|Add3~33_sumout  & (!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [6])) ) ) )

	.dataa(!\logicBox|Add3~33_sumout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux11~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add6~33_sumout ),
	.dataf(!\immMux|mux_out[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~3 .extended_lut = "off";
defparam \logicBox|Selector11~3 .lut_mask = 64'h004433440C773F77;
defparam \logicBox|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N0
cyclonev_lcell_comb \logicBox|Selector11~2 (
// Equation(s):
// \logicBox|Selector11~2_combout  = ( \logicBox|Add0~33_sumout  & ( \logicBox|Add10~33_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|Opcode [7]) # (\muxSrc|Mux11~4_combout )) # (\immMux|mux_out[4]~9_combout ))) # (\Instr_Reg|Opcode [6] & 
// (((!\Instr_Reg|Opcode [7])))) ) ) ) # ( !\logicBox|Add0~33_sumout  & ( \logicBox|Add10~33_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|Opcode [7]) # (\muxSrc|Mux11~4_combout )) # (\immMux|mux_out[4]~9_combout ))) ) ) ) # ( \logicBox|Add0~33_sumout  
// & ( !\logicBox|Add10~33_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux11~4_combout ) # (\immMux|mux_out[4]~9_combout )) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add0~33_sumout  & ( !\logicBox|Add10~33_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux11~4_combout ) # (\immMux|mux_out[4]~9_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\immMux|mux_out[4]~9_combout ),
	.datac(!\muxSrc|Mux11~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add0~33_sumout ),
	.dataf(!\logicBox|Add10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~2 .extended_lut = "off";
defparam \logicBox|Selector11~2 .lut_mask = 64'h2A007F002AAA7FAA;
defparam \logicBox|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N33
cyclonev_lcell_comb \logicBox|ShiftRight1~9 (
// Equation(s):
// \logicBox|ShiftRight1~9_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~5_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) 
// # ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~6_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~6_combout ),
	.datab(!\logicBox|ShiftRight1~7_combout ),
	.datac(!\logicBox|ShiftRight1~8_combout ),
	.datad(!\logicBox|ShiftRight1~5_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~9 .extended_lut = "off";
defparam \logicBox|ShiftRight1~9 .lut_mask = 64'h555533330F0F00FF;
defparam \logicBox|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N48
cyclonev_lcell_comb \logicBox|Selector3~15 (
// Equation(s):
// \logicBox|Selector3~15_combout  = ( \immMux|mux_out[3]~3_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftRight3~0_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|Selector3~0_combout )) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// \logicBox|ShiftRight1~9_combout  ) )

	.dataa(!\logicBox|Selector3~0_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftRight1~9_combout ),
	.datad(!\logicBox|ShiftRight3~0_combout ),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~15 .extended_lut = "off";
defparam \logicBox|Selector3~15 .lut_mask = 64'h0F0F11DD0F0F11DD;
defparam \logicBox|Selector3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N33
cyclonev_lcell_comb \logicBox|ShiftLeft0~22 (
// Equation(s):
// \logicBox|ShiftLeft0~22_combout  = ( \logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~3_combout  & ( !\immMux|mux_out[3]~3_combout  ) ) ) # ( !\logicBox|ShiftLeft0~1_combout  & ( \logicBox|ShiftLeft0~3_combout  & ( (\immMux|mux_out[2]~4_combout  & 
// !\immMux|mux_out[3]~3_combout ) ) ) ) # ( \logicBox|ShiftLeft0~1_combout  & ( !\logicBox|ShiftLeft0~3_combout  & ( (!\immMux|mux_out[2]~4_combout  & !\immMux|mux_out[3]~3_combout ) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(gnd),
	.datae(!\logicBox|ShiftLeft0~1_combout ),
	.dataf(!\logicBox|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~22 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~22 .lut_mask = 64'h0000A0A05050F0F0;
defparam \logicBox|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N0
cyclonev_lcell_comb \logicBox|Selector3~16 (
// Equation(s):
// \logicBox|Selector3~16_combout  = ( \logicBox|ShiftLeft0~22_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector3~15_combout ))) ) ) # ( !\logicBox|ShiftLeft0~22_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] 
// & \logicBox|Selector3~15_combout )) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector3~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~16 .extended_lut = "off";
defparam \logicBox|Selector3~16 .lut_mask = 64'h0101010123232323;
defparam \logicBox|Selector3~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N33
cyclonev_lcell_comb \logicBox|Selector3~17 (
// Equation(s):
// \logicBox|Selector3~17_combout  = ( !\logicBox|Selector3~16_combout  & ( (!\logicBox|Selector4~0_combout ) # ((!\muxSrc|Mux11~4_combout  & !\immMux|mux_out[4]~9_combout )) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[4]~9_combout ),
	.datad(!\logicBox|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector3~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~17 .extended_lut = "off";
defparam \logicBox|Selector3~17 .lut_mask = 64'hFFA0FFA000000000;
defparam \logicBox|Selector3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N15
cyclonev_lcell_comb \logicBox|Selector3~18 (
// Equation(s):
// \logicBox|Selector3~18_combout  = ( \logicBox|Selector6~0_combout  & ( \logicBox|ShiftLeft0~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|Selector6~0_combout ),
	.dataf(!\logicBox|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~18 .extended_lut = "off";
defparam \logicBox|Selector3~18 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Selector3~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N30
cyclonev_lcell_comb \logicBox|ShiftRight0~9 (
// Equation(s):
// \logicBox|ShiftRight0~9_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~5_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~6_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~6_combout ),
	.datab(!\logicBox|ShiftRight1~7_combout ),
	.datac(!\logicBox|ShiftRight1~5_combout ),
	.datad(!\logicBox|ShiftRight1~8_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~9 .extended_lut = "off";
defparam \logicBox|ShiftRight0~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \logicBox|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N42
cyclonev_lcell_comb \logicBox|Selector3~20 (
// Equation(s):
// \logicBox|Selector3~20_combout  = ( \logicBox|ShiftRight0~9_combout  & ( (!\logicBox|Add11~9_sumout ) # ((!\logicBox|Add11~1_sumout  & \logicBox|ShiftRight2~0_combout )) ) ) # ( !\logicBox|ShiftRight0~9_combout  & ( (!\logicBox|Add11~1_sumout  & 
// (\logicBox|Add11~9_sumout  & \logicBox|ShiftRight2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\logicBox|Add11~9_sumout ),
	.datad(!\logicBox|ShiftRight2~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~20 .extended_lut = "off";
defparam \logicBox|Selector3~20 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \logicBox|Selector3~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N24
cyclonev_lcell_comb \logicBox|Selector3~21 (
// Equation(s):
// \logicBox|Selector3~21_combout  = ( \logicBox|ShiftRight0~8_combout  & ( \logicBox|ShiftRight0~1_combout  & ( (!\logicBox|Add11~25_sumout  & (\logicBox|Selector3~20_combout  & (!\logicBox|Add11~5_sumout  & !\logicBox|Add11~29_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~25_sumout ),
	.datab(!\logicBox|Selector3~20_combout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|Add11~29_sumout ),
	.datae(!\logicBox|ShiftRight0~8_combout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~21 .extended_lut = "off";
defparam \logicBox|Selector3~21 .lut_mask = 64'h0000000000002000;
defparam \logicBox|Selector3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N6
cyclonev_lcell_comb \logicBox|Selector3~24 (
// Equation(s):
// \logicBox|Selector3~24_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\logicBox|Add1~29_sumout  & (\Instr_Reg|ImmOut [5]))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector3~19_combout ) # 
// (\logicBox|Selector3~21_combout ))))) # (\logicBox|Selector3~18_combout ) ) )

	.dataa(!\logicBox|Selector3~18_combout ),
	.datab(!\logicBox|Add1~29_sumout ),
	.datac(!\logicBox|Selector3~21_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector3~19_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~24 .extended_lut = "on";
defparam \logicBox|Selector3~24 .lut_mask = 64'h0303555F030355FF;
defparam \logicBox|Selector3~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N30
cyclonev_lcell_comb \logicBox|Selector3~22 (
// Equation(s):
// \logicBox|Selector3~22_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\logicBox|Selector3~16_combout  & ((!\muxSrc|Mux11~4_combout  $ (\immMux|mux_out[4]~9_combout )) # (\Instr_Reg|Opcode [7]))) ) ) # ( !\Instr_Reg|ImmOut [5] & ( 
// (!\logicBox|Selector3~16_combout  & ((!\muxSrc|Mux11~4_combout ) # ((!\immMux|mux_out[4]~9_combout ) # (\Instr_Reg|Opcode [7])))) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\logicBox|Selector3~16_combout ),
	.datac(!\immMux|mux_out[4]~9_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~22 .extended_lut = "off";
defparam \logicBox|Selector3~22 .lut_mask = 64'hC8CCC8CC84CC84CC;
defparam \logicBox|Selector3~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N39
cyclonev_lcell_comb \logicBox|Selector11~6 (
// Equation(s):
// \logicBox|Selector11~6_combout  = ( \logicBox|Selector3~22_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [6] & (!\logicBox|Selector3~17_combout )) # (\Instr_Reg|ImmOut [6] & ((\logicBox|Selector3~24_combout ))))) ) ) # ( 
// !\logicBox|Selector3~22_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [6] & (!\logicBox|Selector3~17_combout )) # (\Instr_Reg|ImmOut [6] & ((\logicBox|Selector3~24_combout ))))) # (\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [6])))) ) )

	.dataa(!\logicBox|Selector3~17_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Selector3~24_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector3~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~6 .extended_lut = "off";
defparam \logicBox|Selector11~6 .lut_mask = 64'hB0BCB0BC808C808C;
defparam \logicBox|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N12
cyclonev_lcell_comb \logicBox|Selector11~0 (
// Equation(s):
// \logicBox|Selector11~0_combout  = ( \logicBox|Add5~33_sumout  & ( \logicBox|Add8~33_sumout  & ( (!\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [5])))) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [6]) 
// # (\immMux|mux_out[4]~9_combout )))) ) ) ) # ( !\logicBox|Add5~33_sumout  & ( \logicBox|Add8~33_sumout  & ( (!\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [5])))) # (\Instr_Reg|ImmOut [4] & (\immMux|mux_out[4]~9_combout  & 
// (\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [5]))) ) ) ) # ( \logicBox|Add5~33_sumout  & ( !\logicBox|Add8~33_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [6]) # (\immMux|mux_out[4]~9_combout )))) ) ) ) # ( 
// !\logicBox|Add5~33_sumout  & ( !\logicBox|Add8~33_sumout  & ( (\Instr_Reg|ImmOut [4] & (\immMux|mux_out[4]~9_combout  & (\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[4]~9_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add5~33_sumout ),
	.dataf(!\logicBox|Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~0 .extended_lut = "off";
defparam \logicBox|Selector11~0 .lut_mask = 64'h0100510001A051A0;
defparam \logicBox|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N42
cyclonev_lcell_comb \logicBox|Selector11~7 (
// Equation(s):
// \logicBox|Selector11~7_combout  = ( \logicBox|Selector7~0_combout  & ( \logicBox|Selector11~0_combout  & ( (!\logicBox|Selector3~10_combout  & (!\logicBox|Selector11~6_combout  & ((!\immMux|mux_out[4]~9_combout ) # (!\logicBox|Selector3~9_combout )))) ) ) 
// ) # ( !\logicBox|Selector7~0_combout  & ( \logicBox|Selector11~0_combout  & ( (!\logicBox|Selector3~10_combout  & ((!\immMux|mux_out[4]~9_combout ) # (!\logicBox|Selector3~9_combout ))) ) ) ) # ( \logicBox|Selector7~0_combout  & ( 
// !\logicBox|Selector11~0_combout  & ( (!\logicBox|Selector11~6_combout  & ((!\immMux|mux_out[4]~9_combout ) # (!\logicBox|Selector3~9_combout ))) ) ) ) # ( !\logicBox|Selector7~0_combout  & ( !\logicBox|Selector11~0_combout  & ( 
// (!\immMux|mux_out[4]~9_combout ) # (!\logicBox|Selector3~9_combout ) ) ) )

	.dataa(!\logicBox|Selector3~10_combout ),
	.datab(!\immMux|mux_out[4]~9_combout ),
	.datac(!\logicBox|Selector3~9_combout ),
	.datad(!\logicBox|Selector11~6_combout ),
	.datae(!\logicBox|Selector7~0_combout ),
	.dataf(!\logicBox|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~7 .extended_lut = "off";
defparam \logicBox|Selector11~7 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \logicBox|Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N24
cyclonev_lcell_comb \logicBox|Selector11~8 (
// Equation(s):
// \logicBox|Selector11~8_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Selector11~7_combout  & ( (\logicBox|Selector7~0_combout  & \logicBox|Selector11~6_combout ) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Selector11~7_combout  & ( 
// (\logicBox|Selector7~0_combout  & ((\logicBox|Add1~29_sumout ) # (\Instr_Reg|ImmOut [5]))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Selector11~7_combout  & ( (\logicBox|Selector7~0_combout  & \logicBox|Selector11~6_combout ) ) ) ) # ( 
// !\Instr_Reg|Opcode [7] & ( !\logicBox|Selector11~7_combout  ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\logicBox|Add1~29_sumout ),
	.datad(!\logicBox|Selector11~6_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~8 .extended_lut = "off";
defparam \logicBox|Selector11~8 .lut_mask = 64'hFFFF003313130033;
defparam \logicBox|Selector11~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N48
cyclonev_lcell_comb \logicBox|Selector11~1 (
// Equation(s):
// \logicBox|Selector11~1_combout  = ( \logicBox|Selector11~7_combout  & ( \logicBox|Selector11~8_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|Add2~29_sumout )))) ) ) ) # ( 
// !\logicBox|Selector11~7_combout  & ( \logicBox|Selector11~8_combout  ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Add2~29_sumout ),
	.datae(!\logicBox|Selector11~7_combout ),
	.dataf(!\logicBox|Selector11~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~1 .extended_lut = "off";
defparam \logicBox|Selector11~1 .lut_mask = 64'h00000000FFFF0405;
defparam \logicBox|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N6
cyclonev_lcell_comb \logicBox|Selector11~5 (
// Equation(s):
// \logicBox|Selector11~5_combout  = ( \logicBox|Selector11~2_combout  & ( \logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector11~3_combout ))) # (\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector11~4_combout ))) ) ) ) # ( !\logicBox|Selector11~2_combout  & ( \logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # (\logicBox|Selector11~3_combout )))) # (\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector11~4_combout  & (\Instr_Reg|Opcode [4]))) ) ) ) # ( \logicBox|Selector11~2_combout  & ( !\logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4] & \logicBox|Selector11~3_combout )))) # (\Instr_Reg|Opcode 
// [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector11~4_combout ))) ) ) ) # ( !\logicBox|Selector11~2_combout  & ( !\logicBox|Selector11~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector11~3_combout ))) # 
// (\Instr_Reg|Opcode [5] & (\logicBox|Selector11~4_combout )))) ) ) )

	.dataa(!\logicBox|Selector11~4_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\logicBox|Selector11~3_combout ),
	.datae(!\logicBox|Selector11~2_combout ),
	.dataf(!\logicBox|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~5 .extended_lut = "off";
defparam \logicBox|Selector11~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \logicBox|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N36
cyclonev_lcell_comb \ALUcntl|mux_out[4]~54 (
// Equation(s):
// \ALUcntl|mux_out[4]~54_combout  = ( \logicBox|Selector11~5_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~8_combout ) ) ) # ( !\logicBox|Selector11~5_combout  & ( (\test|state_counter.0101~q  & \memory|ram~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|state_counter.0101~q ),
	.datad(!\memory|ram~8_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[4]~54 .extended_lut = "off";
defparam \ALUcntl|mux_out[4]~54 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALUcntl|mux_out[4]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N38
dffeas \registers|r[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[4]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][4] .is_wysiwyg = "true";
defparam \registers|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N12
cyclonev_lcell_comb \muxSrc|Mux11~1 (
// Equation(s):
// \muxSrc|Mux11~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[7][4]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][4]~q )) # 
// (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][4]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[6][4]~q  & ( (\registers|r[7][4]~q  & \Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0] 
// & (\registers|r[4][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][4]~q ))) ) ) )

	.dataa(!\registers|r[4][4]~q ),
	.datab(!\registers|r[7][4]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[5][4]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~1 .extended_lut = "off";
defparam \muxSrc|Mux11~1 .lut_mask = 64'h505F0303505FF3F3;
defparam \muxSrc|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N33
cyclonev_lcell_comb \muxSrc|Mux11~0 (
// Equation(s):
// \muxSrc|Mux11~0_combout  = ( \registers|r[2][4]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[3][4]~q ) ) ) ) # ( !\registers|r[2][4]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[3][4]~q  & \Instr_Reg|RsrcOut [0]) ) ) ) # 
// ( \registers|r[2][4]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[0][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][4]~q ))) ) ) ) # ( !\registers|r[2][4]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & 
// (\registers|r[0][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][4]~q ))) ) ) )

	.dataa(!\registers|r[0][4]~q ),
	.datab(!\registers|r[3][4]~q ),
	.datac(!\registers|r[1][4]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[2][4]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~0 .extended_lut = "off";
defparam \muxSrc|Mux11~0 .lut_mask = 64'h550F550F0033FF33;
defparam \muxSrc|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N57
cyclonev_lcell_comb \muxSrc|Mux11~3 (
// Equation(s):
// \muxSrc|Mux11~3_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[15][4]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[14][4]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] 
// & ( \registers|r[13][4]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[12][4]~q  ) ) )

	.dataa(!\registers|r[13][4]~q ),
	.datab(!\registers|r[15][4]~q ),
	.datac(!\registers|r[12][4]~q ),
	.datad(!\registers|r[14][4]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~3 .extended_lut = "off";
defparam \muxSrc|Mux11~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \muxSrc|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N3
cyclonev_lcell_comb \muxSrc|Mux11~2 (
// Equation(s):
// \muxSrc|Mux11~2_combout  = ( \registers|r[11][4]~q  & ( \registers|r[10][4]~q  & ( ((!\Instr_Reg|RsrcOut [0] & (\registers|r[8][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[9][4]~q )))) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( !\registers|r[11][4]~q  & 
// ( \registers|r[10][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[8][4]~q ))) # (\Instr_Reg|RsrcOut [0] & (((\registers|r[9][4]~q  & !\Instr_Reg|RsrcOut [1])))) ) ) ) # ( \registers|r[11][4]~q  & ( !\registers|r[10][4]~q  
// & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[8][4]~q  & ((!\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1]) # (\registers|r[9][4]~q )))) ) ) ) # ( !\registers|r[11][4]~q  & ( !\registers|r[10][4]~q  & ( 
// (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[8][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[9][4]~q ))))) ) ) )

	.dataa(!\registers|r[8][4]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[9][4]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[11][4]~q ),
	.dataf(!\registers|r[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~2 .extended_lut = "off";
defparam \muxSrc|Mux11~2 .lut_mask = 64'h4700473347CC47FF;
defparam \muxSrc|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N3
cyclonev_lcell_comb \muxSrc|Mux11~4 (
// Equation(s):
// \muxSrc|Mux11~4_combout  = ( \Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux11~2_combout  & ( (!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux11~3_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux11~2_combout  & ( (!\Instr_Reg|RsrcOut [2] & 
// ((\muxSrc|Mux11~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux11~1_combout )) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\muxSrc|Mux11~2_combout  & ( (\Instr_Reg|RsrcOut [2] & \muxSrc|Mux11~3_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( 
// !\muxSrc|Mux11~2_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux11~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux11~1_combout )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux11~1_combout ),
	.datac(!\muxSrc|Mux11~0_combout ),
	.datad(!\muxSrc|Mux11~3_combout ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\muxSrc|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~4 .extended_lut = "off";
defparam \muxSrc|Mux11~4 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \muxSrc|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N17
dffeas \memory|ram_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000009";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \memory|ram~8 (
// Equation(s):
// \memory|ram~8_combout  = ( \memory|ram_rtl_0_bypass [0] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [5] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ) ) ) ) # ( \memory|ram_rtl_0_bypass [0] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [5] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [2] & \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0_bypass [5]),
	.datae(!\memory|ram_rtl_0_bypass [0]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~8 .extended_lut = "off";
defparam \memory|ram~8 .lut_mask = 64'h030300FFCFCF00FF;
defparam \memory|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N18
cyclonev_lcell_comb \test|Equal1~0 (
// Equation(s):
// \test|Equal1~0_combout  = ( !\memory|ram~9_combout  & ( (!\memory|ram~1_combout  & !\memory|ram~8_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|ram~1_combout ),
	.datac(!\memory|ram~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Equal1~0 .extended_lut = "off";
defparam \test|Equal1~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \test|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N33
cyclonev_lcell_comb \test|state_counter~20 (
// Equation(s):
// \test|state_counter~20_combout  = ( \test|Equal1~0_combout  & ( (\test|Equal0~0_combout  & (!\memory|ram~1_combout  & (\memory|ram~10_combout  & \memory|ram~11_combout ))) ) )

	.dataa(!\test|Equal0~0_combout ),
	.datab(!\memory|ram~1_combout ),
	.datac(!\memory|ram~10_combout ),
	.datad(!\memory|ram~11_combout ),
	.datae(gnd),
	.dataf(!\test|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~20 .extended_lut = "off";
defparam \test|state_counter~20 .lut_mask = 64'h0000000000040004;
defparam \test|state_counter~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N24
cyclonev_lcell_comb \test|state_counter~21 (
// Equation(s):
// \test|state_counter~21_combout  = ( \test|state_counter~20_combout  & ( (\test|state_counter.0001~q  & (!\test|Equal0~1_combout  & !\rst~input_o )) ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0001~q ),
	.datac(!\test|Equal0~1_combout ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\test|state_counter~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~21 .extended_lut = "off";
defparam \test|state_counter~21 .lut_mask = 64'h0000000030003000;
defparam \test|state_counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N26
dffeas \test|state_counter.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0111 .is_wysiwyg = "true";
defparam \test|state_counter.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N27
cyclonev_lcell_comb \test|WideOr2 (
// Equation(s):
// \test|WideOr2~combout  = ( !\test|state_counter.0111~q  & ( (!\test|state_counter.0001~q  & (!\test|state_counter.0110~q  & \test|state_counter.0000~q )) ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0001~q ),
	.datac(!\test|state_counter.0110~q ),
	.datad(!\test|state_counter.0000~q ),
	.datae(gnd),
	.dataf(!\test|state_counter.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|WideOr2 .extended_lut = "off";
defparam \test|WideOr2 .lut_mask = 64'h00C000C000000000;
defparam \test|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N39
cyclonev_lcell_comb \prog_count|Add0~1 (
// Equation(s):
// \prog_count|Add0~1_sumout  = SUM(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [13] ) + ( \prog_count|Add0~62  ))
// \prog_count|Add0~2  = CARRY(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [13] ) + ( \prog_count|Add0~62  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [13]),
	.datad(!\test|state_counter.0110~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~1_sumout ),
	.cout(\prog_count|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~1 .extended_lut = "off";
defparam \prog_count|Add0~1 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N41
dffeas \prog_count|PC[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~1_sumout ),
	.asdata(\muxSrc|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[13] .is_wysiwyg = "true";
defparam \prog_count|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N3
cyclonev_lcell_comb \LScntl|mux_out[13]~0 (
// Equation(s):
// \LScntl|mux_out[13]~0_combout  = ( \muxDst|Mux2~4_combout  & ( (\prog_count|PC [13]) # (\test|WideOr2~combout ) ) ) # ( !\muxDst|Mux2~4_combout  & ( (!\test|WideOr2~combout  & \prog_count|PC [13]) ) )

	.dataa(gnd),
	.datab(!\test|WideOr2~combout ),
	.datac(!\prog_count|PC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[13]~0 .extended_lut = "off";
defparam \LScntl|mux_out[13]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LScntl|mux_out[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout  = ( \LScntl|mux_out[14]~2_combout  & ( (\test|state_counter.0011~q  & (\LScntl|mux_out[15]~1_combout  & \LScntl|mux_out[13]~0_combout )) ) )

	.dataa(!\test|state_counter.0011~q ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[15]~1_combout ),
	.datad(!\LScntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a123~portbdataout )) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000102";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N54
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N28
dffeas \memory|ram_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N51
cyclonev_lcell_comb \memory|ram~7 (
// Equation(s):
// \memory|ram~7_combout  = ( \memory|ram_rtl_0_bypass [12] & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout ))) # (\memory|ram_rtl_0_bypass [0]) ) ) # ( !\memory|ram_rtl_0_bypass [12] & ( (!\memory|ram_rtl_0_bypass [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [2] & (\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0_bypass [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~7 .extended_lut = "off";
defparam \memory|ram~7 .lut_mask = 64'h048C048C37BF37BF;
defparam \memory|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N6
cyclonev_lcell_comb \Instr_Reg|RsrcOut[3]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[3]~feeder_combout  = ( \memory|ram~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[3]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N8
dffeas \Instr_Reg|RsrcOut[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[3]~feeder_combout ),
	.asdata(\memory|ram~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N39
cyclonev_lcell_comb \muxSrc|Mux9~0 (
// Equation(s):
// \muxSrc|Mux9~0_combout  = ( \registers|r[0][6]~q  & ( \registers|r[3][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[2][6]~q )))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[1][6]~q ))) ) ) ) # 
// ( !\registers|r[0][6]~q  & ( \registers|r[3][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[2][6]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[1][6]~q ))) ) ) ) # ( \registers|r[0][6]~q  & ( 
// !\registers|r[3][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[2][6]~q )))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[1][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) ) # ( !\registers|r[0][6]~q  & ( !\registers|r[3][6]~q  & 
// ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[2][6]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[1][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) )

	.dataa(!\registers|r[1][6]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[2][6]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[0][6]~q ),
	.dataf(!\registers|r[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~0 .extended_lut = "off";
defparam \muxSrc|Mux9~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \muxSrc|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N9
cyclonev_lcell_comb \muxSrc|Mux9~3 (
// Equation(s):
// \muxSrc|Mux9~3_combout  = ( \registers|r[15][6]~q  & ( \registers|r[12][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][6]~q )))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][6]~q ))) ) ) 
// ) # ( !\registers|r[15][6]~q  & ( \registers|r[12][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][6]~q )))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) ) # ( 
// \registers|r[15][6]~q  & ( !\registers|r[12][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][6]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][6]~q ))) ) ) ) # ( !\registers|r[15][6]~q  
// & ( !\registers|r[12][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][6]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[13][6]~q ),
	.datac(!\registers|r[14][6]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[15][6]~q ),
	.dataf(!\registers|r[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~3 .extended_lut = "off";
defparam \muxSrc|Mux9~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \muxSrc|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N33
cyclonev_lcell_comb \muxSrc|Mux9~1 (
// Equation(s):
// \muxSrc|Mux9~1_combout  = ( \registers|r[5][6]~q  & ( \registers|r[6][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[4][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[7][6]~q )))) ) ) ) # 
// ( !\registers|r[5][6]~q  & ( \registers|r[6][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[4][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1] & \registers|r[7][6]~q )))) ) ) ) # ( \registers|r[5][6]~q  & ( 
// !\registers|r[6][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][6]~q  & (!\Instr_Reg|RsrcOut [1]))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[7][6]~q )))) ) ) ) # ( !\registers|r[5][6]~q  & ( !\registers|r[6][6]~q  & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][6]~q  & (!\Instr_Reg|RsrcOut [1]))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1] & \registers|r[7][6]~q )))) ) ) )

	.dataa(!\registers|r[4][6]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\Instr_Reg|RsrcOut [1]),
	.datad(!\registers|r[7][6]~q ),
	.datae(!\registers|r[5][6]~q ),
	.dataf(!\registers|r[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~1 .extended_lut = "off";
defparam \muxSrc|Mux9~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \muxSrc|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N3
cyclonev_lcell_comb \muxSrc|Mux9~2 (
// Equation(s):
// \muxSrc|Mux9~2_combout  = ( \registers|r[10][6]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[11][6]~q ) ) ) ) # ( !\registers|r[10][6]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\Instr_Reg|RsrcOut [0] & \registers|r[11][6]~q ) ) ) ) 
// # ( \registers|r[10][6]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][6]~q )) ) ) ) # ( !\registers|r[10][6]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut 
// [0] & ((\registers|r[8][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][6]~q )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[11][6]~q ),
	.datac(!\registers|r[9][6]~q ),
	.datad(!\registers|r[8][6]~q ),
	.datae(!\registers|r[10][6]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~2 .extended_lut = "off";
defparam \muxSrc|Mux9~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \muxSrc|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N6
cyclonev_lcell_comb \muxSrc|Mux9~4 (
// Equation(s):
// \muxSrc|Mux9~4_combout  = ( \muxSrc|Mux9~1_combout  & ( \muxSrc|Mux9~2_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux9~3_combout )))) 
// ) ) ) # ( !\muxSrc|Mux9~1_combout  & ( \muxSrc|Mux9~2_combout  & ( (!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~0_combout  & (!\Instr_Reg|RsrcOut [2]))) # (\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux9~3_combout )))) ) ) ) # ( 
// \muxSrc|Mux9~1_combout  & ( !\muxSrc|Mux9~2_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2] & \muxSrc|Mux9~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux9~1_combout  & ( !\muxSrc|Mux9~2_combout  & ( (!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~0_combout  & (!\Instr_Reg|RsrcOut [2]))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2] & \muxSrc|Mux9~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\muxSrc|Mux9~0_combout ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\muxSrc|Mux9~3_combout ),
	.datae(!\muxSrc|Mux9~1_combout ),
	.dataf(!\muxSrc|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~4 .extended_lut = "off";
defparam \muxSrc|Mux9~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \muxSrc|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[7]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[7]~feeder_combout  = ( \muxSrc|Mux9~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N26
dffeas \memory|ram_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h000F5533FF0F5533;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000089";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \memory|ram~10 (
// Equation(s):
// \memory|ram~10_combout  = ( \memory|ram_rtl_0_bypass [0] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [7] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ) ) ) ) # ( \memory|ram_rtl_0_bypass [0] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [7] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & \memory|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [7]),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\memory|ram_rtl_0_bypass [0]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~10 .extended_lut = "off";
defparam \memory|ram~10 .lut_mask = 64'h00335555FF335555;
defparam \memory|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N30
cyclonev_lcell_comb \test|state_counter~15 (
// Equation(s):
// \test|state_counter~15_combout  = ( \test|Equal1~0_combout  & ( (\test|Equal0~0_combout  & (((!\memory|ram~11_combout ) # (\memory|ram~10_combout )) # (\memory|ram~1_combout ))) ) ) # ( !\test|Equal1~0_combout  & ( (\test|Equal0~0_combout  & 
// \memory|ram~1_combout ) ) )

	.dataa(!\test|Equal0~0_combout ),
	.datab(!\memory|ram~1_combout ),
	.datac(!\memory|ram~11_combout ),
	.datad(!\memory|ram~10_combout ),
	.datae(gnd),
	.dataf(!\test|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~15 .extended_lut = "off";
defparam \test|state_counter~15 .lut_mask = 64'h1111111151555155;
defparam \test|state_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N36
cyclonev_lcell_comb \test|state_counter~16 (
// Equation(s):
// \test|state_counter~16_combout  = ( \test|state_counter~15_combout  & ( (\test|state_counter.0001~q  & (\test|Equal0~1_combout  & !\rst~input_o )) ) ) # ( !\test|state_counter~15_combout  & ( (\test|state_counter.0001~q  & !\rst~input_o ) ) )

	.dataa(gnd),
	.datab(!\test|state_counter.0001~q ),
	.datac(!\test|Equal0~1_combout ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\test|state_counter~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~16 .extended_lut = "off";
defparam \test|state_counter~16 .lut_mask = 64'h3300330003000300;
defparam \test|state_counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N38
dffeas \test|state_counter.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0010 .is_wysiwyg = "true";
defparam \test|state_counter.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N42
cyclonev_lcell_comb \registers|r[2][9]~3 (
// Equation(s):
// \registers|r[2][9]~3_combout  = ( \memory|ram~5_combout  & ( \memory|ram~7_combout  & ( \rst~input_o  ) ) ) # ( !\memory|ram~5_combout  & ( \memory|ram~7_combout  & ( \rst~input_o  ) ) ) # ( \memory|ram~5_combout  & ( !\memory|ram~7_combout  & ( 
// ((\test|state_counter.0010~q  & (!\memory|ram~6_combout  & !\memory|ram~4_combout ))) # (\rst~input_o ) ) ) ) # ( !\memory|ram~5_combout  & ( !\memory|ram~7_combout  & ( \rst~input_o  ) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\rst~input_o ),
	.datac(!\memory|ram~6_combout ),
	.datad(!\memory|ram~4_combout ),
	.datae(!\memory|ram~5_combout ),
	.dataf(!\memory|ram~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][9]~3 .extended_lut = "off";
defparam \registers|r[2][9]~3 .lut_mask = 64'h3333733333333333;
defparam \registers|r[2][9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N50
dffeas \registers|r[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][14] .is_wysiwyg = "true";
defparam \registers|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N6
cyclonev_lcell_comb \registers|r[3][14]~feeder (
// Equation(s):
// \registers|r[3][14]~feeder_combout  = ( \ALUcntl|mux_out[14]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][14]~feeder .extended_lut = "off";
defparam \registers|r[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N8
dffeas \registers|r[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][10]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][14] .is_wysiwyg = "true";
defparam \registers|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N32
dffeas \registers|r[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][14] .is_wysiwyg = "true";
defparam \registers|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N57
cyclonev_lcell_comb \muxDst|Mux1~0 (
// Equation(s):
// \muxDst|Mux1~0_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[1][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[2][14]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[3][14]~q ))) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[1][14]~q  & ( 
// (\Instr_Reg|RdstOut [0]) # (\registers|r[0][14]~q ) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[1][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[2][14]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[3][14]~q ))) ) ) ) # ( !\Instr_Reg|RdstOut 
// [1] & ( !\registers|r[1][14]~q  & ( (\registers|r[0][14]~q  & !\Instr_Reg|RdstOut [0]) ) ) )

	.dataa(!\registers|r[2][14]~q ),
	.datab(!\registers|r[0][14]~q ),
	.datac(!\registers|r[3][14]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~0 .extended_lut = "off";
defparam \muxDst|Mux1~0 .lut_mask = 64'h3300550F33FF550F;
defparam \muxDst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N8
dffeas \registers|r[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][14] .is_wysiwyg = "true";
defparam \registers|r[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N20
dffeas \registers|r[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][14] .is_wysiwyg = "true";
defparam \registers|r[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N44
dffeas \registers|r[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][15]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][14] .is_wysiwyg = "true";
defparam \registers|r[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N56
dffeas \registers|r[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][14] .is_wysiwyg = "true";
defparam \registers|r[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N57
cyclonev_lcell_comb \muxDst|Mux1~2 (
// Equation(s):
// \muxDst|Mux1~2_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[11][14]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[9][14]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] 
// & ( \registers|r[10][14]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[8][14]~q  ) ) )

	.dataa(!\registers|r[9][14]~q ),
	.datab(!\registers|r[8][14]~q ),
	.datac(!\registers|r[10][14]~q ),
	.datad(!\registers|r[11][14]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~2 .extended_lut = "off";
defparam \muxDst|Mux1~2 .lut_mask = 64'h33330F0F555500FF;
defparam \muxDst|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N26
dffeas \registers|r[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][14] .is_wysiwyg = "true";
defparam \registers|r[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N8
dffeas \registers|r[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][14] .is_wysiwyg = "true";
defparam \registers|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N20
dffeas \registers|r[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][14] .is_wysiwyg = "true";
defparam \registers|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N50
dffeas \registers|r[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][14] .is_wysiwyg = "true";
defparam \registers|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N27
cyclonev_lcell_comb \muxDst|Mux1~1 (
// Equation(s):
// \muxDst|Mux1~1_combout  = ( \registers|r[4][14]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[5][14]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[7][14]~q )) ) ) ) # ( !\registers|r[4][14]~q  & ( \Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & ((\registers|r[5][14]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[7][14]~q )) ) ) ) # ( \registers|r[4][14]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1]) # (\registers|r[6][14]~q ) ) ) ) # ( 
// !\registers|r[4][14]~q  & ( !\Instr_Reg|RdstOut [0] & ( (\Instr_Reg|RdstOut [1] & \registers|r[6][14]~q ) ) ) )

	.dataa(!\registers|r[7][14]~q ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\registers|r[6][14]~q ),
	.datad(!\registers|r[5][14]~q ),
	.datae(!\registers|r[4][14]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~1 .extended_lut = "off";
defparam \muxDst|Mux1~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \muxDst|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N12
cyclonev_lcell_comb \registers|r[13][14]~feeder (
// Equation(s):
// \registers|r[13][14]~feeder_combout  = ( \ALUcntl|mux_out[14]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][14]~feeder .extended_lut = "off";
defparam \registers|r[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y13_N14
dffeas \registers|r[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][14] .is_wysiwyg = "true";
defparam \registers|r[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N30
cyclonev_lcell_comb \registers|r[12][14]~feeder (
// Equation(s):
// \registers|r[12][14]~feeder_combout  = ( \ALUcntl|mux_out[14]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][14]~feeder .extended_lut = "off";
defparam \registers|r[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N32
dffeas \registers|r[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][14] .is_wysiwyg = "true";
defparam \registers|r[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N8
dffeas \registers|r[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][14] .is_wysiwyg = "true";
defparam \registers|r[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N5
dffeas \registers|r[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][14] .is_wysiwyg = "true";
defparam \registers|r[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N9
cyclonev_lcell_comb \muxDst|Mux1~3 (
// Equation(s):
// \muxDst|Mux1~3_combout  = ( \registers|r[15][14]~q  & ( \Instr_Reg|RdstOut [0] & ( (\Instr_Reg|RdstOut [1]) # (\registers|r[13][14]~q ) ) ) ) # ( !\registers|r[15][14]~q  & ( \Instr_Reg|RdstOut [0] & ( (\registers|r[13][14]~q  & !\Instr_Reg|RdstOut [1]) ) 
// ) ) # ( \registers|r[15][14]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[12][14]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[14][14]~q ))) ) ) ) # ( !\registers|r[15][14]~q  & ( !\Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & (\registers|r[12][14]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[14][14]~q ))) ) ) )

	.dataa(!\registers|r[13][14]~q ),
	.datab(!\registers|r[12][14]~q ),
	.datac(!\registers|r[14][14]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[15][14]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~3 .extended_lut = "off";
defparam \muxDst|Mux1~3 .lut_mask = 64'h330F330F550055FF;
defparam \muxDst|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N9
cyclonev_lcell_comb \muxDst|Mux1~4 (
// Equation(s):
// \muxDst|Mux1~4_combout  = ( \muxDst|Mux1~1_combout  & ( \muxDst|Mux1~3_combout  & ( ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux1~0_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux1~2_combout )))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( 
// !\muxDst|Mux1~1_combout  & ( \muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux1~0_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux1~2_combout ))))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])))) 
// ) ) ) # ( \muxDst|Mux1~1_combout  & ( !\muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux1~0_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux1~2_combout ))))) # (\Instr_Reg|RdstOut [2] & 
// (((!\Instr_Reg|RdstOut [3])))) ) ) ) # ( !\muxDst|Mux1~1_combout  & ( !\muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & (\muxDst|Mux1~0_combout )) # (\Instr_Reg|RdstOut [3] & ((\muxDst|Mux1~2_combout ))))) ) ) )

	.dataa(!\muxDst|Mux1~0_combout ),
	.datab(!\muxDst|Mux1~2_combout ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux1~1_combout ),
	.dataf(!\muxDst|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~4 .extended_lut = "off";
defparam \muxDst|Mux1~4 .lut_mask = 64'h50305F30503F5F3F;
defparam \muxDst|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N39
cyclonev_lcell_comb \immMux|mux_out[14]~11 (
// Equation(s):
// \immMux|mux_out[14]~11_combout  = ( !\test|RegOrImm~0_combout  & ( \muxDst|Mux1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxDst|Mux1~4_combout ),
	.datad(gnd),
	.datae(!\test|RegOrImm~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[14]~11 .extended_lut = "off";
defparam \immMux|mux_out[14]~11 .lut_mask = 64'h0F0F00000F0F0000;
defparam \immMux|mux_out[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N45
cyclonev_lcell_comb \ALUcntl|mux_out[14]~31 (
// Equation(s):
// \ALUcntl|mux_out[14]~31_combout  = ( \logicBox|Add3~9_sumout  & ( \logicBox|Add6~9_sumout  & ( (!\Instr_Reg|Opcode [4] & (((\immMux|mux_out[14]~11_combout )))) # (\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [6] $ (((!\Instr_Reg|Opcode [7]))))) ) ) ) # ( 
// !\logicBox|Add3~9_sumout  & ( \logicBox|Add6~9_sumout  & ( (!\Instr_Reg|Opcode [4] & (((\immMux|mux_out[14]~11_combout )))) # (\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [6] & ((\Instr_Reg|Opcode [7])))) ) ) ) # ( \logicBox|Add3~9_sumout  & ( 
// !\logicBox|Add6~9_sumout  & ( (!\Instr_Reg|Opcode [4] & (((\immMux|mux_out[14]~11_combout )))) # (\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7])))) ) ) ) # ( !\logicBox|Add3~9_sumout  & ( !\logicBox|Add6~9_sumout  & ( 
// (\immMux|mux_out[14]~11_combout  & !\Instr_Reg|Opcode [4]) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\immMux|mux_out[14]~11_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Add3~9_sumout ),
	.dataf(!\logicBox|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~31 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~31 .lut_mask = 64'h33003350330A335A;
defparam \ALUcntl|mux_out[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N6
cyclonev_lcell_comb \ALUcntl|mux_out[13]~25 (
// Equation(s):
// \ALUcntl|mux_out[13]~25_combout  = ( \Instr_Reg|Opcode [5] & ( !\Instr_Reg|Opcode [4] & ( !\Instr_Reg|Opcode [6] ) ) ) # ( !\Instr_Reg|Opcode [5] & ( !\Instr_Reg|Opcode [4] & ( (!\ALUcntl|mux_out[13]~24_combout ) # ((\Instr_Reg|ImmOut [5]) # 
// (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~24_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [5]),
	.dataf(!\Instr_Reg|Opcode [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~25 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~25 .lut_mask = 64'hAFFFCCCC00000000;
defparam \ALUcntl|mux_out[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N42
cyclonev_lcell_comb \ALUcntl|mux_out[14]~41 (
// Equation(s):
// \ALUcntl|mux_out[14]~41_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add4~9_sumout  & ( (!\Instr_Reg|Opcode [4] & (\logicBox|Add0~9_sumout  & ((!\Instr_Reg|Opcode [7])))) # (\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [7]) # 
// (\immMux|mux_out[6]~7_combout )))) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|Add4~9_sumout  & ( (\logicBox|Add0~9_sumout  & !\Instr_Reg|Opcode [4]) ) ) ) # ( \Instr_Reg|Opcode [6] & ( !\logicBox|Add4~9_sumout  & ( (!\Instr_Reg|Opcode [4] & 
// (\logicBox|Add0~9_sumout  & ((!\Instr_Reg|Opcode [7])))) # (\Instr_Reg|Opcode [4] & (((\immMux|mux_out[6]~7_combout  & \Instr_Reg|Opcode [7])))) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( !\logicBox|Add4~9_sumout  & ( (\logicBox|Add0~9_sumout  & 
// !\Instr_Reg|Opcode [4]) ) ) )

	.dataa(!\logicBox|Add0~9_sumout ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\immMux|mux_out[6]~7_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~41 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~41 .lut_mask = 64'h4444440344447703;
defparam \ALUcntl|mux_out[14]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N45
cyclonev_lcell_comb \ALUcntl|mux_out[13]~21 (
// Equation(s):
// \ALUcntl|mux_out[13]~21_combout  = ( !\Instr_Reg|Opcode [7] & ( \Instr_Reg|ImmOut [7] & ( (!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [4]))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\Instr_Reg|ImmOut [7] & ( 
// !\Instr_Reg|Opcode [6] ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\Instr_Reg|ImmOut [7] & ( (!\Instr_Reg|Opcode [6]) # ((!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\Instr_Reg|ImmOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~21 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~21 .lut_mask = 64'hEAAAAAAA20000000;
defparam \ALUcntl|mux_out[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N0
cyclonev_lcell_comb \ALUcntl|mux_out[13]~20 (
// Equation(s):
// \ALUcntl|mux_out[13]~20_combout  = ( \Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7]) # ((!\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [6] 
// & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) ) # ( \Instr_Reg|ImmOut [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7]) # ((!\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\Instr_Reg|ImmOut 
// [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6]) # ((!\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [5])))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~20 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~20 .lut_mask = 64'hC888A8888888A888;
defparam \ALUcntl|mux_out[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N33
cyclonev_lcell_comb \ALUcntl|mux_out[13]~17 (
// Equation(s):
// \ALUcntl|mux_out[13]~17_combout  = ( \immMux|mux_out[2]~4_combout  & ( \ALUcntl|mux_out[13]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\ALUcntl|mux_out[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~17 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~17 .lut_mask = 64'h000000000000FFFF;
defparam \ALUcntl|mux_out[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N54
cyclonev_lcell_comb \logicBox|ShiftLeft0~11 (
// Equation(s):
// \logicBox|ShiftLeft0~11_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux8~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux7~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux6~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux5~4_combout  ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~11 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~11 .lut_mask = 64'h0F0F00FF33335555;
defparam \logicBox|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \ALUcntl|mux_out[13]~18 (
// Equation(s):
// \ALUcntl|mux_out[13]~18_combout  = ( \immMux|mux_out[2]~4_combout  & ( \ALUcntl|mux_out[13]~16_combout  & ( \immMux|mux_out[3]~3_combout  ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \ALUcntl|mux_out[13]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\ALUcntl|mux_out[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~18 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~18 .lut_mask = 64'h00000000FFFF0F0F;
defparam \ALUcntl|mux_out[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N30
cyclonev_lcell_comb \ALUcntl|mux_out[13]~14 (
// Equation(s):
// \ALUcntl|mux_out[13]~14_combout  = ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~14 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~14 .lut_mask = 64'h00000000FF00FF00;
defparam \ALUcntl|mux_out[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N33
cyclonev_lcell_comb \ALUcntl|mux_out[13]~13 (
// Equation(s):
// \ALUcntl|mux_out[13]~13_combout  = ( \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[3]~3_combout  ) ) # ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & !\immMux|mux_out[3]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~13 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~13 .lut_mask = 64'hF000F000FF00FF00;
defparam \ALUcntl|mux_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N42
cyclonev_lcell_comb \ALUcntl|mux_out[14]~38 (
// Equation(s):
// \ALUcntl|mux_out[14]~38_combout  = ( \ALUcntl|mux_out[13]~13_combout  & ( \logicBox|ShiftLeft0~12_combout  & ( (!\ALUcntl|mux_out[13]~14_combout  & ((\muxSrc|Mux2~4_combout ))) # (\ALUcntl|mux_out[13]~14_combout  & (\muxSrc|Mux4~4_combout )) ) ) ) # ( 
// !\ALUcntl|mux_out[13]~13_combout  & ( \logicBox|ShiftLeft0~12_combout  & ( (!\ALUcntl|mux_out[13]~14_combout ) # (\muxSrc|Mux3~4_combout ) ) ) ) # ( \ALUcntl|mux_out[13]~13_combout  & ( !\logicBox|ShiftLeft0~12_combout  & ( 
// (!\ALUcntl|mux_out[13]~14_combout  & ((\muxSrc|Mux2~4_combout ))) # (\ALUcntl|mux_out[13]~14_combout  & (\muxSrc|Mux4~4_combout )) ) ) ) # ( !\ALUcntl|mux_out[13]~13_combout  & ( !\logicBox|ShiftLeft0~12_combout  & ( (\ALUcntl|mux_out[13]~14_combout  & 
// \muxSrc|Mux3~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(!\ALUcntl|mux_out[13]~14_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(!\ALUcntl|mux_out[13]~13_combout ),
	.dataf(!\logicBox|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~38 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~38 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \ALUcntl|mux_out[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N24
cyclonev_lcell_comb \ALUcntl|mux_out[13]~9 (
// Equation(s):
// \ALUcntl|mux_out[13]~9_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|ImmOut [5]) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|ImmOut [6] & 
// (!\Instr_Reg|ImmOut [4] $ (\Instr_Reg|ImmOut [5]))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|ShiftRight1~0_combout  & ( \Instr_Reg|ImmOut [6] ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|ShiftRight1~0_combout  & ( (\Instr_Reg|ImmOut [6] & 
// (!\Instr_Reg|ImmOut [4] $ (\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~9 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~9 .lut_mask = 64'h44115555441155FF;
defparam \ALUcntl|mux_out[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N39
cyclonev_lcell_comb \ALUcntl|mux_out[14]~33 (
// Equation(s):
// \ALUcntl|mux_out[14]~33_combout  = ( \immMux|mux_out[14]~11_combout  & ( !\Instr_Reg|ImmOut [5] $ (((!\Instr_Reg|ImmOut [4]) # (!\muxSrc|Mux1~4_combout ))) ) ) # ( !\immMux|mux_out[14]~11_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux1~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~33 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~33 .lut_mask = 64'h000F000F0F3C0F3C;
defparam \ALUcntl|mux_out[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N54
cyclonev_lcell_comb \ALUcntl|mux_out[14]~34 (
// Equation(s):
// \ALUcntl|mux_out[14]~34_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|ShiftRight3~2_combout  & ( ((\ALUcntl|mux_out[14]~32_combout  & !\logicBox|ShiftRight1~0_combout )) # (\Instr_Reg|ImmOut [5]) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( 
// \logicBox|ShiftRight3~2_combout  & ( \ALUcntl|mux_out[14]~33_combout  ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|ShiftRight3~2_combout  & ( (\ALUcntl|mux_out[14]~32_combout  & (!\Instr_Reg|ImmOut [5] & !\logicBox|ShiftRight1~0_combout )) ) ) ) # ( 
// !\Instr_Reg|Opcode [7] & ( !\logicBox|ShiftRight3~2_combout  & ( \ALUcntl|mux_out[14]~33_combout  ) ) )

	.dataa(!\ALUcntl|mux_out[14]~32_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|ShiftRight1~0_combout ),
	.datad(!\ALUcntl|mux_out[14]~33_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|ShiftRight3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~34 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~34 .lut_mask = 64'h00FF404000FF7373;
defparam \ALUcntl|mux_out[14]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N48
cyclonev_lcell_comb \ALUcntl|mux_out[13]~7 (
// Equation(s):
// \ALUcntl|mux_out[13]~7_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (!\ALUcntl|mux_out[13]~6_combout  & ((!\ALUcntl|mux_out[13]~5_combout ) # (\ALUcntl|mux_out[13]~4_combout ))) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( 
// \logicBox|ShiftRight0~6_combout  & ( (!\ALUcntl|mux_out[13]~6_combout  & ((!\ALUcntl|mux_out[13]~5_combout ) # ((\ALUcntl|mux_out[13]~4_combout  & \logicBox|Add11~1_sumout )))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( 
// (!\ALUcntl|mux_out[13]~6_combout  & ((!\ALUcntl|mux_out[13]~5_combout ) # (\ALUcntl|mux_out[13]~4_combout ))) ) ) ) # ( !\logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (!\ALUcntl|mux_out[13]~6_combout  & 
// ((!\ALUcntl|mux_out[13]~5_combout ) # (\ALUcntl|mux_out[13]~4_combout ))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~6_combout ),
	.datab(!\ALUcntl|mux_out[13]~4_combout ),
	.datac(!\ALUcntl|mux_out[13]~5_combout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~7 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~7 .lut_mask = 64'hA2A2A2A2A0A2A2A2;
defparam \ALUcntl|mux_out[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \ALUcntl|mux_out[14]~36 (
// Equation(s):
// \ALUcntl|mux_out[14]~36_combout  = ( \ALUcntl|mux_out[14]~35_combout  & ( \logicBox|Add2~9_sumout  & ( (!\ALUcntl|mux_out[13]~7_combout  & (((!\Instr_Reg|ImmOut [5]) # (\Instr_Reg|ImmOut [4])) # (\logicBox|ShiftRight2~2_combout ))) ) ) ) # ( 
// !\ALUcntl|mux_out[14]~35_combout  & ( \logicBox|Add2~9_sumout  & ( (!\ALUcntl|mux_out[13]~7_combout  & (((\logicBox|ShiftRight2~2_combout  & \Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [4]))) ) ) ) # ( \ALUcntl|mux_out[14]~35_combout  & ( 
// !\logicBox|Add2~9_sumout  & ( (!\ALUcntl|mux_out[13]~7_combout  & (!\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [5]) # (\logicBox|ShiftRight2~2_combout )))) ) ) ) # ( !\ALUcntl|mux_out[14]~35_combout  & ( !\logicBox|Add2~9_sumout  & ( 
// (\logicBox|ShiftRight2~2_combout  & (\Instr_Reg|ImmOut [5] & (!\ALUcntl|mux_out[13]~7_combout  & !\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\logicBox|ShiftRight2~2_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\ALUcntl|mux_out[13]~7_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\ALUcntl|mux_out[14]~35_combout ),
	.dataf(!\logicBox|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~36 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~36 .lut_mask = 64'h1000D00010F0D0F0;
defparam \ALUcntl|mux_out[14]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N21
cyclonev_lcell_comb \ALUcntl|mux_out[13]~10 (
// Equation(s):
// \ALUcntl|mux_out[13]~10_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & \immMux|mux_out[15]~5_combout )) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~10 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~10 .lut_mask = 64'h00000000000A000A;
defparam \ALUcntl|mux_out[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N54
cyclonev_lcell_comb \ALUcntl|mux_out[13]~11 (
// Equation(s):
// \ALUcntl|mux_out[13]~11_combout  = ( \ALUcntl|mux_out[13]~10_combout  & ( \logicBox|ShiftRight0~3_combout  & ( (!\logicBox|Add11~9_sumout  & (\Instr_Reg|ImmOut [6] & (!\logicBox|Add11~1_sumout  & \logicBox|ShiftRight0~0_combout ))) ) ) ) # ( 
// !\ALUcntl|mux_out[13]~10_combout  & ( \logicBox|ShiftRight0~3_combout  & ( \Instr_Reg|ImmOut [6] ) ) ) # ( !\ALUcntl|mux_out[13]~10_combout  & ( !\logicBox|ShiftRight0~3_combout  & ( \Instr_Reg|ImmOut [6] ) ) )

	.dataa(!\logicBox|Add11~9_sumout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|ShiftRight0~0_combout ),
	.datae(!\ALUcntl|mux_out[13]~10_combout ),
	.dataf(!\logicBox|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~11 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~11 .lut_mask = 64'h3333000033330020;
defparam \ALUcntl|mux_out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N24
cyclonev_lcell_comb \ALUcntl|mux_out[14]~37 (
// Equation(s):
// \ALUcntl|mux_out[14]~37_combout  = ( \ALUcntl|mux_out[14]~36_combout  & ( \ALUcntl|mux_out[13]~11_combout  & ( (\logicBox|Add1~9_sumout ) # (\ALUcntl|mux_out[13]~9_combout ) ) ) ) # ( !\ALUcntl|mux_out[14]~36_combout  & ( \ALUcntl|mux_out[13]~11_combout  
// & ( (!\ALUcntl|mux_out[13]~9_combout  & \logicBox|Add1~9_sumout ) ) ) ) # ( \ALUcntl|mux_out[14]~36_combout  & ( !\ALUcntl|mux_out[13]~11_combout  & ( (!\ALUcntl|mux_out[13]~9_combout  & ((\ALUcntl|mux_out[14]~34_combout ))) # 
// (\ALUcntl|mux_out[13]~9_combout  & (\muxSrc|Mux0~4_combout )) ) ) ) # ( !\ALUcntl|mux_out[14]~36_combout  & ( !\ALUcntl|mux_out[13]~11_combout  & ( (!\ALUcntl|mux_out[13]~9_combout  & ((\ALUcntl|mux_out[14]~34_combout ))) # (\ALUcntl|mux_out[13]~9_combout 
//  & (\muxSrc|Mux0~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\ALUcntl|mux_out[13]~9_combout ),
	.datac(!\ALUcntl|mux_out[14]~34_combout ),
	.datad(!\logicBox|Add1~9_sumout ),
	.datae(!\ALUcntl|mux_out[14]~36_combout ),
	.dataf(!\ALUcntl|mux_out[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~37 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~37 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ALUcntl|mux_out[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N0
cyclonev_lcell_comb \ALUcntl|mux_out[14]~39 (
// Equation(s):
// \ALUcntl|mux_out[14]~39_combout  = ( \ALUcntl|mux_out[14]~38_combout  & ( \ALUcntl|mux_out[14]~37_combout  & ( (!\ALUcntl|mux_out[13]~17_combout ) # ((!\ALUcntl|mux_out[13]~18_combout  & ((\logicBox|ShiftLeft0~11_combout ))) # 
// (\ALUcntl|mux_out[13]~18_combout  & (\logicBox|ShiftLeft0~13_combout ))) ) ) ) # ( !\ALUcntl|mux_out[14]~38_combout  & ( \ALUcntl|mux_out[14]~37_combout  & ( (!\ALUcntl|mux_out[13]~17_combout  & (((!\ALUcntl|mux_out[13]~18_combout )))) # 
// (\ALUcntl|mux_out[13]~17_combout  & ((!\ALUcntl|mux_out[13]~18_combout  & ((\logicBox|ShiftLeft0~11_combout ))) # (\ALUcntl|mux_out[13]~18_combout  & (\logicBox|ShiftLeft0~13_combout )))) ) ) ) # ( \ALUcntl|mux_out[14]~38_combout  & ( 
// !\ALUcntl|mux_out[14]~37_combout  & ( (!\ALUcntl|mux_out[13]~17_combout  & (((\ALUcntl|mux_out[13]~18_combout )))) # (\ALUcntl|mux_out[13]~17_combout  & ((!\ALUcntl|mux_out[13]~18_combout  & ((\logicBox|ShiftLeft0~11_combout ))) # 
// (\ALUcntl|mux_out[13]~18_combout  & (\logicBox|ShiftLeft0~13_combout )))) ) ) ) # ( !\ALUcntl|mux_out[14]~38_combout  & ( !\ALUcntl|mux_out[14]~37_combout  & ( (\ALUcntl|mux_out[13]~17_combout  & ((!\ALUcntl|mux_out[13]~18_combout  & 
// ((\logicBox|ShiftLeft0~11_combout ))) # (\ALUcntl|mux_out[13]~18_combout  & (\logicBox|ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~17_combout ),
	.datab(!\logicBox|ShiftLeft0~13_combout ),
	.datac(!\logicBox|ShiftLeft0~11_combout ),
	.datad(!\ALUcntl|mux_out[13]~18_combout ),
	.datae(!\ALUcntl|mux_out[14]~38_combout ),
	.dataf(!\ALUcntl|mux_out[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~39 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~39 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ALUcntl|mux_out[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N6
cyclonev_lcell_comb \ALUcntl|mux_out[14]~40 (
// Equation(s):
// \ALUcntl|mux_out[14]~40_combout  = ( \ALUcntl|mux_out[14]~39_combout  & ( \logicBox|Add8~9_sumout  & ( ((\ALUcntl|mux_out[13]~20_combout  & \logicBox|Add5~9_sumout )) # (\ALUcntl|mux_out[13]~21_combout ) ) ) ) # ( !\ALUcntl|mux_out[14]~39_combout  & ( 
// \logicBox|Add8~9_sumout  & ( (!\ALUcntl|mux_out[13]~21_combout  & (\ALUcntl|mux_out[13]~20_combout  & \logicBox|Add5~9_sumout )) # (\ALUcntl|mux_out[13]~21_combout  & (!\ALUcntl|mux_out[13]~20_combout )) ) ) ) # ( \ALUcntl|mux_out[14]~39_combout  & ( 
// !\logicBox|Add8~9_sumout  & ( (\ALUcntl|mux_out[13]~20_combout  & ((\logicBox|Add5~9_sumout ) # (\ALUcntl|mux_out[13]~21_combout ))) ) ) ) # ( !\ALUcntl|mux_out[14]~39_combout  & ( !\logicBox|Add8~9_sumout  & ( (!\ALUcntl|mux_out[13]~21_combout  & 
// (\ALUcntl|mux_out[13]~20_combout  & \logicBox|Add5~9_sumout )) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~21_combout ),
	.datab(!\ALUcntl|mux_out[13]~20_combout ),
	.datac(!\logicBox|Add5~9_sumout ),
	.datad(gnd),
	.datae(!\ALUcntl|mux_out[14]~39_combout ),
	.dataf(!\logicBox|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~40 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~40 .lut_mask = 64'h0202131346465757;
defparam \ALUcntl|mux_out[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N18
cyclonev_lcell_comb \ALUcntl|mux_out[14]~42 (
// Equation(s):
// \ALUcntl|mux_out[14]~42_combout  = ( \logicBox|Add10~9_sumout  & ( \ALUcntl|mux_out[14]~40_combout  & ( ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[14]~31_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[14]~41_combout )))) # 
// (\ALUcntl|mux_out[13]~25_combout ) ) ) ) # ( !\logicBox|Add10~9_sumout  & ( \ALUcntl|mux_out[14]~40_combout  & ( (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[14]~31_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\ALUcntl|mux_out[14]~41_combout ))))) # (\ALUcntl|mux_out[13]~25_combout  & (((!\Instr_Reg|Opcode [5])))) ) ) ) # ( \logicBox|Add10~9_sumout  & ( !\ALUcntl|mux_out[14]~40_combout  & ( (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & 
// (\ALUcntl|mux_out[14]~31_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[14]~41_combout ))))) # (\ALUcntl|mux_out[13]~25_combout  & (((\Instr_Reg|Opcode [5])))) ) ) ) # ( !\logicBox|Add10~9_sumout  & ( !\ALUcntl|mux_out[14]~40_combout  & ( 
// (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[14]~31_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[14]~41_combout ))))) ) ) )

	.dataa(!\ALUcntl|mux_out[14]~31_combout ),
	.datab(!\ALUcntl|mux_out[13]~25_combout ),
	.datac(!\ALUcntl|mux_out[14]~41_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Add10~9_sumout ),
	.dataf(!\ALUcntl|mux_out[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~42 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~42 .lut_mask = 64'h440C443F770C773F;
defparam \ALUcntl|mux_out[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N12
cyclonev_lcell_comb \ALUcntl|mux_out[14]~43 (
// Equation(s):
// \ALUcntl|mux_out[14]~43_combout  = ( \muxSrc|Mux1~4_combout  & ( \ALUcntl|mux_out[14]~42_combout  & ( (!\test|state_counter.0101~q ) # (\memory|ram~2_combout ) ) ) ) # ( !\muxSrc|Mux1~4_combout  & ( \ALUcntl|mux_out[14]~42_combout  & ( 
// (!\test|state_counter.0101~q  & ((!\ALUcntl|mux_out[13]~29_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~2_combout )) ) ) ) # ( \muxSrc|Mux1~4_combout  & ( !\ALUcntl|mux_out[14]~42_combout  & ( (!\test|state_counter.0101~q  & 
// ((\ALUcntl|mux_out[13]~29_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~2_combout )) ) ) ) # ( !\muxSrc|Mux1~4_combout  & ( !\ALUcntl|mux_out[14]~42_combout  & ( (\test|state_counter.0101~q  & \memory|ram~2_combout ) ) ) )

	.dataa(!\test|state_counter.0101~q ),
	.datab(!\memory|ram~2_combout ),
	.datac(!\ALUcntl|mux_out[13]~29_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux1~4_combout ),
	.dataf(!\ALUcntl|mux_out[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[14]~43 .extended_lut = "off";
defparam \ALUcntl|mux_out[14]~43 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \ALUcntl|mux_out[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N23
dffeas \registers|r[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[14]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][14] .is_wysiwyg = "true";
defparam \registers|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N33
cyclonev_lcell_comb \muxSrc|Mux1~0 (
// Equation(s):
// \muxSrc|Mux1~0_combout  = ( \Instr_Reg|RsrcOut [0] & ( \registers|r[1][14]~q  & ( (!\Instr_Reg|RsrcOut [1]) # (\registers|r[3][14]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[1][14]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[0][14]~q )) # 
// (\Instr_Reg|RsrcOut [1] & ((\registers|r[2][14]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\registers|r[1][14]~q  & ( (\Instr_Reg|RsrcOut [1] & \registers|r[3][14]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\registers|r[1][14]~q  & ( (!\Instr_Reg|RsrcOut 
// [1] & (\registers|r[0][14]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[2][14]~q ))) ) ) )

	.dataa(!\registers|r[0][14]~q ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\registers|r[3][14]~q ),
	.datad(!\registers|r[2][14]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\registers|r[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~0 .extended_lut = "off";
defparam \muxSrc|Mux1~0 .lut_mask = 64'h447703034477CFCF;
defparam \muxSrc|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N45
cyclonev_lcell_comb \muxSrc|Mux1~2 (
// Equation(s):
// \muxSrc|Mux1~2_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[11][14]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[9][14]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] 
// & ( \registers|r[10][14]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[8][14]~q  ) ) )

	.dataa(!\registers|r[8][14]~q ),
	.datab(!\registers|r[10][14]~q ),
	.datac(!\registers|r[9][14]~q ),
	.datad(!\registers|r[11][14]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~2 .extended_lut = "off";
defparam \muxSrc|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \muxSrc|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N21
cyclonev_lcell_comb \muxSrc|Mux1~1 (
// Equation(s):
// \muxSrc|Mux1~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[5][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][14]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][14]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[5][14]~q  & ( 
// (\Instr_Reg|RsrcOut [0]) # (\registers|r[4][14]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[5][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][14]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][14]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [1] & ( !\registers|r[5][14]~q  & ( (\registers|r[4][14]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[4][14]~q ),
	.datab(!\registers|r[7][14]~q ),
	.datac(!\registers|r[6][14]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~1 .extended_lut = "off";
defparam \muxSrc|Mux1~1 .lut_mask = 64'h55000F3355FF0F33;
defparam \muxSrc|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N51
cyclonev_lcell_comb \muxSrc|Mux1~3 (
// Equation(s):
// \muxSrc|Mux1~3_combout  = ( \registers|r[13][14]~q  & ( \Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1]) # (\registers|r[15][14]~q ) ) ) ) # ( !\registers|r[13][14]~q  & ( \Instr_Reg|RsrcOut [0] & ( (\Instr_Reg|RsrcOut [1] & \registers|r[15][14]~q ) ) 
// ) ) # ( \registers|r[13][14]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & ((\registers|r[12][14]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[14][14]~q )) ) ) ) # ( !\registers|r[13][14]~q  & ( !\Instr_Reg|RsrcOut [0] & ( 
// (!\Instr_Reg|RsrcOut [1] & ((\registers|r[12][14]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[14][14]~q )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\registers|r[15][14]~q ),
	.datac(!\registers|r[14][14]~q ),
	.datad(!\registers|r[12][14]~q ),
	.datae(!\registers|r[13][14]~q ),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~3 .extended_lut = "off";
defparam \muxSrc|Mux1~3 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \muxSrc|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N51
cyclonev_lcell_comb \muxSrc|Mux1~4 (
// Equation(s):
// \muxSrc|Mux1~4_combout  = ( \muxSrc|Mux1~1_combout  & ( \muxSrc|Mux1~3_combout  & ( ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux1~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux1~2_combout )))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux1~1_combout  & ( \muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux1~0_combout  & ((!\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux1~2_combout )))) ) ) ) # ( 
// \muxSrc|Mux1~1_combout  & ( !\muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\muxSrc|Mux1~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (((\muxSrc|Mux1~2_combout  & !\Instr_Reg|RsrcOut [2])))) ) ) ) # ( 
// !\muxSrc|Mux1~1_combout  & ( !\muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux1~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux1~2_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux1~0_combout ),
	.datab(!\Instr_Reg|RsrcOut [3]),
	.datac(!\muxSrc|Mux1~2_combout ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\muxSrc|Mux1~1_combout ),
	.dataf(!\muxSrc|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~4 .extended_lut = "off";
defparam \muxSrc|Mux1~4 .lut_mask = 64'h470047CC473347FF;
defparam \muxSrc|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N22
dffeas \memory|ram_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N34
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N27
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [1]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout 
// )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000001D7";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  
// & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1]))) 
// # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout 
// )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N54
cyclonev_lcell_comb \memory|ram~2 (
// Equation(s):
// \memory|ram~2_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [15])))) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout  & ( 
// (!\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [15])))) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0_bypass [15]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~2 .extended_lut = "off";
defparam \memory|ram~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \memory|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N8
dffeas \Instr_Reg|Opcode[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[6] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N57
cyclonev_lcell_comb \logicBox|C~18 (
// Equation(s):
// \logicBox|C~18_combout  = ( \immMux|mux_out[15]~5_combout  & ( !\muxSrc|Mux0~4_combout  ) ) # ( !\immMux|mux_out[15]~5_combout  & ( \muxSrc|Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~18 .extended_lut = "off";
defparam \logicBox|C~18 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \logicBox|C~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N21
cyclonev_lcell_comb \logicBox|C~19 (
// Equation(s):
// \logicBox|C~19_combout  = ( \immMux|mux_out[13]~6_combout  & ( !\muxSrc|Mux2~4_combout  ) ) # ( !\immMux|mux_out[13]~6_combout  & ( \muxSrc|Mux2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~19 .extended_lut = "off";
defparam \logicBox|C~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \logicBox|C~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N39
cyclonev_lcell_comb \logicBox|Equal0~5 (
// Equation(s):
// \logicBox|Equal0~5_combout  = ( \immMux|mux_out[14]~11_combout  & ( (\muxSrc|Mux1~4_combout  & !\logicBox|C~19_combout ) ) ) # ( !\immMux|mux_out[14]~11_combout  & ( (!\muxSrc|Mux1~4_combout  & !\logicBox|C~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|C~19_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~5 .extended_lut = "off";
defparam \logicBox|Equal0~5 .lut_mask = 64'hF000F0000F000F00;
defparam \logicBox|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N3
cyclonev_lcell_comb \logicBox|Equal0~3 (
// Equation(s):
// \logicBox|Equal0~3_combout  = ( !\muxSrc|Mux8~4_combout  & ( \immMux|mux_out[7]~10_combout  & ( !\muxSrc|Mux15~4_combout  $ (\immMux|mux_out[0]~1_combout ) ) ) ) # ( \muxSrc|Mux8~4_combout  & ( !\immMux|mux_out[7]~10_combout  & ( !\muxSrc|Mux15~4_combout  
// $ (\immMux|mux_out[0]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux15~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux8~4_combout ),
	.dataf(!\immMux|mux_out[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~3 .extended_lut = "off";
defparam \logicBox|Equal0~3 .lut_mask = 64'h0000C3C3C3C30000;
defparam \logicBox|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N45
cyclonev_lcell_comb \logicBox|Equal0~1 (
// Equation(s):
// \logicBox|Equal0~1_combout  = ( \immMux|mux_out[2]~4_combout  & ( (\muxSrc|Mux13~4_combout  & (!\immMux|mux_out[1]~2_combout  $ (\muxSrc|Mux14~4_combout ))) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout  & 
// (!\immMux|mux_out[1]~2_combout  $ (\muxSrc|Mux14~4_combout ))) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~1 .extended_lut = "off";
defparam \logicBox|Equal0~1 .lut_mask = 64'hA500A50000A500A5;
defparam \logicBox|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N42
cyclonev_lcell_comb \logicBox|Equal0~2 (
// Equation(s):
// \logicBox|Equal0~2_combout  = ( \muxSrc|Mux11~4_combout  & ( (\logicBox|Equal0~1_combout  & (!\logicBox|C~16_combout  & \immMux|mux_out[4]~9_combout )) ) ) # ( !\muxSrc|Mux11~4_combout  & ( (\logicBox|Equal0~1_combout  & (!\logicBox|C~16_combout  & 
// !\immMux|mux_out[4]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|Equal0~1_combout ),
	.datac(!\logicBox|C~16_combout ),
	.datad(!\immMux|mux_out[4]~9_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~2 .extended_lut = "off";
defparam \logicBox|Equal0~2 .lut_mask = 64'h3000300000300030;
defparam \logicBox|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N6
cyclonev_lcell_comb \logicBox|Equal0~4 (
// Equation(s):
// \logicBox|Equal0~4_combout  = ( \muxSrc|Mux10~4_combout  & ( \immMux|mux_out[6]~7_combout  & ( (\logicBox|Equal0~3_combout  & (\immMux|mux_out[5]~8_combout  & (\muxSrc|Mux9~4_combout  & \logicBox|Equal0~2_combout ))) ) ) ) # ( !\muxSrc|Mux10~4_combout  & 
// ( \immMux|mux_out[6]~7_combout  & ( (\logicBox|Equal0~3_combout  & (!\immMux|mux_out[5]~8_combout  & (\muxSrc|Mux9~4_combout  & \logicBox|Equal0~2_combout ))) ) ) ) # ( \muxSrc|Mux10~4_combout  & ( !\immMux|mux_out[6]~7_combout  & ( 
// (\logicBox|Equal0~3_combout  & (\immMux|mux_out[5]~8_combout  & (!\muxSrc|Mux9~4_combout  & \logicBox|Equal0~2_combout ))) ) ) ) # ( !\muxSrc|Mux10~4_combout  & ( !\immMux|mux_out[6]~7_combout  & ( (\logicBox|Equal0~3_combout  & 
// (!\immMux|mux_out[5]~8_combout  & (!\muxSrc|Mux9~4_combout  & \logicBox|Equal0~2_combout ))) ) ) )

	.dataa(!\logicBox|Equal0~3_combout ),
	.datab(!\immMux|mux_out[5]~8_combout ),
	.datac(!\muxSrc|Mux9~4_combout ),
	.datad(!\logicBox|Equal0~2_combout ),
	.datae(!\muxSrc|Mux10~4_combout ),
	.dataf(!\immMux|mux_out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~4 .extended_lut = "off";
defparam \logicBox|Equal0~4 .lut_mask = 64'h0040001000040001;
defparam \logicBox|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N36
cyclonev_lcell_comb \immMux|mux_out[10]~14 (
// Equation(s):
// \immMux|mux_out[10]~14_combout  = ( \test|always1~0_combout  & ( (\muxDst|Mux5~4_combout  & !\test|state_counter.0010~q ) ) ) # ( !\test|always1~0_combout  & ( \muxDst|Mux5~4_combout  ) )

	.dataa(gnd),
	.datab(!\muxDst|Mux5~4_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[10]~14 .extended_lut = "off";
defparam \immMux|mux_out[10]~14 .lut_mask = 64'h3333333330303030;
defparam \immMux|mux_out[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N9
cyclonev_lcell_comb \logicBox|Equal0~6 (
// Equation(s):
// \logicBox|Equal0~6_combout  = ( \immMux|mux_out[9]~13_combout  & ( \immMux|mux_out[10]~14_combout  & ( (\muxSrc|Mux6~4_combout  & \muxSrc|Mux5~4_combout ) ) ) ) # ( !\immMux|mux_out[9]~13_combout  & ( \immMux|mux_out[10]~14_combout  & ( 
// (!\muxSrc|Mux6~4_combout  & \muxSrc|Mux5~4_combout ) ) ) ) # ( \immMux|mux_out[9]~13_combout  & ( !\immMux|mux_out[10]~14_combout  & ( (\muxSrc|Mux6~4_combout  & !\muxSrc|Mux5~4_combout ) ) ) ) # ( !\immMux|mux_out[9]~13_combout  & ( 
// !\immMux|mux_out[10]~14_combout  & ( (!\muxSrc|Mux6~4_combout  & !\muxSrc|Mux5~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(!\immMux|mux_out[9]~13_combout ),
	.dataf(!\immMux|mux_out[10]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~6 .extended_lut = "off";
defparam \logicBox|Equal0~6 .lut_mask = 64'hAA00550000AA0055;
defparam \logicBox|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N42
cyclonev_lcell_comb \logicBox|Equal0~7 (
// Equation(s):
// \logicBox|Equal0~7_combout  = ( \immMux|mux_out[12]~0_combout  & ( \immMux|mux_out[11]~15_combout  & ( (\muxSrc|Mux3~4_combout  & (\muxSrc|Mux4~4_combout  & \logicBox|Equal0~6_combout )) ) ) ) # ( !\immMux|mux_out[12]~0_combout  & ( 
// \immMux|mux_out[11]~15_combout  & ( (!\muxSrc|Mux3~4_combout  & (\muxSrc|Mux4~4_combout  & \logicBox|Equal0~6_combout )) ) ) ) # ( \immMux|mux_out[12]~0_combout  & ( !\immMux|mux_out[11]~15_combout  & ( (\muxSrc|Mux3~4_combout  & (!\muxSrc|Mux4~4_combout  
// & \logicBox|Equal0~6_combout )) ) ) ) # ( !\immMux|mux_out[12]~0_combout  & ( !\immMux|mux_out[11]~15_combout  & ( (!\muxSrc|Mux3~4_combout  & (!\muxSrc|Mux4~4_combout  & \logicBox|Equal0~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\logicBox|Equal0~6_combout ),
	.datae(!\immMux|mux_out[12]~0_combout ),
	.dataf(!\immMux|mux_out[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~7 .extended_lut = "off";
defparam \logicBox|Equal0~7 .lut_mask = 64'h00C00030000C0003;
defparam \logicBox|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N12
cyclonev_lcell_comb \logicBox|Equal0~8 (
// Equation(s):
// \logicBox|Equal0~8_combout  = ( \logicBox|Equal0~7_combout  & ( (!\logicBox|Equal0~0_combout  & (!\logicBox|C~18_combout  & (\logicBox|Equal0~5_combout  & \logicBox|Equal0~4_combout ))) ) )

	.dataa(!\logicBox|Equal0~0_combout ),
	.datab(!\logicBox|C~18_combout ),
	.datac(!\logicBox|Equal0~5_combout ),
	.datad(!\logicBox|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~8 .extended_lut = "off";
defparam \logicBox|Equal0~8 .lut_mask = 64'h0000000000080008;
defparam \logicBox|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N33
cyclonev_lcell_comb \logicBox|Selector19~12 (
// Equation(s):
// \logicBox|Selector19~12_combout  = ( \logicBox|Equal0~8_combout  & ( \Instr_Reg|Opcode [5] ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~12 .extended_lut = "off";
defparam \logicBox|Selector19~12 .lut_mask = 64'h0000000055555555;
defparam \logicBox|Selector19~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N12
cyclonev_lcell_comb \logicBox|Selector19~0 (
// Equation(s):
// \logicBox|Selector19~0_combout  = ( \immMux|mux_out[1]~2_combout  & ( ((\immMux|mux_out[0]~1_combout  & \muxSrc|Mux15~4_combout )) # (\muxSrc|Mux14~4_combout ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( (\immMux|mux_out[0]~1_combout  & 
// \muxSrc|Mux15~4_combout ) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\muxSrc|Mux14~4_combout ),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~0 .extended_lut = "off";
defparam \logicBox|Selector19~0 .lut_mask = 64'h0505050537373737;
defparam \logicBox|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N6
cyclonev_lcell_comb \logicBox|Selector19~1 (
// Equation(s):
// \logicBox|Selector19~1_combout  = ( \immMux|mux_out[3]~3_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\logicBox|Selector19~0_combout  & (!\muxSrc|Mux13~4_combout  & !\muxSrc|Mux12~4_combout )) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// \immMux|mux_out[2]~4_combout  & ( (!\logicBox|Selector19~0_combout  & !\muxSrc|Mux13~4_combout ) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\immMux|mux_out[2]~4_combout  & ( (!\logicBox|Selector19~0_combout  & !\muxSrc|Mux12~4_combout ) ) ) ) # ( 
// !\immMux|mux_out[3]~3_combout  & ( !\immMux|mux_out[2]~4_combout  & ( !\logicBox|Selector19~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\logicBox|Selector19~0_combout ),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~1 .extended_lut = "off";
defparam \logicBox|Selector19~1 .lut_mask = 64'hCCCCCC00C0C0C000;
defparam \logicBox|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N3
cyclonev_lcell_comb \logicBox|Selector19~2 (
// Equation(s):
// \logicBox|Selector19~2_combout  = ( \immMux|mux_out[4]~9_combout  & ( \immMux|mux_out[5]~8_combout  & ( (!\muxSrc|Mux11~4_combout  & (\logicBox|Selector19~1_combout  & !\muxSrc|Mux10~4_combout )) ) ) ) # ( !\immMux|mux_out[4]~9_combout  & ( 
// \immMux|mux_out[5]~8_combout  & ( (\logicBox|Selector19~1_combout  & !\muxSrc|Mux10~4_combout ) ) ) ) # ( \immMux|mux_out[4]~9_combout  & ( !\immMux|mux_out[5]~8_combout  & ( (!\muxSrc|Mux11~4_combout  & \logicBox|Selector19~1_combout ) ) ) ) # ( 
// !\immMux|mux_out[4]~9_combout  & ( !\immMux|mux_out[5]~8_combout  & ( \logicBox|Selector19~1_combout  ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\logicBox|Selector19~1_combout ),
	.datac(!\muxSrc|Mux10~4_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[4]~9_combout ),
	.dataf(!\immMux|mux_out[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~2 .extended_lut = "off";
defparam \logicBox|Selector19~2 .lut_mask = 64'h3333222230302020;
defparam \logicBox|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N54
cyclonev_lcell_comb \logicBox|Selector19~3 (
// Equation(s):
// \logicBox|Selector19~3_combout  = ( \logicBox|Selector19~2_combout  & ( (!\immMux|mux_out[7]~10_combout  & (!\muxSrc|Mux8~4_combout  & ((!\immMux|mux_out[6]~7_combout ) # (!\muxSrc|Mux9~4_combout )))) # (\immMux|mux_out[7]~10_combout  & 
// (((!\immMux|mux_out[6]~7_combout ) # (!\muxSrc|Mux9~4_combout )))) ) )

	.dataa(!\immMux|mux_out[7]~10_combout ),
	.datab(!\muxSrc|Mux8~4_combout ),
	.datac(!\immMux|mux_out[6]~7_combout ),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~3 .extended_lut = "off";
defparam \logicBox|Selector19~3 .lut_mask = 64'h00000000DDD0DDD0;
defparam \logicBox|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N30
cyclonev_lcell_comb \logicBox|Selector19~11 (
// Equation(s):
// \logicBox|Selector19~11_combout  = (!\Instr_Reg|Opcode [5] & \logicBox|Selector19~3_combout )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(!\logicBox|Selector19~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~11 .extended_lut = "off";
defparam \logicBox|Selector19~11 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \logicBox|Selector19~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N0
cyclonev_lcell_comb \logicBox|Selector19~13 (
// Equation(s):
// \logicBox|Selector19~13_combout  = ( !\muxSrc|Mux5~4_combout  & ( \immMux|mux_out[7]~10_combout  & ( (!\muxSrc|Mux6~4_combout  & (!\muxSrc|Mux7~4_combout  & !\muxSrc|Mux4~4_combout )) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[7]~10_combout  & 
// ( (\muxSrc|Mux6~4_combout  & (\muxSrc|Mux7~4_combout  & \muxSrc|Mux4~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\immMux|mux_out[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~13 .extended_lut = "off";
defparam \logicBox|Selector19~13 .lut_mask = 64'h00000005A0000000;
defparam \logicBox|Selector19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N33
cyclonev_lcell_comb \logicBox|Selector19~14 (
// Equation(s):
// \logicBox|Selector19~14_combout  = ( \logicBox|Selector19~13_combout  & ( \immMux|mux_out[7]~10_combout  & ( (!\muxSrc|Mux2~4_combout  & (!\muxSrc|Mux1~4_combout  & !\muxSrc|Mux3~4_combout )) ) ) ) # ( \logicBox|Selector19~13_combout  & ( 
// !\immMux|mux_out[7]~10_combout  & ( (\muxSrc|Mux2~4_combout  & (\muxSrc|Mux1~4_combout  & \muxSrc|Mux3~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(gnd),
	.datae(!\logicBox|Selector19~13_combout ),
	.dataf(!\immMux|mux_out[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~14 .extended_lut = "off";
defparam \logicBox|Selector19~14 .lut_mask = 64'h0000010100008080;
defparam \logicBox|Selector19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N39
cyclonev_lcell_comb \logicBox|Selector19~15 (
// Equation(s):
// \logicBox|Selector19~15_combout  = ( \logicBox|Selector19~14_combout  & ( \logicBox|Equal0~8_combout  & ( (!\Instr_Reg|Opcode [5]) # ((\logicBox|Equal0~4_combout  & (!\immMux|mux_out[7]~10_combout  $ (!\muxSrc|Mux0~4_combout )))) ) ) ) # ( 
// !\logicBox|Selector19~14_combout  & ( \logicBox|Equal0~8_combout  & ( !\Instr_Reg|Opcode [5] ) ) ) # ( \logicBox|Selector19~14_combout  & ( !\logicBox|Equal0~8_combout  & ( (\Instr_Reg|Opcode [5] & (\logicBox|Equal0~4_combout  & 
// (!\immMux|mux_out[7]~10_combout  $ (!\muxSrc|Mux0~4_combout )))) ) ) )

	.dataa(!\immMux|mux_out[7]~10_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|Equal0~4_combout ),
	.datae(!\logicBox|Selector19~14_combout ),
	.dataf(!\logicBox|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~15 .extended_lut = "off";
defparam \logicBox|Selector19~15 .lut_mask = 64'h00000006F0F0F0F6;
defparam \logicBox|Selector19~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N3
cyclonev_lcell_comb \logicBox|Selector19~6 (
// Equation(s):
// \logicBox|Selector19~6_combout  = ( !\logicBox|C~17_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & !\Instr_Reg|ImmOut [5])) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|C~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~6 .extended_lut = "off";
defparam \logicBox|Selector19~6 .lut_mask = 64'h0A000A0000000000;
defparam \logicBox|Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N42
cyclonev_lcell_comb \logicBox|Selector19~7 (
// Equation(s):
// \logicBox|Selector19~7_combout  = ( \immMux|mux_out[10]~14_combout  & ( \immMux|mux_out[9]~13_combout  & ( (\muxSrc|Mux6~4_combout ) # (\muxSrc|Mux5~4_combout ) ) ) ) # ( !\immMux|mux_out[10]~14_combout  & ( \immMux|mux_out[9]~13_combout  & ( 
// \muxSrc|Mux6~4_combout  ) ) ) # ( \immMux|mux_out[10]~14_combout  & ( !\immMux|mux_out[9]~13_combout  & ( \muxSrc|Mux5~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux5~4_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[10]~14_combout ),
	.dataf(!\immMux|mux_out[9]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~7 .extended_lut = "off";
defparam \logicBox|Selector19~7 .lut_mask = 64'h000033330F0F3F3F;
defparam \logicBox|Selector19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N24
cyclonev_lcell_comb \logicBox|Selector19~4 (
// Equation(s):
// \logicBox|Selector19~4_combout  = ( \muxSrc|Mux2~4_combout  & ( ((\immMux|mux_out[14]~11_combout  & \muxSrc|Mux1~4_combout )) # (\immMux|mux_out[13]~6_combout ) ) ) # ( !\muxSrc|Mux2~4_combout  & ( (\immMux|mux_out[14]~11_combout  & \muxSrc|Mux1~4_combout 
// ) ) )

	.dataa(!\immMux|mux_out[14]~11_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\immMux|mux_out[13]~6_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~4 .extended_lut = "off";
defparam \logicBox|Selector19~4 .lut_mask = 64'h11111F1F11111F1F;
defparam \logicBox|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N51
cyclonev_lcell_comb \logicBox|Selector19~5 (
// Equation(s):
// \logicBox|Selector19~5_combout  = ( \immMux|mux_out[11]~15_combout  & ( ((\immMux|mux_out[12]~0_combout  & \muxSrc|Mux3~4_combout )) # (\muxSrc|Mux4~4_combout ) ) ) # ( !\immMux|mux_out[11]~15_combout  & ( (\immMux|mux_out[12]~0_combout  & 
// \muxSrc|Mux3~4_combout ) ) )

	.dataa(!\immMux|mux_out[12]~0_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~5 .extended_lut = "off";
defparam \logicBox|Selector19~5 .lut_mask = 64'h0505050505FF05FF;
defparam \logicBox|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N24
cyclonev_lcell_comb \logicBox|Selector19~8 (
// Equation(s):
// \logicBox|Selector19~8_combout  = ( !\logicBox|C~4_combout  & ( (\logicBox|Selector19~6_combout  & (!\logicBox|Selector19~7_combout  & (!\logicBox|Selector19~4_combout  & !\logicBox|Selector19~5_combout ))) ) )

	.dataa(!\logicBox|Selector19~6_combout ),
	.datab(!\logicBox|Selector19~7_combout ),
	.datac(!\logicBox|Selector19~4_combout ),
	.datad(!\logicBox|Selector19~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~8 .extended_lut = "off";
defparam \logicBox|Selector19~8 .lut_mask = 64'h4000400000000000;
defparam \logicBox|Selector19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N0
cyclonev_lcell_comb \logicBox|Selector19~9 (
// Equation(s):
// \logicBox|Selector19~9_combout  = ( \logicBox|Equal0~8_combout  & ( (!\Instr_Reg|ImmOut [7] & (((\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout )))) # (\Instr_Reg|ImmOut [7] & ((!\ALUcntl|mux_out[13]~4_combout ) # 
// ((\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout )))) ) ) # ( !\logicBox|Equal0~8_combout  & ( (\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\ALUcntl|mux_out[13]~4_combout ),
	.datac(!\logicBox|Selector19~8_combout ),
	.datad(!\logicBox|Selector19~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~9 .extended_lut = "off";
defparam \logicBox|Selector19~9 .lut_mask = 64'h000F000F444F444F;
defparam \logicBox|Selector19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N27
cyclonev_lcell_comb \logicBox|Selector19~10 (
// Equation(s):
// \logicBox|Selector19~10_combout  = ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [5] & \logicBox|Selector19~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|Selector19~9_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~10 .extended_lut = "off";
defparam \logicBox|Selector19~10 .lut_mask = 64'h00F000F000000000;
defparam \logicBox|Selector19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N48
cyclonev_lcell_comb \logicBox|Selector19~16 (
// Equation(s):
// \logicBox|Selector19~16_combout  = ( !\Instr_Reg|Opcode [7] & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector19~10_combout )) # (\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~11_combout )))))) ) ) # ( \Instr_Reg|Opcode [7] & ( 
// (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [4] & (\logicBox|Selector19~12_combout )) # (\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~15_combout )))))) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Selector19~12_combout ),
	.datad(!\logicBox|Selector19~11_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector19~15_combout ),
	.datag(!\logicBox|Selector19~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~16 .extended_lut = "on";
defparam \logicBox|Selector19~16 .lut_mask = 64'h084C0808084C4C4C;
defparam \logicBox|Selector19~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N42
cyclonev_lcell_comb \flags|flags_out[2]~0 (
// Equation(s):
// \flags|flags_out[2]~0_combout  = ( \test|state_counter.0010~q  ) # ( !\test|state_counter.0010~q  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[2]~0 .extended_lut = "off";
defparam \flags|flags_out[2]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \flags|flags_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N50
dffeas \flags|flags_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\logicBox|Selector19~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\flags|flags_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[1] .is_wysiwyg = "true";
defparam \flags|flags_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N24
cyclonev_lcell_comb \flags|flags_out~1 (
// Equation(s):
// \flags|flags_out~1_combout  = ( \logicBox|Selector16~3_combout  & ( (\flags|flags_out [4]) # (\test|state_counter.0010~q ) ) ) # ( !\logicBox|Selector16~3_combout  & ( (!\test|state_counter.0010~q  & \flags|flags_out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\flags|flags_out [4]),
	.datae(gnd),
	.dataf(!\logicBox|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~1 .extended_lut = "off";
defparam \flags|flags_out~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flags|flags_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \flags|flags_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flags|flags_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[4] .is_wysiwyg = "true";
defparam \flags|flags_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N27
cyclonev_lcell_comb \test|Mux0~0 (
// Equation(s):
// \test|Mux0~0_combout  = ( \memory|ram~6_combout  & ( (!\memory|ram~5_combout  & (!\flags|flags_out [1])) # (\memory|ram~5_combout  & ((!\flags|flags_out [4]))) ) ) # ( !\memory|ram~6_combout  & ( (!\memory|ram~5_combout  & (\flags|flags_out [1])) # 
// (\memory|ram~5_combout  & ((\flags|flags_out [4]))) ) )

	.dataa(!\flags|flags_out [1]),
	.datab(!\memory|ram~5_combout ),
	.datac(!\flags|flags_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Mux0~0 .extended_lut = "off";
defparam \test|Mux0~0 .lut_mask = 64'h47474747B8B8B8B8;
defparam \test|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N18
cyclonev_lcell_comb \flags|flags_out[0]~3 (
// Equation(s):
// \flags|flags_out[0]~3_combout  = ( \Instr_Reg|Opcode [4] & ( \Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [5] & \Instr_Reg|Opcode [7]) ) ) ) # ( !\Instr_Reg|Opcode [4] & ( \Instr_Reg|ImmOut [6] & ( (\Instr_Reg|Opcode [5] & \Instr_Reg|Opcode [7]) ) ) ) # 
// ( \Instr_Reg|Opcode [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [5] & \Instr_Reg|Opcode [7]) ) ) ) # ( !\Instr_Reg|Opcode [4] & ( !\Instr_Reg|ImmOut [6] & ( (!\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [7] & 
// !\ALUcntl|mux_out[13]~4_combout ))) # (\Instr_Reg|Opcode [5] & (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\ALUcntl|mux_out[13]~4_combout ),
	.datae(!\Instr_Reg|Opcode [4]),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~3 .extended_lut = "off";
defparam \flags|flags_out[0]~3 .lut_mask = 64'h1911222211112222;
defparam \flags|flags_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N24
cyclonev_lcell_comb \flags|flags_out[0]~2 (
// Equation(s):
// \flags|flags_out[0]~2_combout  = ( \Instr_Reg|Opcode [7] & ( \Instr_Reg|Opcode [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~2 .extended_lut = "off";
defparam \flags|flags_out[0]~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \flags|flags_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N21
cyclonev_lcell_comb \logicBox|LessThan2~0 (
// Equation(s):
// \logicBox|LessThan2~0_combout  = ( \muxSrc|Mux6~4_combout  & ( \muxSrc|Mux4~4_combout  & ( (\muxSrc|Mux7~4_combout  & \muxSrc|Mux5~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(!\muxSrc|Mux6~4_combout ),
	.dataf(!\muxSrc|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan2~0 .extended_lut = "off";
defparam \logicBox|LessThan2~0 .lut_mask = 64'h0000000000000055;
defparam \logicBox|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N51
cyclonev_lcell_comb \logicBox|LessThan2~1 (
// Equation(s):
// \logicBox|LessThan2~1_combout  = ( \muxSrc|Mux3~4_combout  & ( !\immMux|mux_out[7]~10_combout  & ( (!\muxSrc|Mux2~4_combout ) # ((!\muxSrc|Mux1~4_combout ) # (!\logicBox|LessThan2~0_combout )) ) ) ) # ( !\muxSrc|Mux3~4_combout  & ( 
// !\immMux|mux_out[7]~10_combout  ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|LessThan2~0_combout ),
	.datae(!\muxSrc|Mux3~4_combout ),
	.dataf(!\immMux|mux_out[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan2~1 .extended_lut = "off";
defparam \logicBox|LessThan2~1 .lut_mask = 64'hFFFFFFFA00000000;
defparam \logicBox|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N36
cyclonev_lcell_comb \logicBox|LessThan3~0 (
// Equation(s):
// \logicBox|LessThan3~0_combout  = ( \test|always1~0_combout  & ( (!\muxSrc|Mux12~4_combout  & ((!\test|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\test|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) ) # ( !\test|always1~0_combout  & ( 
// (!\muxSrc|Mux12~4_combout  & \muxDst|Mux12~4_combout ) ) )

	.dataa(!\Instr_Reg|ImmOut [3]),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\test|state_counter.0010~q ),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\test|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~0 .extended_lut = "off";
defparam \logicBox|LessThan3~0 .lut_mask = 64'h00CC00CC04C404C4;
defparam \logicBox|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N48
cyclonev_lcell_comb \logicBox|LessThan3~1 (
// Equation(s):
// \logicBox|LessThan3~1_combout  = ( \muxDst|Mux14~4_combout  & ( (!\muxSrc|Mux14~4_combout  & ((!\test|state_counter.0010~q ) # ((!\test|always1~0_combout ) # (\Instr_Reg|ImmOut [1])))) ) ) # ( !\muxDst|Mux14~4_combout  & ( (\test|state_counter.0010~q  & 
// (\test|always1~0_combout  & (\Instr_Reg|ImmOut [1] & !\muxSrc|Mux14~4_combout ))) ) )

	.dataa(!\test|state_counter.0010~q ),
	.datab(!\test|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~1 .extended_lut = "off";
defparam \logicBox|LessThan3~1 .lut_mask = 64'h01000100EF00EF00;
defparam \logicBox|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N57
cyclonev_lcell_comb \logicBox|LessThan3~2 (
// Equation(s):
// \logicBox|LessThan3~2_combout  = ( \muxSrc|Mux14~4_combout  & ( \test|state_counter.0010~q  & ( (!\muxSrc|Mux15~4_combout  & ((!\test|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & (\Instr_Reg|ImmOut [1])))) ) ) ) # ( 
// !\muxSrc|Mux14~4_combout  & ( \test|state_counter.0010~q  & ( (!\muxSrc|Mux15~4_combout  & ((!\test|always1~0_combout  & ((!\muxDst|Mux14~4_combout ))) # (\test|always1~0_combout  & (!\Instr_Reg|ImmOut [1])))) ) ) ) # ( \muxSrc|Mux14~4_combout  & ( 
// !\test|state_counter.0010~q  & ( (!\muxSrc|Mux15~4_combout  & \muxDst|Mux14~4_combout ) ) ) ) # ( !\muxSrc|Mux14~4_combout  & ( !\test|state_counter.0010~q  & ( (!\muxSrc|Mux15~4_combout  & !\muxDst|Mux14~4_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [1]),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(!\muxSrc|Mux14~4_combout ),
	.dataf(!\test|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~2 .extended_lut = "off";
defparam \logicBox|LessThan3~2 .lut_mask = 64'hF00000F0E02010D0;
defparam \logicBox|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N24
cyclonev_lcell_comb \logicBox|LessThan3~3 (
// Equation(s):
// \logicBox|LessThan3~3_combout  = ( \logicBox|LessThan3~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\logicBox|C~16_combout  & ((!\muxSrc|Mux13~4_combout ) # ((\logicBox|LessThan3~1_combout ) # (\immMux|mux_out[0]~1_combout )))) ) ) ) # ( 
// !\logicBox|LessThan3~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\logicBox|C~16_combout  & ((!\muxSrc|Mux13~4_combout ) # (\logicBox|LessThan3~1_combout ))) ) ) ) # ( \logicBox|LessThan3~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( 
// (!\muxSrc|Mux13~4_combout  & (!\logicBox|C~16_combout  & ((\logicBox|LessThan3~1_combout ) # (\immMux|mux_out[0]~1_combout )))) ) ) ) # ( !\logicBox|LessThan3~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout  & 
// (\logicBox|LessThan3~1_combout  & !\logicBox|C~16_combout )) ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\logicBox|LessThan3~1_combout ),
	.datad(!\logicBox|C~16_combout ),
	.datae(!\logicBox|LessThan3~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~3 .extended_lut = "off";
defparam \logicBox|LessThan3~3 .lut_mask = 64'h0A002A00AF00BF00;
defparam \logicBox|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N30
cyclonev_lcell_comb \logicBox|LessThan3~4 (
// Equation(s):
// \logicBox|LessThan3~4_combout  = ( \immMux|mux_out[4]~9_combout  & ( \logicBox|LessThan3~3_combout  & ( (\muxSrc|Mux10~4_combout  & !\immMux|mux_out[5]~8_combout ) ) ) ) # ( !\immMux|mux_out[4]~9_combout  & ( \logicBox|LessThan3~3_combout  & ( 
// (!\muxSrc|Mux10~4_combout  & (!\immMux|mux_out[5]~8_combout  & \muxSrc|Mux11~4_combout )) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~8_combout ) # (\muxSrc|Mux11~4_combout ))) ) ) ) # ( \immMux|mux_out[4]~9_combout  & ( 
// !\logicBox|LessThan3~3_combout  & ( (!\muxSrc|Mux10~4_combout  & (!\immMux|mux_out[5]~8_combout  & (!\logicBox|LessThan3~0_combout  & \muxSrc|Mux11~4_combout ))) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~8_combout ) # 
// ((!\logicBox|LessThan3~0_combout  & \muxSrc|Mux11~4_combout )))) ) ) ) # ( !\immMux|mux_out[4]~9_combout  & ( !\logicBox|LessThan3~3_combout  & ( (!\muxSrc|Mux10~4_combout  & (!\immMux|mux_out[5]~8_combout  & ((!\logicBox|LessThan3~0_combout ) # 
// (\muxSrc|Mux11~4_combout )))) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~8_combout ) # ((!\logicBox|LessThan3~0_combout ) # (\muxSrc|Mux11~4_combout )))) ) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\immMux|mux_out[5]~8_combout ),
	.datac(!\logicBox|LessThan3~0_combout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\immMux|mux_out[4]~9_combout ),
	.dataf(!\logicBox|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~4 .extended_lut = "off";
defparam \logicBox|LessThan3~4 .lut_mask = 64'hD4DD44D444DD4444;
defparam \logicBox|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N12
cyclonev_lcell_comb \logicBox|LessThan3~5 (
// Equation(s):
// \logicBox|LessThan3~5_combout  = ( \muxSrc|Mux8~4_combout  & ( \immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout  & ((!\logicBox|LessThan3~4_combout ) # (!\muxSrc|Mux9~4_combout ))) ) ) ) # ( !\muxSrc|Mux8~4_combout  & ( 
// \immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout ) # ((!\logicBox|LessThan3~4_combout ) # (!\muxSrc|Mux9~4_combout )) ) ) ) # ( \muxSrc|Mux8~4_combout  & ( !\immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout  & 
// (!\logicBox|LessThan3~4_combout  & !\muxSrc|Mux9~4_combout )) ) ) ) # ( !\muxSrc|Mux8~4_combout  & ( !\immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout ) # ((!\logicBox|LessThan3~4_combout  & !\muxSrc|Mux9~4_combout )) ) ) )

	.dataa(!\immMux|mux_out[7]~10_combout ),
	.datab(!\logicBox|LessThan3~4_combout ),
	.datac(!\muxSrc|Mux9~4_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux8~4_combout ),
	.dataf(!\immMux|mux_out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~5 .extended_lut = "off";
defparam \logicBox|LessThan3~5 .lut_mask = 64'hEAEA8080FEFEA8A8;
defparam \logicBox|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N36
cyclonev_lcell_comb \flags|flags_out~9 (
// Equation(s):
// \flags|flags_out~9_combout  = ( \logicBox|LessThan3~5_combout  & ( (!\muxSrc|Mux0~4_combout  & ((!\immMux|mux_out[7]~10_combout ) # ((!\logicBox|Selector19~14_combout  & !\logicBox|LessThan2~1_combout )))) # (\muxSrc|Mux0~4_combout  & 
// (!\logicBox|Selector19~14_combout  & (!\immMux|mux_out[7]~10_combout  & !\logicBox|LessThan2~1_combout ))) ) ) # ( !\logicBox|LessThan3~5_combout  & ( (!\muxSrc|Mux0~4_combout  & ((!\immMux|mux_out[7]~10_combout ) # (!\logicBox|LessThan2~1_combout ))) # 
// (\muxSrc|Mux0~4_combout  & (!\immMux|mux_out[7]~10_combout  & !\logicBox|LessThan2~1_combout )) ) )

	.dataa(!\logicBox|Selector19~14_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[7]~10_combout ),
	.datad(!\logicBox|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~9 .extended_lut = "off";
defparam \flags|flags_out~9 .lut_mask = 64'hFCC0FCC0E8C0E8C0;
defparam \flags|flags_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N57
cyclonev_lcell_comb \logicBox|LessThan0~0 (
// Equation(s):
// \logicBox|LessThan0~0_combout  = ( \immMux|mux_out[13]~6_combout  & ( !\muxSrc|Mux2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~0 .extended_lut = "off";
defparam \logicBox|LessThan0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \logicBox|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N18
cyclonev_lcell_comb \logicBox|LessThan0~1 (
// Equation(s):
// \logicBox|LessThan0~1_combout  = ( \muxDst|Mux7~4_combout  & ( (!\muxSrc|Mux7~4_combout  & ((!\test|always1~0_combout ) # (!\test|state_counter.0010~q ))) ) )

	.dataa(gnd),
	.datab(!\test|always1~0_combout ),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\test|state_counter.0010~q ),
	.datae(gnd),
	.dataf(!\muxDst|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~1 .extended_lut = "off";
defparam \logicBox|LessThan0~1 .lut_mask = 64'h00000000F0C0F0C0;
defparam \logicBox|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N24
cyclonev_lcell_comb \logicBox|LessThan0~2 (
// Equation(s):
// \logicBox|LessThan0~2_combout  = ( !\logicBox|Equal0~0_combout  & ( \immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout  & ((!\muxSrc|Mux9~4_combout ) # ((!\logicBox|LessThan3~4_combout ) # (!\muxSrc|Mux8~4_combout )))) # 
// (\immMux|mux_out[7]~10_combout  & (!\muxSrc|Mux8~4_combout  & ((!\muxSrc|Mux9~4_combout ) # (!\logicBox|LessThan3~4_combout )))) ) ) ) # ( !\logicBox|Equal0~0_combout  & ( !\immMux|mux_out[6]~7_combout  & ( (!\immMux|mux_out[7]~10_combout  & 
// ((!\muxSrc|Mux8~4_combout ) # ((!\muxSrc|Mux9~4_combout  & !\logicBox|LessThan3~4_combout )))) # (\immMux|mux_out[7]~10_combout  & (!\muxSrc|Mux9~4_combout  & (!\logicBox|LessThan3~4_combout  & !\muxSrc|Mux8~4_combout ))) ) ) )

	.dataa(!\immMux|mux_out[7]~10_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\logicBox|LessThan3~4_combout ),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(!\logicBox|Equal0~0_combout ),
	.dataf(!\immMux|mux_out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~2 .extended_lut = "off";
defparam \logicBox|LessThan0~2 .lut_mask = 64'hEA800000FEA80000;
defparam \logicBox|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N30
cyclonev_lcell_comb \logicBox|LessThan0~3 (
// Equation(s):
// \logicBox|LessThan0~3_combout  = ( \muxSrc|Mux5~4_combout  & ( \logicBox|LessThan0~2_combout  & ( (!\immMux|mux_out[10]~14_combout ) # ((\muxSrc|Mux6~4_combout  & !\immMux|mux_out[9]~13_combout )) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( 
// \logicBox|LessThan0~2_combout  & ( (\muxSrc|Mux6~4_combout  & (!\immMux|mux_out[10]~14_combout  & !\immMux|mux_out[9]~13_combout )) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\logicBox|LessThan0~2_combout  & ( (!\immMux|mux_out[10]~14_combout ) # 
// ((!\logicBox|LessThan0~1_combout  & ((!\immMux|mux_out[9]~13_combout ) # (\muxSrc|Mux6~4_combout ))) # (\logicBox|LessThan0~1_combout  & (\muxSrc|Mux6~4_combout  & !\immMux|mux_out[9]~13_combout ))) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( 
// !\logicBox|LessThan0~2_combout  & ( (!\immMux|mux_out[10]~14_combout  & ((!\logicBox|LessThan0~1_combout  & ((!\immMux|mux_out[9]~13_combout ) # (\muxSrc|Mux6~4_combout ))) # (\logicBox|LessThan0~1_combout  & (\muxSrc|Mux6~4_combout  & 
// !\immMux|mux_out[9]~13_combout )))) ) ) )

	.dataa(!\logicBox|LessThan0~1_combout ),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\immMux|mux_out[10]~14_combout ),
	.datad(!\immMux|mux_out[9]~13_combout ),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\logicBox|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~3 .extended_lut = "off";
defparam \logicBox|LessThan0~3 .lut_mask = 64'hB020FBF23000F3F0;
defparam \logicBox|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N15
cyclonev_lcell_comb \logicBox|LessThan0~4 (
// Equation(s):
// \logicBox|LessThan0~4_combout  = ( !\logicBox|C~19_combout  & ( \logicBox|LessThan0~3_combout  & ( (!\muxSrc|Mux3~4_combout  & (((!\muxSrc|Mux4~4_combout  & \immMux|mux_out[11]~15_combout )) # (\immMux|mux_out[12]~0_combout ))) # (\muxSrc|Mux3~4_combout  
// & (!\muxSrc|Mux4~4_combout  & (\immMux|mux_out[11]~15_combout  & \immMux|mux_out[12]~0_combout ))) ) ) ) # ( !\logicBox|C~19_combout  & ( !\logicBox|LessThan0~3_combout  & ( (!\muxSrc|Mux3~4_combout  & ((!\muxSrc|Mux4~4_combout ) # 
// ((\immMux|mux_out[12]~0_combout ) # (\immMux|mux_out[11]~15_combout )))) # (\muxSrc|Mux3~4_combout  & (\immMux|mux_out[12]~0_combout  & ((!\muxSrc|Mux4~4_combout ) # (\immMux|mux_out[11]~15_combout )))) ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(!\immMux|mux_out[11]~15_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\immMux|mux_out[12]~0_combout ),
	.datae(!\logicBox|C~19_combout ),
	.dataf(!\logicBox|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~4 .extended_lut = "off";
defparam \logicBox|LessThan0~4 .lut_mask = 64'hB0FB000020F20000;
defparam \logicBox|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N30
cyclonev_lcell_comb \flags|flags_out~10 (
// Equation(s):
// \flags|flags_out~10_combout  = ( \muxSrc|Mux0~4_combout  & ( \logicBox|LessThan0~4_combout  & ( (!\immMux|mux_out[14]~11_combout  & (\immMux|mux_out[15]~5_combout  & \muxSrc|Mux1~4_combout )) ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( 
// \logicBox|LessThan0~4_combout  & ( ((!\immMux|mux_out[14]~11_combout  & \muxSrc|Mux1~4_combout )) # (\immMux|mux_out[15]~5_combout ) ) ) ) # ( \muxSrc|Mux0~4_combout  & ( !\logicBox|LessThan0~4_combout  & ( (\immMux|mux_out[15]~5_combout  & 
// ((!\immMux|mux_out[14]~11_combout  & ((!\logicBox|LessThan0~0_combout ) # (\muxSrc|Mux1~4_combout ))) # (\immMux|mux_out[14]~11_combout  & (!\logicBox|LessThan0~0_combout  & \muxSrc|Mux1~4_combout )))) ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( 
// !\logicBox|LessThan0~4_combout  & ( ((!\immMux|mux_out[14]~11_combout  & ((!\logicBox|LessThan0~0_combout ) # (\muxSrc|Mux1~4_combout ))) # (\immMux|mux_out[14]~11_combout  & (!\logicBox|LessThan0~0_combout  & \muxSrc|Mux1~4_combout ))) # 
// (\immMux|mux_out[15]~5_combout ) ) ) )

	.dataa(!\immMux|mux_out[14]~11_combout ),
	.datab(!\logicBox|LessThan0~0_combout ),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(!\muxSrc|Mux0~4_combout ),
	.dataf(!\logicBox|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~10 .extended_lut = "off";
defparam \flags|flags_out~10 .lut_mask = 64'h8FEF080E0FAF000A;
defparam \flags|flags_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N42
cyclonev_lcell_comb \flags|flags_out~11 (
// Equation(s):
// \flags|flags_out~11_combout  = ( !\flags|flags_out~9_combout  & ( \flags|flags_out~10_combout  & ( (!\flags|flags_out[0]~3_combout  & (!\Instr_Reg|Opcode [6] & (!\rst~input_o  & \flags|flags_out[0]~2_combout ))) ) ) ) # ( \flags|flags_out~9_combout  & ( 
// !\flags|flags_out~10_combout  & ( (\flags|flags_out[0]~3_combout  & (!\Instr_Reg|Opcode [6] & !\rst~input_o )) ) ) ) # ( !\flags|flags_out~9_combout  & ( !\flags|flags_out~10_combout  & ( (!\Instr_Reg|Opcode [6] & (!\rst~input_o  & 
// ((\flags|flags_out[0]~2_combout ) # (\flags|flags_out[0]~3_combout )))) ) ) )

	.dataa(!\flags|flags_out[0]~3_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\rst~input_o ),
	.datad(!\flags|flags_out[0]~2_combout ),
	.datae(!\flags|flags_out~9_combout ),
	.dataf(!\flags|flags_out~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~11 .extended_lut = "off";
defparam \flags|flags_out~11 .lut_mask = 64'h40C0404000800000;
defparam \flags|flags_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N11
dffeas \flags|flags_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flags|flags_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flags|flags_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[0] .is_wysiwyg = "true";
defparam \flags|flags_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N30
cyclonev_lcell_comb \test|Mux0~3 (
// Equation(s):
// \test|Mux0~3_combout  = ( \memory|ram~6_combout  & ( (!\memory|ram~5_combout  & ((\flags|flags_out [0]) # (\flags|flags_out [1]))) ) ) # ( !\memory|ram~6_combout  & ( ((!\flags|flags_out [1] & !\flags|flags_out [0])) # (\memory|ram~5_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|ram~5_combout ),
	.datac(!\flags|flags_out [1]),
	.datad(!\flags|flags_out [0]),
	.datae(gnd),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Mux0~3 .extended_lut = "off";
defparam \test|Mux0~3 .lut_mask = 64'hF333F3330CCC0CCC;
defparam \test|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N0
cyclonev_lcell_comb \flags|flags_out~5 (
// Equation(s):
// \flags|flags_out~5_combout  = (!\flags|flags_out[0]~3_combout  & (!\muxSrc|Mux6~4_combout  & (!\muxSrc|Mux7~4_combout  & !\muxSrc|Mux5~4_combout )))

	.dataa(!\flags|flags_out[0]~3_combout ),
	.datab(!\muxSrc|Mux6~4_combout ),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~5 .extended_lut = "off";
defparam \flags|flags_out~5 .lut_mask = 64'h8000800080008000;
defparam \flags|flags_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N12
cyclonev_lcell_comb \flags|flags_out~6 (
// Equation(s):
// \flags|flags_out~6_combout  = ( !\muxSrc|Mux4~4_combout  & ( (!\muxSrc|Mux3~4_combout  & (!\muxSrc|Mux1~4_combout  & (!\muxSrc|Mux2~4_combout  & \flags|flags_out~5_combout ))) ) )

	.dataa(!\muxSrc|Mux3~4_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\flags|flags_out~5_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~6 .extended_lut = "off";
defparam \flags|flags_out~6 .lut_mask = 64'h0080008000000000;
defparam \flags|flags_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N54
cyclonev_lcell_comb \flags|flags_out~7 (
// Equation(s):
// \flags|flags_out~7_combout  = ( \flags|flags_out~6_combout  & ( (!\muxSrc|Mux0~4_combout  & (((\flags|flags_out[0]~3_combout  & \immMux|mux_out[15]~5_combout )) # (\logicBox|LessThan3~5_combout ))) ) ) # ( !\flags|flags_out~6_combout  & ( 
// (\flags|flags_out[0]~3_combout  & (\immMux|mux_out[15]~5_combout  & !\muxSrc|Mux0~4_combout )) ) )

	.dataa(!\logicBox|LessThan3~5_combout ),
	.datab(!\flags|flags_out[0]~3_combout ),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\flags|flags_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~7 .extended_lut = "off";
defparam \flags|flags_out~7 .lut_mask = 64'h0300030057005700;
defparam \flags|flags_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N18
cyclonev_lcell_comb \flags|flags_out~4 (
// Equation(s):
// \flags|flags_out~4_combout  = ( \logicBox|LessThan0~4_combout  & ( (!\logicBox|C~18_combout  & ((!\muxSrc|Mux1~4_combout ) # (\immMux|mux_out[14]~11_combout ))) ) ) # ( !\logicBox|LessThan0~4_combout  & ( (!\logicBox|C~18_combout  & 
// ((!\immMux|mux_out[14]~11_combout  & (!\muxSrc|Mux1~4_combout  & \logicBox|LessThan0~0_combout )) # (\immMux|mux_out[14]~11_combout  & ((!\muxSrc|Mux1~4_combout ) # (\logicBox|LessThan0~0_combout ))))) ) )

	.dataa(!\immMux|mux_out[14]~11_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\logicBox|C~18_combout ),
	.datad(!\logicBox|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~4 .extended_lut = "off";
defparam \flags|flags_out~4 .lut_mask = 64'h40D040D0D0D0D0D0;
defparam \flags|flags_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N6
cyclonev_lcell_comb \flags|flags_out~8 (
// Equation(s):
// \flags|flags_out~8_combout  = ( \flags|flags_out~7_combout  & ( \flags|flags_out~4_combout  & ( (!\rst~input_o  & (!\Instr_Reg|Opcode [6] & ((\flags|flags_out[0]~3_combout ) # (\flags|flags_out[0]~2_combout )))) ) ) ) # ( !\flags|flags_out~7_combout  & ( 
// \flags|flags_out~4_combout  & ( (!\rst~input_o  & (!\Instr_Reg|Opcode [6] & \flags|flags_out[0]~3_combout )) ) ) ) # ( \flags|flags_out~7_combout  & ( !\flags|flags_out~4_combout  & ( (!\rst~input_o  & (!\Instr_Reg|Opcode [6] & 
// ((\flags|flags_out[0]~3_combout ) # (\flags|flags_out[0]~2_combout )))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\flags|flags_out[0]~2_combout ),
	.datad(!\flags|flags_out[0]~3_combout ),
	.datae(!\flags|flags_out~7_combout ),
	.dataf(!\flags|flags_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~8 .extended_lut = "off";
defparam \flags|flags_out~8 .lut_mask = 64'h0000088800880888;
defparam \flags|flags_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N8
dffeas \flags|flags_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flags|flags_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flags|flags_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[3] .is_wysiwyg = "true";
defparam \flags|flags_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \logicBox|Selector18~2 (
// Equation(s):
// \logicBox|Selector18~2_combout  = ( !\immMux|mux_out[7]~10_combout  & ( \logicBox|Add6~13_sumout  & ( !\muxSrc|Mux0~4_combout  ) ) ) # ( \immMux|mux_out[7]~10_combout  & ( !\logicBox|Add6~13_sumout  & ( \muxSrc|Mux0~4_combout  ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immMux|mux_out[7]~10_combout ),
	.dataf(!\logicBox|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~2 .extended_lut = "off";
defparam \logicBox|Selector18~2 .lut_mask = 64'h00005555AAAA0000;
defparam \logicBox|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N51
cyclonev_lcell_comb \logicBox|Selector18~3 (
// Equation(s):
// \logicBox|Selector18~3_combout  = ( \logicBox|Add4~13_sumout  & ( (!\muxSrc|Mux0~4_combout  & (!\immMux|mux_out[15]~5_combout  & ((\logicBox|Add3~13_sumout ) # (\Instr_Reg|Opcode [5])))) # (\muxSrc|Mux0~4_combout  & (!\Instr_Reg|Opcode [5] & 
// (!\logicBox|Add3~13_sumout  & \immMux|mux_out[15]~5_combout ))) ) ) # ( !\logicBox|Add4~13_sumout  & ( (!\muxSrc|Mux0~4_combout  & (!\Instr_Reg|Opcode [5] & (\logicBox|Add3~13_sumout  & !\immMux|mux_out[15]~5_combout ))) # (\muxSrc|Mux0~4_combout  & 
// (\immMux|mux_out[15]~5_combout  & ((!\logicBox|Add3~13_sumout ) # (\Instr_Reg|Opcode [5])))) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\logicBox|Add3~13_sumout ),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~3 .extended_lut = "off";
defparam \logicBox|Selector18~3 .lut_mask = 64'h200D200D70087008;
defparam \logicBox|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N42
cyclonev_lcell_comb \logicBox|Selector18~4 (
// Equation(s):
// \logicBox|Selector18~4_combout  = ( \logicBox|Add1~13_sumout  & ( \Instr_Reg|ImmOut [6] & ( (!\muxSrc|Mux0~4_combout  & (!\immMux|mux_out[15]~5_combout  & !\Instr_Reg|ImmOut [7])) ) ) ) # ( !\logicBox|Add1~13_sumout  & ( \Instr_Reg|ImmOut [6] & ( 
// (\muxSrc|Mux0~4_combout  & (\immMux|mux_out[15]~5_combout  & !\Instr_Reg|ImmOut [7])) ) ) ) # ( \logicBox|Add1~13_sumout  & ( !\Instr_Reg|ImmOut [6] & ( (\Instr_Reg|ImmOut [7] & ((!\logicBox|Add5~13_sumout  & (\muxSrc|Mux0~4_combout  & 
// !\immMux|mux_out[15]~5_combout )) # (\logicBox|Add5~13_sumout  & (!\muxSrc|Mux0~4_combout  & \immMux|mux_out[15]~5_combout )))) ) ) ) # ( !\logicBox|Add1~13_sumout  & ( !\Instr_Reg|ImmOut [6] & ( (\Instr_Reg|ImmOut [7] & ((!\logicBox|Add5~13_sumout  & 
// (\muxSrc|Mux0~4_combout  & !\immMux|mux_out[15]~5_combout )) # (\logicBox|Add5~13_sumout  & (!\muxSrc|Mux0~4_combout  & \immMux|mux_out[15]~5_combout )))) ) ) )

	.dataa(!\logicBox|Add5~13_sumout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\logicBox|Add1~13_sumout ),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~4 .extended_lut = "off";
defparam \logicBox|Selector18~4 .lut_mask = 64'h002400240300C000;
defparam \logicBox|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \logicBox|Selector18~5 (
// Equation(s):
// \logicBox|Selector18~5_combout  = ( \immMux|mux_out[15]~5_combout  & ( \logicBox|Add2~13_sumout  & ( (\Instr_Reg|ImmOut [7] & (!\muxSrc|Mux0~4_combout  & (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\immMux|mux_out[15]~5_combout  & ( 
// \logicBox|Add2~13_sumout  & ( (!\Instr_Reg|ImmOut [7] & (!\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [4]))) # (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux0~4_combout  & (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [4]))) ) ) ) # ( 
// \immMux|mux_out[15]~5_combout  & ( !\logicBox|Add2~13_sumout  & ( (!\Instr_Reg|ImmOut [7] & (\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [4]))) # (\Instr_Reg|ImmOut [7] & (!\muxSrc|Mux0~4_combout  & (!\Instr_Reg|ImmOut [6] & 
// !\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\immMux|mux_out[15]~5_combout  & ( !\logicBox|Add2~13_sumout  & ( (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux0~4_combout  & (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\immMux|mux_out[15]~5_combout ),
	.dataf(!\logicBox|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~5 .extended_lut = "off";
defparam \logicBox|Selector18~5 .lut_mask = 64'h1000400210084000;
defparam \logicBox|Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \logicBox|Selector18~0 (
// Equation(s):
// \logicBox|Selector18~0_combout  = ( \logicBox|Selector18~5_combout  & ( \logicBox|Add8~13_sumout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & (\immMux|mux_out[15]~5_combout ))) # (\Instr_Reg|ImmOut [4] & (((\logicBox|Selector18~4_combout )) # 
// (\Instr_Reg|ImmOut [5]))) ) ) ) # ( !\logicBox|Selector18~5_combout  & ( \logicBox|Add8~13_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & \logicBox|Selector18~4_combout )) ) ) ) # ( \logicBox|Selector18~5_combout  & ( 
// !\logicBox|Add8~13_sumout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & (!\immMux|mux_out[15]~5_combout ))) # (\Instr_Reg|ImmOut [4] & (((\logicBox|Selector18~4_combout )) # (\Instr_Reg|ImmOut [5]))) ) ) ) # ( !\logicBox|Selector18~5_combout  & 
// ( !\logicBox|Add8~13_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & \logicBox|Selector18~4_combout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\immMux|mux_out[15]~5_combout ),
	.datad(!\logicBox|Selector18~4_combout ),
	.datae(!\logicBox|Selector18~5_combout ),
	.dataf(!\logicBox|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~0 .extended_lut = "off";
defparam \logicBox|Selector18~0 .lut_mask = 64'h0044317500441357;
defparam \logicBox|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N9
cyclonev_lcell_comb \logicBox|Selector18~1 (
// Equation(s):
// \logicBox|Selector18~1_combout  = ( \muxSrc|Mux0~4_combout  & ( \logicBox|Selector18~0_combout  & ( (!\Instr_Reg|Opcode [5]) # ((\immMux|mux_out[7]~10_combout  & !\logicBox|Add10~13_sumout )) ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( 
// \logicBox|Selector18~0_combout  & ( (!\Instr_Reg|Opcode [5]) # ((!\immMux|mux_out[7]~10_combout  & \logicBox|Add10~13_sumout )) ) ) ) # ( \muxSrc|Mux0~4_combout  & ( !\logicBox|Selector18~0_combout  & ( (\immMux|mux_out[7]~10_combout  & (\Instr_Reg|Opcode 
// [5] & !\logicBox|Add10~13_sumout )) ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( !\logicBox|Selector18~0_combout  & ( (!\immMux|mux_out[7]~10_combout  & (\Instr_Reg|Opcode [5] & \logicBox|Add10~13_sumout )) ) ) )

	.dataa(!\immMux|mux_out[7]~10_combout ),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|Add10~13_sumout ),
	.datae(!\muxSrc|Mux0~4_combout ),
	.dataf(!\logicBox|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~1 .extended_lut = "off";
defparam \logicBox|Selector18~1 .lut_mask = 64'h000A0500F0FAF5F0;
defparam \logicBox|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \logicBox|Selector18~6 (
// Equation(s):
// \logicBox|Selector18~6_combout  = ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [4] & (((\logicBox|Selector18~1_combout  & (!\Instr_Reg|Opcode [7] $ (\Instr_Reg|Opcode [5])))))) # (\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [7] & 
// (\logicBox|Selector18~2_combout  & (!\Instr_Reg|Opcode [5])))) ) ) # ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (((\logicBox|Selector18~3_combout  & (\Instr_Reg|Opcode [4]))))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Selector18~2_combout ),
	.datac(!\logicBox|Selector18~3_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector18~1_combout ),
	.datag(!\Instr_Reg|Opcode [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~6 .extended_lut = "on";
defparam \logicBox|Selector18~6 .lut_mask = 64'h0010000AA510000A;
defparam \logicBox|Selector18~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N37
dffeas \flags|flags_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\logicBox|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\flags|flags_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[2] .is_wysiwyg = "true";
defparam \flags|flags_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N57
cyclonev_lcell_comb \test|Mux0~2 (
// Equation(s):
// \test|Mux0~2_combout  = ( \flags|flags_out [2] & ( \memory|ram~6_combout  & ( (\memory|ram~5_combout  & ((\flags|flags_out [3]) # (\flags|flags_out [1]))) ) ) ) # ( !\flags|flags_out [2] & ( \memory|ram~6_combout  & ( ((!\memory|ram~5_combout ) # 
// (\flags|flags_out [3])) # (\flags|flags_out [1]) ) ) ) # ( \flags|flags_out [2] & ( !\memory|ram~6_combout  & ( (!\memory|ram~5_combout ) # ((!\flags|flags_out [1] & !\flags|flags_out [3])) ) ) ) # ( !\flags|flags_out [2] & ( !\memory|ram~6_combout  & ( 
// (!\flags|flags_out [1] & (\memory|ram~5_combout  & !\flags|flags_out [3])) ) ) )

	.dataa(!\flags|flags_out [1]),
	.datab(!\memory|ram~5_combout ),
	.datac(!\flags|flags_out [3]),
	.datad(gnd),
	.datae(!\flags|flags_out [2]),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Mux0~2 .extended_lut = "off";
defparam \test|Mux0~2 .lut_mask = 64'h2020ECECDFDF1313;
defparam \test|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N12
cyclonev_lcell_comb \test|Mux0~1 (
// Equation(s):
// \test|Mux0~1_combout  = ( \memory|ram~6_combout  & ( (!\memory|ram~5_combout  & (!\flags|flags_out [3])) # (\memory|ram~5_combout  & ((!\flags|flags_out [0]))) ) ) # ( !\memory|ram~6_combout  & ( (!\memory|ram~5_combout  & (\flags|flags_out [3])) # 
// (\memory|ram~5_combout  & ((\flags|flags_out [0]))) ) )

	.dataa(gnd),
	.datab(!\flags|flags_out [3]),
	.datac(!\flags|flags_out [0]),
	.datad(!\memory|ram~5_combout ),
	.datae(gnd),
	.dataf(!\memory|ram~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Mux0~1 .extended_lut = "off";
defparam \test|Mux0~1 .lut_mask = 64'h330F330FCCF0CCF0;
defparam \test|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N48
cyclonev_lcell_comb \test|Mux0~4 (
// Equation(s):
// \test|Mux0~4_combout  = ( \test|Mux0~2_combout  & ( \test|Mux0~1_combout  & ( (!\memory|ram~7_combout  & (((\memory|ram~4_combout )) # (\test|Mux0~0_combout ))) # (\memory|ram~7_combout  & (((!\memory|ram~4_combout ) # (\test|Mux0~3_combout )))) ) ) ) # ( 
// !\test|Mux0~2_combout  & ( \test|Mux0~1_combout  & ( (!\memory|ram~7_combout  & (((\memory|ram~4_combout )) # (\test|Mux0~0_combout ))) # (\memory|ram~7_combout  & (((\test|Mux0~3_combout  & \memory|ram~4_combout )))) ) ) ) # ( \test|Mux0~2_combout  & ( 
// !\test|Mux0~1_combout  & ( (!\memory|ram~7_combout  & (\test|Mux0~0_combout  & ((!\memory|ram~4_combout )))) # (\memory|ram~7_combout  & (((!\memory|ram~4_combout ) # (\test|Mux0~3_combout )))) ) ) ) # ( !\test|Mux0~2_combout  & ( !\test|Mux0~1_combout  & 
// ( (!\memory|ram~7_combout  & (\test|Mux0~0_combout  & ((!\memory|ram~4_combout )))) # (\memory|ram~7_combout  & (((\test|Mux0~3_combout  & \memory|ram~4_combout )))) ) ) )

	.dataa(!\test|Mux0~0_combout ),
	.datab(!\test|Mux0~3_combout ),
	.datac(!\memory|ram~7_combout ),
	.datad(!\memory|ram~4_combout ),
	.datae(!\test|Mux0~2_combout ),
	.dataf(!\test|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Mux0~4 .extended_lut = "off";
defparam \test|Mux0~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \test|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N42
cyclonev_lcell_comb \prog_count|Add0~9 (
// Equation(s):
// \prog_count|Add0~9_sumout  = SUM(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [14] ) + ( \prog_count|Add0~2  ))
// \prog_count|Add0~10  = CARRY(( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|PC [14] ) + ( \prog_count|Add0~2  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\prog_count|PC [14]),
	.datad(!\test|state_counter.0110~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~9_sumout ),
	.cout(\prog_count|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~9 .extended_lut = "off";
defparam \prog_count|Add0~9 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N44
dffeas \prog_count|PC[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~9_sumout ),
	.asdata(\muxSrc|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[14] .is_wysiwyg = "true";
defparam \prog_count|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N18
cyclonev_lcell_comb \LScntl|mux_out[14]~2 (
// Equation(s):
// \LScntl|mux_out[14]~2_combout  = ( \muxDst|Mux1~4_combout  & ( \test|WideOr2~combout  ) ) # ( \muxDst|Mux1~4_combout  & ( !\test|WideOr2~combout  & ( \prog_count|PC [14] ) ) ) # ( !\muxDst|Mux1~4_combout  & ( !\test|WideOr2~combout  & ( \prog_count|PC 
// [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_count|PC [14]),
	.datad(gnd),
	.datae(!\muxDst|Mux1~4_combout ),
	.dataf(!\test|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[14]~2 .extended_lut = "off";
defparam \LScntl|mux_out[14]~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \LScntl|mux_out[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout  = ( \test|state_counter.0011~q  & ( (!\LScntl|mux_out[14]~2_combout  & (!\LScntl|mux_out[15]~1_combout  & \LScntl|mux_out[13]~0_combout )) ) )

	.dataa(!\LScntl|mux_out[14]~2_combout ),
	.datab(!\LScntl|mux_out[15]~1_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\test|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X62_Y12_N17
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000030";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N25
dffeas \memory|ram_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N42
cyclonev_lcell_comb \memory|ram~1 (
// Equation(s):
// \memory|ram~1_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [2]))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [16])))) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [2] & (\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout ))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [16])))) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0_bypass [16]),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~1 .extended_lut = "off";
defparam \memory|ram~1 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \memory|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \Instr_Reg|Opcode[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[7] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N42
cyclonev_lcell_comb \logicBox|Selector5~13 (
// Equation(s):
// \logicBox|Selector5~13_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add6~25_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add3~25_sumout ) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|Add6~25_sumout  & ( \Instr_Reg|Opcode [7] ) ) ) # ( 
// \Instr_Reg|Opcode [6] & ( !\logicBox|Add6~25_sumout  & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add3~25_sumout ) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\logicBox|Add3~25_sumout ),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~13 .extended_lut = "off";
defparam \logicBox|Selector5~13 .lut_mask = 64'h00000A0A55550A0A;
defparam \logicBox|Selector5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N12
cyclonev_lcell_comb \logicBox|Selector5~14 (
// Equation(s):
// \logicBox|Selector5~14_combout  = ( \muxSrc|Mux5~4_combout  & ( \logicBox|Add4~25_sumout  & ( (!\Instr_Reg|Opcode [7]) # ((\immMux|mux_out[2]~4_combout  & \Instr_Reg|Opcode [6])) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( \logicBox|Add4~25_sumout  & ( 
// (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[2]~4_combout ))) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\logicBox|Add4~25_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & 
// (\immMux|mux_out[2]~4_combout  & \Instr_Reg|Opcode [6])) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( !\logicBox|Add4~25_sumout  & ( (\Instr_Reg|Opcode [7] & (\immMux|mux_out[2]~4_combout  & \Instr_Reg|Opcode [6])) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(gnd),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\logicBox|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~14 .extended_lut = "off";
defparam \logicBox|Selector5~14 .lut_mask = 64'h0101A1A10B0BABAB;
defparam \logicBox|Selector5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N15
cyclonev_lcell_comb \logicBox|Selector5~12 (
// Equation(s):
// \logicBox|Selector5~12_combout  = ( \logicBox|Add0~25_sumout  & ( \logicBox|Add10~25_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux5~4_combout ) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6])) ) ) ) # ( 
// !\logicBox|Add0~25_sumout  & ( \logicBox|Add10~25_sumout  & ( (!\Instr_Reg|Opcode [6] & ((\muxSrc|Mux5~4_combout ) # (\Instr_Reg|Opcode [7]))) ) ) ) # ( \logicBox|Add0~25_sumout  & ( !\logicBox|Add10~25_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// ((\muxSrc|Mux5~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add0~25_sumout  & ( !\logicBox|Add10~25_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & \muxSrc|Mux5~4_combout )) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(!\logicBox|Add0~25_sumout ),
	.dataf(!\logicBox|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~12 .extended_lut = "off";
defparam \logicBox|Selector5~12 .lut_mask = 64'h00A00AAA50F05AFA;
defparam \logicBox|Selector5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N24
cyclonev_lcell_comb \ALUcntl|mux_out[10]~112 (
// Equation(s):
// \ALUcntl|mux_out[10]~112_combout  = ( \logicBox|Selector5~14_combout  & ( \logicBox|Selector5~12_combout  & ( ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector5~13_combout ))) # (\Instr_Reg|Opcode [5]) ) 
// ) ) # ( !\logicBox|Selector5~14_combout  & ( \logicBox|Selector5~12_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [7]) # (\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector5~13_combout  & ((!\Instr_Reg|Opcode [5])))) ) 
// ) ) # ( \logicBox|Selector5~14_combout  & ( !\logicBox|Selector5~12_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])) # (\logicBox|Selector5~13_combout ))) ) 
// ) ) # ( !\logicBox|Selector5~14_combout  & ( !\logicBox|Selector5~12_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector5~13_combout )))) ) ) )

	.dataa(!\logicBox|Selector5~13_combout ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector5~14_combout ),
	.dataf(!\logicBox|Selector5~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[10]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[10]~112 .extended_lut = "off";
defparam \ALUcntl|mux_out[10]~112 .lut_mask = 64'hD100D133D1CCD1FF;
defparam \ALUcntl|mux_out[10]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N24
cyclonev_lcell_comb \logicBox|Selector5~22 (
// Equation(s):
// \logicBox|Selector5~22_combout  = ( \logicBox|Selector3~10_combout  & ( \logicBox|Add5~25_sumout  & ( (!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [5]))) ) ) ) # ( 
// \logicBox|Selector3~10_combout  & ( !\logicBox|Add5~25_sumout  & ( (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [6] & (\Instr_Reg|ImmOut [4] & !\Instr_Reg|ImmOut [5])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Selector3~10_combout ),
	.dataf(!\logicBox|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~22 .extended_lut = "off";
defparam \logicBox|Selector5~22 .lut_mask = 64'h0000118800003388;
defparam \logicBox|Selector5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N54
cyclonev_lcell_comb \logicBox|Selector5~11 (
// Equation(s):
// \logicBox|Selector5~11_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|Add8~25_sumout  & ( (!\immMux|mux_out[10]~14_combout  & (((!\Instr_Reg|ImmOut [6] & \logicBox|Selector5~22_combout )))) # (\immMux|mux_out[10]~14_combout  & 
// (((\logicBox|Selector5~22_combout )) # (\logicBox|Selector3~9_combout ))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \logicBox|Add8~25_sumout  & ( ((\logicBox|Selector3~9_combout  & \immMux|mux_out[10]~14_combout )) # (\logicBox|Selector5~22_combout ) ) ) ) # ( 
// \Instr_Reg|ImmOut [4] & ( !\logicBox|Add8~25_sumout  & ( (!\immMux|mux_out[10]~14_combout  & (((!\Instr_Reg|ImmOut [6] & \logicBox|Selector5~22_combout )))) # (\immMux|mux_out[10]~14_combout  & (((\logicBox|Selector5~22_combout )) # 
// (\logicBox|Selector3~9_combout ))) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( !\logicBox|Add8~25_sumout  & ( (\logicBox|Selector3~9_combout  & \immMux|mux_out[10]~14_combout ) ) ) )

	.dataa(!\logicBox|Selector3~9_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\immMux|mux_out[10]~14_combout ),
	.datad(!\logicBox|Selector5~22_combout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~11 .extended_lut = "off";
defparam \logicBox|Selector5~11 .lut_mask = 64'h050505CF05FF05CF;
defparam \logicBox|Selector5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~20 (
// Equation(s):
// \logicBox|ShiftLeft0~20_combout  = ( \logicBox|ShiftLeft0~12_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((!\immMux|mux_out[3]~3_combout  & ((\logicBox|ShiftLeft0~11_combout ))) # (\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~13_combout )))) # 
// (\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[3]~3_combout )))) ) ) # ( !\logicBox|ShiftLeft0~12_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((!\immMux|mux_out[3]~3_combout  & ((\logicBox|ShiftLeft0~11_combout ))) # (\immMux|mux_out[3]~3_combout 
//  & (\logicBox|ShiftLeft0~13_combout )))) ) )

	.dataa(!\logicBox|ShiftLeft0~13_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftLeft0~11_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~20 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~20 .lut_mask = 64'h0C440C443F443F44;
defparam \logicBox|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N36
cyclonev_lcell_comb \logicBox|Selector5~1 (
// Equation(s):
// \logicBox|Selector5~1_combout  = ( \ALUcntl|mux_out[6]~49_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout )) # (\logicBox|Selector5~0_combout ))) # (\immMux|mux_out[3]~3_combout  & (((\logicBox|Selector3~0_combout )))) ) ) 
// # ( !\ALUcntl|mux_out[6]~49_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\logicBox|Selector5~0_combout  & (\immMux|mux_out[2]~4_combout ))) # (\immMux|mux_out[3]~3_combout  & (((\logicBox|Selector3~0_combout )))) ) )

	.dataa(!\logicBox|Selector5~0_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|Selector3~0_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[6]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~1 .extended_lut = "off";
defparam \logicBox|Selector5~1 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \logicBox|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N18
cyclonev_lcell_comb \logicBox|Selector5~2 (
// Equation(s):
// \logicBox|Selector5~2_combout  = ( \logicBox|Selector5~1_combout  & ( (\Instr_Reg|Opcode [7] & ((\logicBox|ShiftLeft0~20_combout ) # (\Instr_Reg|ImmOut [4]))) ) ) # ( !\logicBox|Selector5~1_combout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & 
// \logicBox|ShiftLeft0~20_combout )) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\logicBox|ShiftLeft0~20_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~2 .extended_lut = "off";
defparam \logicBox|Selector5~2 .lut_mask = 64'h0022002211331133;
defparam \logicBox|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N36
cyclonev_lcell_comb \logicBox|Selector5~3 (
// Equation(s):
// \logicBox|Selector5~3_combout  = ( \immMux|mux_out[10]~14_combout  & ( (!\logicBox|Selector4~0_combout  & !\logicBox|Selector5~2_combout ) ) ) # ( !\immMux|mux_out[10]~14_combout  & ( (!\logicBox|Selector5~2_combout  & ((!\muxSrc|Mux5~4_combout ) # 
// (!\logicBox|Selector4~0_combout ))) ) )

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Selector4~0_combout ),
	.datad(!\logicBox|Selector5~2_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[10]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~3 .extended_lut = "off";
defparam \logicBox|Selector5~3 .lut_mask = 64'hFA00FA00F000F000;
defparam \logicBox|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N9
cyclonev_lcell_comb \logicBox|Selector5~8 (
// Equation(s):
// \logicBox|Selector5~8_combout  = ( \Instr_Reg|Opcode [7] & ( \immMux|mux_out[10]~14_combout  & ( !\logicBox|Selector5~2_combout  ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \immMux|mux_out[10]~14_combout  & ( (!\logicBox|Selector5~2_combout  & 
// (!\muxSrc|Mux5~4_combout  $ (\Instr_Reg|ImmOut [5]))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\immMux|mux_out[10]~14_combout  & ( !\logicBox|Selector5~2_combout  ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\immMux|mux_out[10]~14_combout  & ( 
// (!\logicBox|Selector5~2_combout  & ((!\muxSrc|Mux5~4_combout ) # (!\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Selector5~2_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\immMux|mux_out[10]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~8 .extended_lut = "off";
defparam \logicBox|Selector5~8 .lut_mask = 64'hF0A0F0F0A050F0F0;
defparam \logicBox|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N27
cyclonev_lcell_comb \logicBox|Selector5~6 (
// Equation(s):
// \logicBox|Selector5~6_combout  = ( \logicBox|Selector5~5_combout  & ( (\logicBox|Add11~1_sumout ) # (\ALUcntl|mux_out[6]~50_combout ) ) ) # ( !\logicBox|Selector5~5_combout  & ( (\ALUcntl|mux_out[6]~50_combout  & !\logicBox|Add11~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUcntl|mux_out[6]~50_combout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~6 .extended_lut = "off";
defparam \logicBox|Selector5~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \logicBox|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N18
cyclonev_lcell_comb \logicBox|Selector5~7 (
// Equation(s):
// \logicBox|Selector5~7_combout  = ( !\logicBox|Add11~9_sumout  & ( !\logicBox|Add11~5_sumout  & ( (\logicBox|Selector5~6_combout  & (!\logicBox|Add11~29_sumout  & (\logicBox|ShiftRight0~7_combout  & \logicBox|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\logicBox|Selector5~6_combout ),
	.datab(!\logicBox|Add11~29_sumout ),
	.datac(!\logicBox|ShiftRight0~7_combout ),
	.datad(!\logicBox|ShiftRight0~1_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~7 .extended_lut = "off";
defparam \logicBox|Selector5~7 .lut_mask = 64'h0004000000000000;
defparam \logicBox|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N6
cyclonev_lcell_comb \logicBox|Selector5~4 (
// Equation(s):
// \logicBox|Selector5~4_combout  = ( \logicBox|Selector6~0_combout  & ( \logicBox|ShiftLeft0~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|Selector6~0_combout ),
	.dataf(!\logicBox|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~4 .extended_lut = "off";
defparam \logicBox|Selector5~4 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N0
cyclonev_lcell_comb \logicBox|Selector5~27 (
// Equation(s):
// \logicBox|Selector5~27_combout  = ( !\Instr_Reg|Opcode [7] & ( ((\Instr_Reg|ImmOut [5] & (\logicBox|Add1~21_sumout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (((\immMux|mux_out[15]~5_combout  & ((\logicBox|Selector6~5_combout ) # (\logicBox|Selector5~7_combout 
// )))) # (\logicBox|Selector5~4_combout )) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Selector5~7_combout ),
	.datad(!\logicBox|Selector6~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector5~4_combout ),
	.datag(!\logicBox|Add1~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~27 .extended_lut = "on";
defparam \logicBox|Selector5~27 .lut_mask = 64'h030305550303FFFF;
defparam \logicBox|Selector5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N39
cyclonev_lcell_comb \logicBox|Selector5~9 (
// Equation(s):
// \logicBox|Selector5~9_combout  = ( \logicBox|Add2~21_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [5]) # (\logicBox|Add1~21_sumout ))) ) ) # ( !\logicBox|Add2~21_sumout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Add1~21_sumout  & 
// !\Instr_Reg|ImmOut [5])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Add1~21_sumout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~9 .extended_lut = "off";
defparam \logicBox|Selector5~9 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \logicBox|Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N18
cyclonev_lcell_comb \logicBox|Selector5~10 (
// Equation(s):
// \logicBox|Selector5~10_combout  = ( \logicBox|Selector5~27_combout  & ( \logicBox|Selector5~9_combout  & ( ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector5~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector5~8_combout )))) # (\Instr_Reg|ImmOut 
// [6]) ) ) ) # ( !\logicBox|Selector5~27_combout  & ( \logicBox|Selector5~9_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector5~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector5~8_combout ))))) # 
// (\Instr_Reg|ImmOut [6] & (((\Instr_Reg|ImmOut [4])))) ) ) ) # ( \logicBox|Selector5~27_combout  & ( !\logicBox|Selector5~9_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & (!\logicBox|Selector5~3_combout )) # (\Instr_Reg|ImmOut [4] & 
// ((!\logicBox|Selector5~8_combout ))))) # (\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Selector5~27_combout  & ( !\logicBox|Selector5~9_combout  & ( (!\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [4] & 
// (!\logicBox|Selector5~3_combout )) # (\Instr_Reg|ImmOut [4] & ((!\logicBox|Selector5~8_combout ))))) ) ) )

	.dataa(!\logicBox|Selector5~3_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Selector5~8_combout ),
	.datae(!\logicBox|Selector5~27_combout ),
	.dataf(!\logicBox|Selector5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~10 .extended_lut = "off";
defparam \logicBox|Selector5~10 .lut_mask = 64'h8C80BCB08F83BFB3;
defparam \logicBox|Selector5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N42
cyclonev_lcell_comb \ALUcntl|mux_out[10]~113 (
// Equation(s):
// \ALUcntl|mux_out[10]~113_combout  = ( \ALUcntl|mux_out[10]~112_combout  & ( ((\logicBox|Selector7~0_combout  & \logicBox|Selector5~10_combout )) # (\Instr_Reg|Opcode [4]) ) ) # ( !\ALUcntl|mux_out[10]~112_combout  & ( (\logicBox|Selector7~0_combout  & 
// (\logicBox|Selector5~10_combout  & !\Instr_Reg|Opcode [4])) ) )

	.dataa(gnd),
	.datab(!\logicBox|Selector7~0_combout ),
	.datac(!\logicBox|Selector5~10_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[10]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[10]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[10]~113 .extended_lut = "off";
defparam \ALUcntl|mux_out[10]~113 .lut_mask = 64'h0300030003FF03FF;
defparam \ALUcntl|mux_out[10]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N33
cyclonev_lcell_comb \ALUcntl|mux_out[10]~51 (
// Equation(s):
// \ALUcntl|mux_out[10]~51_combout  = ( \logicBox|Selector5~11_combout  & ( \ALUcntl|mux_out[10]~113_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[10]~112_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~4_combout )) ) ) ) # ( !\logicBox|Selector5~11_combout  & ( \ALUcntl|mux_out[10]~113_combout  & ( (!\test|state_counter.0101~q  & (((!\Instr_Reg|Opcode [5]) # (\ALUcntl|mux_out[10]~112_combout )))) # (\test|state_counter.0101~q  & 
// (\memory|ram~4_combout )) ) ) ) # ( \logicBox|Selector5~11_combout  & ( !\ALUcntl|mux_out[10]~113_combout  & ( (!\test|state_counter.0101~q  & ((\ALUcntl|mux_out[10]~112_combout ))) # (\test|state_counter.0101~q  & (\memory|ram~4_combout )) ) ) ) # ( 
// !\logicBox|Selector5~11_combout  & ( !\ALUcntl|mux_out[10]~113_combout  & ( (!\test|state_counter.0101~q  & (((\Instr_Reg|Opcode [5] & \ALUcntl|mux_out[10]~112_combout )))) # (\test|state_counter.0101~q  & (\memory|ram~4_combout )) ) ) )

	.dataa(!\memory|ram~4_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\test|state_counter.0101~q ),
	.datad(!\ALUcntl|mux_out[10]~112_combout ),
	.datae(!\logicBox|Selector5~11_combout ),
	.dataf(!\ALUcntl|mux_out[10]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[10]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[10]~51 .extended_lut = "off";
defparam \ALUcntl|mux_out[10]~51 .lut_mask = 64'h053505F5C5F5C5F5;
defparam \ALUcntl|mux_out[10]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N53
dffeas \registers|r[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALUcntl|mux_out[10]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][10] .is_wysiwyg = "true";
defparam \registers|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N48
cyclonev_lcell_comb \muxSrc|Mux5~1 (
// Equation(s):
// \muxSrc|Mux5~1_combout  = ( \registers|r[6][10]~q  & ( \Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[5][10]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[7][10]~q ))) ) ) ) # ( !\registers|r[6][10]~q  & ( \Instr_Reg|RsrcOut [0] & ( 
// (!\Instr_Reg|RsrcOut [1] & (\registers|r[5][10]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[7][10]~q ))) ) ) ) # ( \registers|r[6][10]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (\Instr_Reg|RsrcOut [1]) # (\registers|r[4][10]~q ) ) ) ) # ( 
// !\registers|r[6][10]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (\registers|r[4][10]~q  & !\Instr_Reg|RsrcOut [1]) ) ) )

	.dataa(!\registers|r[4][10]~q ),
	.datab(!\registers|r[5][10]~q ),
	.datac(!\Instr_Reg|RsrcOut [1]),
	.datad(!\registers|r[7][10]~q ),
	.datae(!\registers|r[6][10]~q ),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~1 .extended_lut = "off";
defparam \muxSrc|Mux5~1 .lut_mask = 64'h50505F5F303F303F;
defparam \muxSrc|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N9
cyclonev_lcell_comb \muxSrc|Mux5~0 (
// Equation(s):
// \muxSrc|Mux5~0_combout  = ( \registers|r[1][10]~q  & ( \registers|r[0][10]~q  & ( (!\Instr_Reg|RsrcOut [1]) # ((!\Instr_Reg|RsrcOut [0] & (\registers|r[2][10]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][10]~q )))) ) ) ) # ( !\registers|r[1][10]~q  
// & ( \registers|r[0][10]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1]) # ((\registers|r[2][10]~q )))) # (\Instr_Reg|RsrcOut [0] & (\Instr_Reg|RsrcOut [1] & ((\registers|r[3][10]~q )))) ) ) ) # ( \registers|r[1][10]~q  & ( 
// !\registers|r[0][10]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\Instr_Reg|RsrcOut [1] & (\registers|r[2][10]~q ))) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1]) # ((\registers|r[3][10]~q )))) ) ) ) # ( !\registers|r[1][10]~q  & ( !\registers|r[0][10]~q  
// & ( (\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[2][10]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][10]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\registers|r[2][10]~q ),
	.datad(!\registers|r[3][10]~q ),
	.datae(!\registers|r[1][10]~q ),
	.dataf(!\registers|r[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~0 .extended_lut = "off";
defparam \muxSrc|Mux5~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \muxSrc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N57
cyclonev_lcell_comb \muxSrc|Mux5~3 (
// Equation(s):
// \muxSrc|Mux5~3_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[12][10]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[14][10]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[15][10]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[12][10]~q  
// & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[13][10]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[12][10]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[14][10]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[15][10]~q ))) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [1] & ( !\registers|r[12][10]~q  & ( (\Instr_Reg|RsrcOut [0] & \registers|r[13][10]~q ) ) ) )

	.dataa(!\registers|r[14][10]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[15][10]~q ),
	.datad(!\registers|r[13][10]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~3 .extended_lut = "off";
defparam \muxSrc|Mux5~3 .lut_mask = 64'h00334747CCFF4747;
defparam \muxSrc|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N27
cyclonev_lcell_comb \muxSrc|Mux5~2 (
// Equation(s):
// \muxSrc|Mux5~2_combout  = ( \registers|r[11][10]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[10][10]~q ) ) ) ) # ( !\registers|r[11][10]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[10][10]~q  & !\Instr_Reg|RsrcOut [0]) ) 
// ) ) # ( \registers|r[11][10]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q )) ) ) ) # ( !\registers|r[11][10]~q  & ( !\Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q )) ) ) )

	.dataa(!\registers|r[10][10]~q ),
	.datab(!\registers|r[9][10]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[8][10]~q ),
	.datae(!\registers|r[11][10]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~2 .extended_lut = "off";
defparam \muxSrc|Mux5~2 .lut_mask = 64'h03F303F350505F5F;
defparam \muxSrc|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N0
cyclonev_lcell_comb \muxSrc|Mux5~4 (
// Equation(s):
// \muxSrc|Mux5~4_combout  = ( \Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux5~2_combout  & ( (!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux5~3_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \muxSrc|Mux5~2_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~0_combout 
// ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux5~1_combout )) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\muxSrc|Mux5~2_combout  & ( (\Instr_Reg|RsrcOut [2] & \muxSrc|Mux5~3_combout ) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\muxSrc|Mux5~2_combout  & ( 
// (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux5~1_combout )) ) ) )

	.dataa(!\muxSrc|Mux5~1_combout ),
	.datab(!\muxSrc|Mux5~0_combout ),
	.datac(!\Instr_Reg|RsrcOut [2]),
	.datad(!\muxSrc|Mux5~3_combout ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\muxSrc|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~4 .extended_lut = "off";
defparam \muxSrc|Mux5~4 .lut_mask = 64'h3535000F3535F0FF;
defparam \muxSrc|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N24
cyclonev_lcell_comb \memory|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \memory|ram_rtl_0_bypass[11]~feeder_combout  = ( \muxSrc|Mux5~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N26
dffeas \memory|ram_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000102";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N21
cyclonev_lcell_comb \memory|ram~4 (
// Equation(s):
// \memory|ram~4_combout  = ( \memory|ram_rtl_0_bypass [0] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [11] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( 
// \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout ) ) ) ) # ( \memory|ram_rtl_0_bypass [0] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0_bypass [11] ) ) ) # ( !\memory|ram_rtl_0_bypass [0] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [11]),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\memory|ram_rtl_0_bypass [0]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~4 .extended_lut = "off";
defparam \memory|ram~4 .lut_mask = 64'h3300555533FF5555;
defparam \memory|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N15
cyclonev_lcell_comb \Instr_Reg|RsrcOut[2]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[2]~feeder_combout  = \memory|ram~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[2]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Instr_Reg|RsrcOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N17
dffeas \Instr_Reg|RsrcOut[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[2]~feeder_combout ),
	.asdata(\memory|ram~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N27
cyclonev_lcell_comb \muxSrc|Mux3~3 (
// Equation(s):
// \muxSrc|Mux3~3_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[15][12]~q  & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[14][12]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[15][12]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[12][12]~q )) 
// # (\Instr_Reg|RsrcOut [0] & ((\registers|r[13][12]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[15][12]~q  & ( (\registers|r[14][12]~q  & !\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[15][12]~q  & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[12][12]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[13][12]~q ))) ) ) )

	.dataa(!\registers|r[14][12]~q ),
	.datab(!\registers|r[12][12]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[13][12]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~3 .extended_lut = "off";
defparam \muxSrc|Mux3~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \muxSrc|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N39
cyclonev_lcell_comb \muxSrc|Mux3~2 (
// Equation(s):
// \muxSrc|Mux3~2_combout  = ( \registers|r[10][12]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[11][12]~q ) ) ) ) # ( !\registers|r[10][12]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[11][12]~q  & \Instr_Reg|RsrcOut [0]) ) 
// ) ) # ( \registers|r[10][12]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[8][12]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[9][12]~q ))) ) ) ) # ( !\registers|r[10][12]~q  & ( !\Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[8][12]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[9][12]~q ))) ) ) )

	.dataa(!\registers|r[8][12]~q ),
	.datab(!\registers|r[11][12]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[9][12]~q ),
	.datae(!\registers|r[10][12]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~2 .extended_lut = "off";
defparam \muxSrc|Mux3~2 .lut_mask = 64'h505F505F0303F3F3;
defparam \muxSrc|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N3
cyclonev_lcell_comb \muxSrc|Mux3~1 (
// Equation(s):
// \muxSrc|Mux3~1_combout  = ( \registers|r[4][12]~q  & ( \registers|r[6][12]~q  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & (\registers|r[5][12]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[7][12]~q )))) ) ) ) # ( !\registers|r[4][12]~q  
// & ( \registers|r[6][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[5][12]~q  & ((\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\registers|r[7][12]~q )))) ) ) ) # ( \registers|r[4][12]~q  & ( 
// !\registers|r[6][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])) # (\registers|r[5][12]~q ))) # (\Instr_Reg|RsrcOut [1] & (((\registers|r[7][12]~q  & \Instr_Reg|RsrcOut [0])))) ) ) ) # ( !\registers|r[4][12]~q  & ( 
// !\registers|r[6][12]~q  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\registers|r[5][12]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[7][12]~q ))))) ) ) )

	.dataa(!\registers|r[5][12]~q ),
	.datab(!\registers|r[7][12]~q ),
	.datac(!\Instr_Reg|RsrcOut [1]),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[4][12]~q ),
	.dataf(!\registers|r[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~1 .extended_lut = "off";
defparam \muxSrc|Mux3~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \muxSrc|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N27
cyclonev_lcell_comb \muxSrc|Mux3~0 (
// Equation(s):
// \muxSrc|Mux3~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[1][12]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[2][12]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][12]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[1][12]~q  & ( 
// (\Instr_Reg|RsrcOut [0]) # (\registers|r[0][12]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[1][12]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[2][12]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[3][12]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [1] & ( !\registers|r[1][12]~q  & ( (\registers|r[0][12]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[2][12]~q ),
	.datab(!\registers|r[0][12]~q ),
	.datac(!\registers|r[3][12]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~0 .extended_lut = "off";
defparam \muxSrc|Mux3~0 .lut_mask = 64'h3300550F33FF550F;
defparam \muxSrc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N57
cyclonev_lcell_comb \muxSrc|Mux3~4 (
// Equation(s):
// \muxSrc|Mux3~4_combout  = ( \muxSrc|Mux3~0_combout  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux3~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux3~3_combout )) ) ) ) # ( !\muxSrc|Mux3~0_combout  & ( \Instr_Reg|RsrcOut [3] 
// & ( (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux3~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux3~3_combout )) ) ) ) # ( \muxSrc|Mux3~0_combout  & ( !\Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2]) # (\muxSrc|Mux3~1_combout ) ) ) ) # ( 
// !\muxSrc|Mux3~0_combout  & ( !\Instr_Reg|RsrcOut [3] & ( (\Instr_Reg|RsrcOut [2] & \muxSrc|Mux3~1_combout ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux3~3_combout ),
	.datac(!\muxSrc|Mux3~2_combout ),
	.datad(!\muxSrc|Mux3~1_combout ),
	.datae(!\muxSrc|Mux3~0_combout ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~4 .extended_lut = "off";
defparam \muxSrc|Mux3~4 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \muxSrc|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N52
dffeas \memory|ram_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000065";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N57
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  
// & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )))) 
// # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  
// & (\memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N57
cyclonev_lcell_comb \memory|ram~0 (
// Equation(s):
// \memory|ram~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [2]))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [13])))) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [13])))) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0_bypass [13]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~0 .extended_lut = "off";
defparam \memory|ram~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \memory|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N45
cyclonev_lcell_comb \test|Equal0~0 (
// Equation(s):
// \test|Equal0~0_combout  = ( \memory|ram~2_combout  & ( !\memory|ram~3_combout  & ( !\memory|ram~0_combout  ) ) )

	.dataa(!\memory|ram~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram~2_combout ),
	.dataf(!\memory|ram~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|Equal0~0 .extended_lut = "off";
defparam \test|Equal0~0 .lut_mask = 64'h0000AAAA00000000;
defparam \test|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N54
cyclonev_lcell_comb \test|state_counter~17 (
// Equation(s):
// \test|state_counter~17_combout  = ( !\rst~input_o  & ( \test|Equal1~0_combout  & ( (!\memory|ram~11_combout  & (\test|state_counter.0001~q  & (\test|Equal0~0_combout  & !\memory|ram~10_combout ))) ) ) )

	.dataa(!\memory|ram~11_combout ),
	.datab(!\test|state_counter.0001~q ),
	.datac(!\test|Equal0~0_combout ),
	.datad(!\memory|ram~10_combout ),
	.datae(!\rst~input_o ),
	.dataf(!\test|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~17 .extended_lut = "off";
defparam \test|state_counter~17 .lut_mask = 64'h0000000002000000;
defparam \test|state_counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N56
dffeas \test|state_counter.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0100 .is_wysiwyg = "true";
defparam \test|state_counter.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N21
cyclonev_lcell_comb \prog_count|PC[3]~1 (
// Equation(s):
// \prog_count|PC[3]~1_combout  = ( !\rst~input_o  & ( ((!\test|state_counter.0000~q ) # (\test|state_counter.0001~q )) # (\test|state_counter.0100~q ) ) )

	.dataa(!\test|state_counter.0100~q ),
	.datab(gnd),
	.datac(!\test|state_counter.0001~q ),
	.datad(!\test|state_counter.0000~q ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_count|PC[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|PC[3]~1 .extended_lut = "off";
defparam \prog_count|PC[3]~1 .lut_mask = 64'hFF5FFF5F00000000;
defparam \prog_count|PC[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N59
dffeas \test|state_counter.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\prog_count|PC[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0000 .is_wysiwyg = "true";
defparam \test|state_counter.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N24
cyclonev_lcell_comb \test|state_counter~22 (
// Equation(s):
// \test|state_counter~22_combout  = ( !\test|state_counter.0000~q  & ( !\rst~input_o  ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test|state_counter.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~22 .extended_lut = "off";
defparam \test|state_counter~22 .lut_mask = 64'hCCCCCCCC00000000;
defparam \test|state_counter~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y19_N26
dffeas \test|state_counter.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0001 .is_wysiwyg = "true";
defparam \test|state_counter.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N48
cyclonev_lcell_comb \test|state_counter~18 (
// Equation(s):
// \test|state_counter~18_combout  = ( !\rst~input_o  & ( \test|Equal1~0_combout  & ( (!\memory|ram~11_combout  & (\test|state_counter.0001~q  & (\test|Equal0~0_combout  & \memory|ram~10_combout ))) ) ) )

	.dataa(!\memory|ram~11_combout ),
	.datab(!\test|state_counter.0001~q ),
	.datac(!\test|Equal0~0_combout ),
	.datad(!\memory|ram~10_combout ),
	.datae(!\rst~input_o ),
	.dataf(!\test|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test|state_counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test|state_counter~18 .extended_lut = "off";
defparam \test|state_counter~18 .lut_mask = 64'h0000000000020000;
defparam \test|state_counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N50
dffeas \test|state_counter.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\test|state_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test|state_counter.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test|state_counter.0011 .is_wysiwyg = "true";
defparam \test|state_counter.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N41
dffeas \memory|ram_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\test|state_counter.0011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h505F0303505FF3F3;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N59
dffeas \memory|ram_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )) ) ) ) # ( \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h05AF111105AFBBBB;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N57
cyclonev_lcell_comb \memory|ram~11 (
// Equation(s):
// \memory|ram~11_combout  = ( \memory|ram_rtl_0_bypass [8] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( ((\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout )) # (\memory|ram_rtl_0_bypass [0]) ) ) ) # ( !\memory|ram_rtl_0_bypass [8] & ( \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] 
// & ((\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # (\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( \memory|ram_rtl_0_bypass [8] & ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [2])) # (\memory|ram_rtl_0_bypass [0]) ) ) ) # ( !\memory|ram_rtl_0_bypass [8] & ( 
// !\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\memory|ram_rtl_0_bypass [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0_bypass [8]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~11 .extended_lut = "off";
defparam \memory|ram~11 .lut_mask = 64'h202075752A2A7F7F;
defparam \memory|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N59
dffeas \Instr_Reg|ImmOut[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[7] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N45
cyclonev_lcell_comb \prog_count|Add0~5 (
// Equation(s):
// \prog_count|Add0~5_sumout  = SUM(( \prog_count|PC [15] ) + ( (\Instr_Reg|ImmOut [7] & (\test|Mux0~4_combout  & \test|state_counter.0110~q )) ) + ( \prog_count|Add0~10  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\test|Mux0~4_combout ),
	.datac(!\test|state_counter.0110~q ),
	.datad(!\prog_count|PC [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~5 .extended_lut = "off";
defparam \prog_count|Add0~5 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N47
dffeas \prog_count|PC[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~5_sumout ),
	.asdata(\muxSrc|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~0_combout ),
	.ena(!\prog_count|PC[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[15] .is_wysiwyg = "true";
defparam \prog_count|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N24
cyclonev_lcell_comb \LScntl|mux_out[15]~1 (
// Equation(s):
// \LScntl|mux_out[15]~1_combout  = ( \test|WideOr2~combout  & ( \muxDst|Mux0~4_combout  ) ) # ( !\test|WideOr2~combout  & ( \muxDst|Mux0~4_combout  & ( \prog_count|PC [15] ) ) ) # ( !\test|WideOr2~combout  & ( !\muxDst|Mux0~4_combout  & ( \prog_count|PC 
// [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_count|PC [15]),
	.datad(gnd),
	.datae(!\test|WideOr2~combout ),
	.dataf(!\muxDst|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[15]~1 .extended_lut = "off";
defparam \LScntl|mux_out[15]~1 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \LScntl|mux_out[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N2
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N10
dffeas \memory|ram_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\muxSrc|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N27
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_dpm1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \memory|ram~3 (
// Equation(s):
// \memory|ram~3_combout  = ( \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0_bypass [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [14])))) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout  & ( 
// (!\memory|ram_rtl_0_bypass [0] & (\memory|ram_rtl_0|auto_generated|address_reg_b [2] & ((\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout )))) # (\memory|ram_rtl_0_bypass [0] & (((\memory|ram_rtl_0_bypass [14])))) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\memory|ram_rtl_0_bypass [0]),
	.datac(!\memory|ram_rtl_0_bypass [14]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram~3 .extended_lut = "off";
defparam \memory|ram~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \memory|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N44
dffeas \Instr_Reg|Opcode[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RsrcOut[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[5] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N27
cyclonev_lcell_comb \ALUcntl|mux_out[13]~28 (
// Equation(s):
// \ALUcntl|mux_out[13]~28_combout  = ( !\immMux|mux_out[3]~3_combout  & ( (!\immMux|mux_out[0]~1_combout  & (!\immMux|mux_out[1]~2_combout  & (\ALUcntl|mux_out[5]~27_combout  & !\immMux|mux_out[2]~4_combout ))) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\ALUcntl|mux_out[5]~27_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~28 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~28 .lut_mask = 64'h0800080000000000;
defparam \ALUcntl|mux_out[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \ALUcntl|mux_out[13]~29 (
// Equation(s):
// \ALUcntl|mux_out[13]~29_combout  = ( \ALUcntl|mux_out[13]~28_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[13]~16_combout ))) # (\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [7])))) ) ) # ( 
// !\ALUcntl|mux_out[13]~28_combout  & ( (\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [7])) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\ALUcntl|mux_out[13]~16_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~29 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~29 .lut_mask = 64'h4040404040C840C8;
defparam \ALUcntl|mux_out[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N24
cyclonev_lcell_comb \ALUcntl|mux_out[13]~1 (
// Equation(s):
// \ALUcntl|mux_out[13]~1_combout  = ( \immMux|mux_out[13]~6_combout  & ( \logicBox|Add6~5_sumout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & \logicBox|Add3~5_sumout 
// ))) ) ) ) # ( !\immMux|mux_out[13]~6_combout  & ( \logicBox|Add6~5_sumout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & \logicBox|Add3~5_sumout )))) ) ) ) # ( 
// \immMux|mux_out[13]~6_combout  & ( !\logicBox|Add6~5_sumout  & ( (!\Instr_Reg|Opcode [4]) # ((\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & \logicBox|Add3~5_sumout ))) ) ) ) # ( !\immMux|mux_out[13]~6_combout  & ( !\logicBox|Add6~5_sumout  & ( 
// (\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [4] & (!\Instr_Reg|Opcode [7] & \logicBox|Add3~5_sumout ))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Add3~5_sumout ),
	.datae(!\immMux|mux_out[13]~6_combout ),
	.dataf(!\logicBox|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~1 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~1 .lut_mask = 64'h0010CCDC0212CEDE;
defparam \ALUcntl|mux_out[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N0
cyclonev_lcell_comb \ALUcntl|mux_out[13]~23 (
// Equation(s):
// \ALUcntl|mux_out[13]~23_combout  = ( \logicBox|Add0~5_sumout  & ( \logicBox|Add4~5_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # ((\immMux|mux_out[5]~8_combout  & 
// \Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Add0~5_sumout  & ( \logicBox|Add4~5_sumout  & ( (\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[5]~8_combout )))) ) ) ) # ( \logicBox|Add0~5_sumout  & ( 
// !\logicBox|Add4~5_sumout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [6]) # (!\Instr_Reg|Opcode [7])))) # (\Instr_Reg|Opcode [4] & (\immMux|mux_out[5]~8_combout  & (\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [7]))) ) ) ) # ( 
// !\logicBox|Add0~5_sumout  & ( !\logicBox|Add4~5_sumout  & ( (\immMux|mux_out[5]~8_combout  & (\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\immMux|mux_out[5]~8_combout ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add0~5_sumout ),
	.dataf(!\logicBox|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~23 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~23 .lut_mask = 64'h0001CCC10301CFC1;
defparam \ALUcntl|mux_out[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N48
cyclonev_lcell_comb \ALUcntl|mux_out[13]~15 (
// Equation(s):
// \ALUcntl|mux_out[13]~15_combout  = ( \logicBox|ShiftLeft0~9_combout  & ( \ALUcntl|mux_out[13]~14_combout  & ( (!\ALUcntl|mux_out[13]~13_combout  & ((\muxSrc|Mux4~4_combout ))) # (\ALUcntl|mux_out[13]~13_combout  & (\muxSrc|Mux5~4_combout )) ) ) ) # ( 
// !\logicBox|ShiftLeft0~9_combout  & ( \ALUcntl|mux_out[13]~14_combout  & ( (!\ALUcntl|mux_out[13]~13_combout  & ((\muxSrc|Mux4~4_combout ))) # (\ALUcntl|mux_out[13]~13_combout  & (\muxSrc|Mux5~4_combout )) ) ) ) # ( \logicBox|ShiftLeft0~9_combout  & ( 
// !\ALUcntl|mux_out[13]~14_combout  & ( (!\ALUcntl|mux_out[13]~13_combout ) # (\muxSrc|Mux3~4_combout ) ) ) ) # ( !\logicBox|ShiftLeft0~9_combout  & ( !\ALUcntl|mux_out[13]~14_combout  & ( (\ALUcntl|mux_out[13]~13_combout  & \muxSrc|Mux3~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(!\ALUcntl|mux_out[13]~13_combout ),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(!\logicBox|ShiftLeft0~9_combout ),
	.dataf(!\ALUcntl|mux_out[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~15 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~15 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ALUcntl|mux_out[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N9
cyclonev_lcell_comb \ALUcntl|mux_out[13]~2 (
// Equation(s):
// \ALUcntl|mux_out[13]~2_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\muxSrc|Mux2~4_combout  & (\immMux|mux_out[13]~6_combout )) # (\muxSrc|Mux2~4_combout  & ((!\immMux|mux_out[13]~6_combout ) # (!\Instr_Reg|ImmOut [4]))) ) ) # ( !\Instr_Reg|ImmOut [5] & ( 
// (\muxSrc|Mux2~4_combout  & (\immMux|mux_out[13]~6_combout  & \Instr_Reg|ImmOut [4])) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[13]~6_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~2 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~2 .lut_mask = 64'h000500055F5A5F5A;
defparam \ALUcntl|mux_out[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N30
cyclonev_lcell_comb \ALUcntl|mux_out[13]~3 (
// Equation(s):
// \ALUcntl|mux_out[13]~3_combout  = ( \logicBox|ShiftRight1~0_combout  & ( \logicBox|ShiftRight3~1_combout  & ( (!\Instr_Reg|Opcode [7] & (\ALUcntl|mux_out[13]~2_combout )) # (\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [5]))) ) ) ) # ( 
// !\logicBox|ShiftRight1~0_combout  & ( \logicBox|ShiftRight3~1_combout  & ( (!\Instr_Reg|Opcode [7] & (\ALUcntl|mux_out[13]~2_combout )) # (\Instr_Reg|Opcode [7] & (((\Instr_Reg|ImmOut [5]) # (\logicBox|ShiftRight1~3_combout )))) ) ) ) # ( 
// \logicBox|ShiftRight1~0_combout  & ( !\logicBox|ShiftRight3~1_combout  & ( (!\Instr_Reg|Opcode [7] & \ALUcntl|mux_out[13]~2_combout ) ) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( !\logicBox|ShiftRight3~1_combout  & ( (!\Instr_Reg|Opcode [7] & 
// (\ALUcntl|mux_out[13]~2_combout )) # (\Instr_Reg|Opcode [7] & (((\logicBox|ShiftRight1~3_combout  & !\Instr_Reg|ImmOut [5])))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\ALUcntl|mux_out[13]~2_combout ),
	.datac(!\logicBox|ShiftRight1~3_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|ShiftRight1~0_combout ),
	.dataf(!\logicBox|ShiftRight3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~3 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~3 .lut_mask = 64'h2722222227772277;
defparam \ALUcntl|mux_out[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N0
cyclonev_lcell_comb \ALUcntl|mux_out[13]~8 (
// Equation(s):
// \ALUcntl|mux_out[13]~8_combout  = ( \logicBox|ShiftRight2~1_combout  & ( \logicBox|ShiftRight0~4_combout  & ( (!\ALUcntl|mux_out[13]~7_combout  & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Add2~5_sumout ))) ) ) ) # ( !\logicBox|ShiftRight2~1_combout  & ( 
// \logicBox|ShiftRight0~4_combout  & ( (!\ALUcntl|mux_out[13]~7_combout  & ((!\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [4] & ((\logicBox|Add2~5_sumout ))))) ) ) ) # ( \logicBox|ShiftRight2~1_combout  & ( 
// !\logicBox|ShiftRight0~4_combout  & ( (!\ALUcntl|mux_out[13]~7_combout  & ((!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [4] & ((\logicBox|Add2~5_sumout ))))) ) ) ) # ( !\logicBox|ShiftRight2~1_combout  & ( 
// !\logicBox|ShiftRight0~4_combout  & ( (\Instr_Reg|ImmOut [4] & (!\ALUcntl|mux_out[13]~7_combout  & \logicBox|Add2~5_sumout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\ALUcntl|mux_out[13]~7_combout ),
	.datad(!\logicBox|Add2~5_sumout ),
	.datae(!\logicBox|ShiftRight2~1_combout ),
	.dataf(!\logicBox|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~8 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~8 .lut_mask = 64'h0030407080B0C0F0;
defparam \ALUcntl|mux_out[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N18
cyclonev_lcell_comb \ALUcntl|mux_out[13]~12 (
// Equation(s):
// \ALUcntl|mux_out[13]~12_combout  = ( \ALUcntl|mux_out[13]~8_combout  & ( \muxSrc|Mux0~4_combout  & ( ((!\ALUcntl|mux_out[13]~11_combout  & ((\ALUcntl|mux_out[13]~3_combout ))) # (\ALUcntl|mux_out[13]~11_combout  & (\logicBox|Add1~5_sumout ))) # 
// (\ALUcntl|mux_out[13]~9_combout ) ) ) ) # ( !\ALUcntl|mux_out[13]~8_combout  & ( \muxSrc|Mux0~4_combout  & ( (!\ALUcntl|mux_out[13]~11_combout  & (((\ALUcntl|mux_out[13]~9_combout ) # (\ALUcntl|mux_out[13]~3_combout )))) # (\ALUcntl|mux_out[13]~11_combout 
//  & (\logicBox|Add1~5_sumout  & ((!\ALUcntl|mux_out[13]~9_combout )))) ) ) ) # ( \ALUcntl|mux_out[13]~8_combout  & ( !\muxSrc|Mux0~4_combout  & ( (!\ALUcntl|mux_out[13]~11_combout  & (((\ALUcntl|mux_out[13]~3_combout  & !\ALUcntl|mux_out[13]~9_combout )))) 
// # (\ALUcntl|mux_out[13]~11_combout  & (((\ALUcntl|mux_out[13]~9_combout )) # (\logicBox|Add1~5_sumout ))) ) ) ) # ( !\ALUcntl|mux_out[13]~8_combout  & ( !\muxSrc|Mux0~4_combout  & ( (!\ALUcntl|mux_out[13]~9_combout  & ((!\ALUcntl|mux_out[13]~11_combout  & 
// ((\ALUcntl|mux_out[13]~3_combout ))) # (\ALUcntl|mux_out[13]~11_combout  & (\logicBox|Add1~5_sumout )))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~11_combout ),
	.datab(!\logicBox|Add1~5_sumout ),
	.datac(!\ALUcntl|mux_out[13]~3_combout ),
	.datad(!\ALUcntl|mux_out[13]~9_combout ),
	.datae(!\ALUcntl|mux_out[13]~8_combout ),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~12 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~12 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ALUcntl|mux_out[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N36
cyclonev_lcell_comb \ALUcntl|mux_out[13]~19 (
// Equation(s):
// \ALUcntl|mux_out[13]~19_combout  = ( \logicBox|ShiftLeft0~8_combout  & ( \ALUcntl|mux_out[13]~12_combout  & ( (!\ALUcntl|mux_out[13]~18_combout ) # ((!\ALUcntl|mux_out[13]~17_combout  & (\ALUcntl|mux_out[13]~15_combout )) # 
// (\ALUcntl|mux_out[13]~17_combout  & ((\logicBox|ShiftLeft0~10_combout )))) ) ) ) # ( !\logicBox|ShiftLeft0~8_combout  & ( \ALUcntl|mux_out[13]~12_combout  & ( (!\ALUcntl|mux_out[13]~17_combout  & (((!\ALUcntl|mux_out[13]~18_combout )) # 
// (\ALUcntl|mux_out[13]~15_combout ))) # (\ALUcntl|mux_out[13]~17_combout  & (((\logicBox|ShiftLeft0~10_combout  & \ALUcntl|mux_out[13]~18_combout )))) ) ) ) # ( \logicBox|ShiftLeft0~8_combout  & ( !\ALUcntl|mux_out[13]~12_combout  & ( 
// (!\ALUcntl|mux_out[13]~17_combout  & (\ALUcntl|mux_out[13]~15_combout  & ((\ALUcntl|mux_out[13]~18_combout )))) # (\ALUcntl|mux_out[13]~17_combout  & (((!\ALUcntl|mux_out[13]~18_combout ) # (\logicBox|ShiftLeft0~10_combout )))) ) ) ) # ( 
// !\logicBox|ShiftLeft0~8_combout  & ( !\ALUcntl|mux_out[13]~12_combout  & ( (\ALUcntl|mux_out[13]~18_combout  & ((!\ALUcntl|mux_out[13]~17_combout  & (\ALUcntl|mux_out[13]~15_combout )) # (\ALUcntl|mux_out[13]~17_combout  & 
// ((\logicBox|ShiftLeft0~10_combout ))))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~17_combout ),
	.datab(!\ALUcntl|mux_out[13]~15_combout ),
	.datac(!\logicBox|ShiftLeft0~10_combout ),
	.datad(!\ALUcntl|mux_out[13]~18_combout ),
	.datae(!\logicBox|ShiftLeft0~8_combout ),
	.dataf(!\ALUcntl|mux_out[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~19 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~19 .lut_mask = 64'h00275527AA27FF27;
defparam \ALUcntl|mux_out[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N51
cyclonev_lcell_comb \ALUcntl|mux_out[13]~22 (
// Equation(s):
// \ALUcntl|mux_out[13]~22_combout  = ( \ALUcntl|mux_out[13]~19_combout  & ( \logicBox|Add8~5_sumout  & ( ((\logicBox|Add5~5_sumout  & \ALUcntl|mux_out[13]~20_combout )) # (\ALUcntl|mux_out[13]~21_combout ) ) ) ) # ( !\ALUcntl|mux_out[13]~19_combout  & ( 
// \logicBox|Add8~5_sumout  & ( (!\ALUcntl|mux_out[13]~21_combout  & (\logicBox|Add5~5_sumout  & \ALUcntl|mux_out[13]~20_combout )) # (\ALUcntl|mux_out[13]~21_combout  & ((!\ALUcntl|mux_out[13]~20_combout ))) ) ) ) # ( \ALUcntl|mux_out[13]~19_combout  & ( 
// !\logicBox|Add8~5_sumout  & ( (\ALUcntl|mux_out[13]~20_combout  & ((\logicBox|Add5~5_sumout ) # (\ALUcntl|mux_out[13]~21_combout ))) ) ) ) # ( !\ALUcntl|mux_out[13]~19_combout  & ( !\logicBox|Add8~5_sumout  & ( (!\ALUcntl|mux_out[13]~21_combout  & 
// (\logicBox|Add5~5_sumout  & \ALUcntl|mux_out[13]~20_combout )) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~21_combout ),
	.datab(!\logicBox|Add5~5_sumout ),
	.datac(!\ALUcntl|mux_out[13]~20_combout ),
	.datad(gnd),
	.datae(!\ALUcntl|mux_out[13]~19_combout ),
	.dataf(!\logicBox|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~22 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~22 .lut_mask = 64'h0202070752525757;
defparam \ALUcntl|mux_out[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N9
cyclonev_lcell_comb \ALUcntl|mux_out[13]~26 (
// Equation(s):
// \ALUcntl|mux_out[13]~26_combout  = ( \logicBox|Add10~5_sumout  & ( \ALUcntl|mux_out[13]~22_combout  & ( ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[13]~1_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[13]~23_combout )))) # 
// (\ALUcntl|mux_out[13]~25_combout ) ) ) ) # ( !\logicBox|Add10~5_sumout  & ( \ALUcntl|mux_out[13]~22_combout  & ( (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[13]~1_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\ALUcntl|mux_out[13]~23_combout ))))) # (\ALUcntl|mux_out[13]~25_combout  & (((!\Instr_Reg|Opcode [5])))) ) ) ) # ( \logicBox|Add10~5_sumout  & ( !\ALUcntl|mux_out[13]~22_combout  & ( (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & 
// (\ALUcntl|mux_out[13]~1_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[13]~23_combout ))))) # (\ALUcntl|mux_out[13]~25_combout  & (((\Instr_Reg|Opcode [5])))) ) ) ) # ( !\logicBox|Add10~5_sumout  & ( !\ALUcntl|mux_out[13]~22_combout  & ( 
// (!\ALUcntl|mux_out[13]~25_combout  & ((!\Instr_Reg|Opcode [5] & (\ALUcntl|mux_out[13]~1_combout )) # (\Instr_Reg|Opcode [5] & ((\ALUcntl|mux_out[13]~23_combout ))))) ) ) )

	.dataa(!\ALUcntl|mux_out[13]~1_combout ),
	.datab(!\ALUcntl|mux_out[13]~25_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\ALUcntl|mux_out[13]~23_combout ),
	.datae(!\logicBox|Add10~5_sumout ),
	.dataf(!\ALUcntl|mux_out[13]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~26 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~26 .lut_mask = 64'h404C434F707C737F;
defparam \ALUcntl|mux_out[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N30
cyclonev_lcell_comb \ALUcntl|mux_out[13]~30 (
// Equation(s):
// \ALUcntl|mux_out[13]~30_combout  = ( \ALUcntl|mux_out[13]~26_combout  & ( (!\test|state_counter.0101~q  & ((!\ALUcntl|mux_out[13]~29_combout ) # ((\muxSrc|Mux2~4_combout )))) # (\test|state_counter.0101~q  & (((\memory|ram~3_combout )))) ) ) # ( 
// !\ALUcntl|mux_out[13]~26_combout  & ( (!\test|state_counter.0101~q  & (\ALUcntl|mux_out[13]~29_combout  & (\muxSrc|Mux2~4_combout ))) # (\test|state_counter.0101~q  & (((\memory|ram~3_combout )))) ) )

	.dataa(!\ALUcntl|mux_out[13]~29_combout ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\test|state_counter.0101~q ),
	.datad(!\memory|ram~3_combout ),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUcntl|mux_out[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUcntl|mux_out[13]~30 .extended_lut = "off";
defparam \ALUcntl|mux_out[13]~30 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \ALUcntl|mux_out[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N15
cyclonev_lcell_comb \registers|r[14][13]~feeder (
// Equation(s):
// \registers|r[14][13]~feeder_combout  = ( \ALUcntl|mux_out[13]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUcntl|mux_out[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[14][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[14][13]~feeder .extended_lut = "off";
defparam \registers|r[14][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[14][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N17
dffeas \registers|r[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers|r[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[14][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][13] .is_wysiwyg = "true";
defparam \registers|r[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N12
cyclonev_lcell_comb \seg4|WideOr6~0 (
// Equation(s):
// \seg4|WideOr6~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (\registers|r[14][12]~q ) # (\registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][13]~q ) # 
// (!\registers|r[14][12]~q ) ) ) ) # ( \registers|r[14][15]~q  & ( !\registers|r[14][14]~q  ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( \registers|r[14][13]~q  ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][13]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr6~0 .extended_lut = "off";
defparam \seg4|WideOr6~0 .lut_mask = 64'h3333FFFFFFCC33FF;
defparam \seg4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N51
cyclonev_lcell_comb \seg4|WideOr5~0 (
// Equation(s):
// \seg4|WideOr5~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (\registers|r[14][12]~q  & !\registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (\registers|r[14][12]~q  & \registers|r[14][13]~q 
// ) ) ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (\registers|r[14][13]~q ) # (\registers|r[14][12]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][12]~q ),
	.datac(!\registers|r[14][13]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr5~0 .extended_lut = "off";
defparam \seg4|WideOr5~0 .lut_mask = 64'h3F3F000003033030;
defparam \seg4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N30
cyclonev_lcell_comb \seg4|WideOr4~0 (
// Equation(s):
// \seg4|WideOr4~0_combout  = ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][13]~q ) # (\registers|r[14][12]~q ) ) ) ) # ( \registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (!\registers|r[14][13]~q  & 
// \registers|r[14][12]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( \registers|r[14][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][13]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr4~0 .extended_lut = "off";
defparam \seg4|WideOr4~0 .lut_mask = 64'h00FF00CCCCFF0000;
defparam \seg4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N3
cyclonev_lcell_comb \seg4|WideOr3~0 (
// Equation(s):
// \seg4|WideOr3~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (\registers|r[14][12]~q  & \registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( !\registers|r[14][12]~q  $ (\registers|r[14][13]~q 
// ) ) ) ) # ( \registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( !\registers|r[14][12]~q  $ (!\registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (\registers|r[14][12]~q  & !\registers|r[14][13]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][12]~q ),
	.datac(!\registers|r[14][13]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr3~0 .extended_lut = "off";
defparam \seg4|WideOr3~0 .lut_mask = 64'h30303C3CC3C30303;
defparam \seg4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N54
cyclonev_lcell_comb \seg4|WideOr2~0 (
// Equation(s):
// \seg4|WideOr2~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][12]~q ) # (\registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (\registers|r[14][13]~q  & 
// !\registers|r[14][12]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][13]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr2~0 .extended_lut = "off";
defparam \seg4|WideOr2~0 .lut_mask = 64'h330000000000FF33;
defparam \seg4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N27
cyclonev_lcell_comb \seg4|WideOr1~0 (
// Equation(s):
// \seg4|WideOr1~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][12]~q ) # (\registers|r[14][13]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( !\registers|r[14][12]~q  $ 
// (!\registers|r[14][13]~q ) ) ) ) # ( \registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (\registers|r[14][12]~q  & \registers|r[14][13]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][12]~q ),
	.datac(!\registers|r[14][13]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr1~0 .extended_lut = "off";
defparam \seg4|WideOr1~0 .lut_mask = 64'h000003033C3CCFCF;
defparam \seg4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N6
cyclonev_lcell_comb \seg4|WideOr0~0 (
// Equation(s):
// \seg4|WideOr0~0_combout  = ( \registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][13]~q  & \registers|r[14][12]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( \registers|r[14][14]~q  & ( (!\registers|r[14][13]~q  & 
// !\registers|r[14][12]~q ) ) ) ) # ( \registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (\registers|r[14][13]~q  & \registers|r[14][12]~q ) ) ) ) # ( !\registers|r[14][15]~q  & ( !\registers|r[14][14]~q  & ( (!\registers|r[14][13]~q  & 
// \registers|r[14][12]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][13]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\registers|r[14][15]~q ),
	.dataf(!\registers|r[14][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr0~0 .extended_lut = "off";
defparam \seg4|WideOr0~0 .lut_mask = 64'h00CC0033CC0000CC;
defparam \seg4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N57
cyclonev_lcell_comb \seg3|WideOr6~0 (
// Equation(s):
// \seg3|WideOr6~0_combout  = ( \registers|r[14][11]~q  & ( (!\registers|r[14][10]~q ) # ((\registers|r[14][9]~q ) # (\registers|r[14][8]~q )) ) ) # ( !\registers|r[14][11]~q  & ( (!\registers|r[14][10]~q  & ((\registers|r[14][9]~q ))) # 
// (\registers|r[14][10]~q  & ((!\registers|r[14][8]~q ) # (!\registers|r[14][9]~q ))) ) )

	.dataa(!\registers|r[14][10]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][8]~q ),
	.datad(!\registers|r[14][9]~q ),
	.datae(!\registers|r[14][11]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr6~0 .extended_lut = "off";
defparam \seg3|WideOr6~0 .lut_mask = 64'h55FAAFFF55FAAFFF;
defparam \seg3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N24
cyclonev_lcell_comb \seg3|WideOr5~0 (
// Equation(s):
// \seg3|WideOr5~0_combout  = ( \registers|r[14][11]~q  & ( (!\registers|r[14][9]~q  & (\registers|r[14][8]~q  & \registers|r[14][10]~q )) ) ) # ( !\registers|r[14][11]~q  & ( (!\registers|r[14][9]~q  & (\registers|r[14][8]~q  & !\registers|r[14][10]~q )) # 
// (\registers|r[14][9]~q  & ((!\registers|r[14][10]~q ) # (\registers|r[14][8]~q ))) ) )

	.dataa(!\registers|r[14][9]~q ),
	.datab(!\registers|r[14][8]~q ),
	.datac(!\registers|r[14][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr5~0 .extended_lut = "off";
defparam \seg3|WideOr5~0 .lut_mask = 64'h7171717102020202;
defparam \seg3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N15
cyclonev_lcell_comb \seg3|WideOr4~0 (
// Equation(s):
// \seg3|WideOr4~0_combout  = ( \registers|r[14][10]~q  & ( (!\registers|r[14][11]~q  & ((!\registers|r[14][9]~q ) # (\registers|r[14][8]~q ))) ) ) # ( !\registers|r[14][10]~q  & ( (\registers|r[14][8]~q  & ((!\registers|r[14][11]~q ) # 
// (!\registers|r[14][9]~q ))) ) )

	.dataa(!\registers|r[14][11]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][8]~q ),
	.datad(!\registers|r[14][9]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr4~0 .extended_lut = "off";
defparam \seg3|WideOr4~0 .lut_mask = 64'h0F0A0F0AAA0AAA0A;
defparam \seg3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N36
cyclonev_lcell_comb \seg3|WideOr3~0 (
// Equation(s):
// \seg3|WideOr3~0_combout  = ( \registers|r[14][11]~q  & ( (!\registers|r[14][9]~q  & (\registers|r[14][8]~q  & !\registers|r[14][10]~q )) # (\registers|r[14][9]~q  & (!\registers|r[14][8]~q  $ (\registers|r[14][10]~q ))) ) ) # ( !\registers|r[14][11]~q  & 
// ( (!\registers|r[14][9]~q  & (!\registers|r[14][8]~q  $ (!\registers|r[14][10]~q ))) # (\registers|r[14][9]~q  & (\registers|r[14][8]~q  & \registers|r[14][10]~q )) ) )

	.dataa(!\registers|r[14][9]~q ),
	.datab(!\registers|r[14][8]~q ),
	.datac(!\registers|r[14][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr3~0 .extended_lut = "off";
defparam \seg3|WideOr3~0 .lut_mask = 64'h2929292961616161;
defparam \seg3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N39
cyclonev_lcell_comb \seg3|WideOr2~0 (
// Equation(s):
// \seg3|WideOr2~0_combout  = (!\registers|r[14][10]~q  & (\registers|r[14][9]~q  & (!\registers|r[14][8]~q  & !\registers|r[14][11]~q ))) # (\registers|r[14][10]~q  & (\registers|r[14][11]~q  & ((!\registers|r[14][8]~q ) # (\registers|r[14][9]~q ))))

	.dataa(!\registers|r[14][9]~q ),
	.datab(!\registers|r[14][8]~q ),
	.datac(!\registers|r[14][10]~q ),
	.datad(!\registers|r[14][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr2~0 .extended_lut = "off";
defparam \seg3|WideOr2~0 .lut_mask = 64'h400D400D400D400D;
defparam \seg3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N15
cyclonev_lcell_comb \seg3|WideOr1~0 (
// Equation(s):
// \seg3|WideOr1~0_combout  = ( \registers|r[14][9]~q  & ( \registers|r[14][8]~q  & ( \registers|r[14][11]~q  ) ) ) # ( !\registers|r[14][9]~q  & ( \registers|r[14][8]~q  & ( (!\registers|r[14][11]~q  & \registers|r[14][10]~q ) ) ) ) # ( 
// \registers|r[14][9]~q  & ( !\registers|r[14][8]~q  & ( \registers|r[14][10]~q  ) ) ) # ( !\registers|r[14][9]~q  & ( !\registers|r[14][8]~q  & ( (\registers|r[14][11]~q  & \registers|r[14][10]~q ) ) ) )

	.dataa(!\registers|r[14][11]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][10]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][9]~q ),
	.dataf(!\registers|r[14][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr1~0 .extended_lut = "off";
defparam \seg3|WideOr1~0 .lut_mask = 64'h05050F0F0A0A5555;
defparam \seg3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N18
cyclonev_lcell_comb \seg3|WideOr0~0 (
// Equation(s):
// \seg3|WideOr0~0_combout  = ( \registers|r[14][10]~q  & ( (!\registers|r[14][9]~q  & (!\registers|r[14][8]~q  $ (\registers|r[14][11]~q ))) ) ) # ( !\registers|r[14][10]~q  & ( (\registers|r[14][8]~q  & (!\registers|r[14][9]~q  $ (\registers|r[14][11]~q 
// ))) ) )

	.dataa(!\registers|r[14][9]~q ),
	.datab(!\registers|r[14][8]~q ),
	.datac(!\registers|r[14][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr0~0 .extended_lut = "off";
defparam \seg3|WideOr0~0 .lut_mask = 64'h2121212182828282;
defparam \seg3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N18
cyclonev_lcell_comb \seg2|WideOr6~0 (
// Equation(s):
// \seg2|WideOr6~0_combout  = ( \registers|r[14][7]~q  & ( ((!\registers|r[14][6]~q ) # (\registers|r[14][4]~q )) # (\registers|r[14][5]~q ) ) ) # ( !\registers|r[14][7]~q  & ( (!\registers|r[14][5]~q  & (\registers|r[14][6]~q )) # (\registers|r[14][5]~q  & 
// ((!\registers|r[14][6]~q ) # (!\registers|r[14][4]~q ))) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][5]~q ),
	.datac(!\registers|r[14][6]~q ),
	.datad(!\registers|r[14][4]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr6~0 .extended_lut = "off";
defparam \seg2|WideOr6~0 .lut_mask = 64'h3F3C3F3CF3FFF3FF;
defparam \seg2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N27
cyclonev_lcell_comb \seg2|WideOr5~0 (
// Equation(s):
// \seg2|WideOr5~0_combout  = ( \registers|r[14][4]~q  & ( \registers|r[14][6]~q  & ( !\registers|r[14][7]~q  $ (!\registers|r[14][5]~q ) ) ) ) # ( \registers|r[14][4]~q  & ( !\registers|r[14][6]~q  & ( !\registers|r[14][7]~q  ) ) ) # ( 
// !\registers|r[14][4]~q  & ( !\registers|r[14][6]~q  & ( (!\registers|r[14][7]~q  & \registers|r[14][5]~q ) ) ) )

	.dataa(!\registers|r[14][7]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][5]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][4]~q ),
	.dataf(!\registers|r[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr5~0 .extended_lut = "off";
defparam \seg2|WideOr5~0 .lut_mask = 64'h0A0AAAAA00005A5A;
defparam \seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N6
cyclonev_lcell_comb \seg2|WideOr4~0 (
// Equation(s):
// \seg2|WideOr4~0_combout  = ( \registers|r[14][4]~q  & ( \registers|r[14][5]~q  & ( !\registers|r[14][7]~q  ) ) ) # ( \registers|r[14][4]~q  & ( !\registers|r[14][5]~q  & ( (!\registers|r[14][6]~q ) # (!\registers|r[14][7]~q ) ) ) ) # ( 
// !\registers|r[14][4]~q  & ( !\registers|r[14][5]~q  & ( (\registers|r[14][6]~q  & !\registers|r[14][7]~q ) ) ) )

	.dataa(!\registers|r[14][6]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][4]~q ),
	.dataf(!\registers|r[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr4~0 .extended_lut = "off";
defparam \seg2|WideOr4~0 .lut_mask = 64'h5050FAFA0000F0F0;
defparam \seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N39
cyclonev_lcell_comb \seg2|WideOr3~0 (
// Equation(s):
// \seg2|WideOr3~0_combout  = ( \registers|r[14][4]~q  & ( \registers|r[14][6]~q  & ( \registers|r[14][5]~q  ) ) ) # ( !\registers|r[14][4]~q  & ( \registers|r[14][6]~q  & ( (!\registers|r[14][7]~q  & !\registers|r[14][5]~q ) ) ) ) # ( \registers|r[14][4]~q  
// & ( !\registers|r[14][6]~q  & ( !\registers|r[14][5]~q  ) ) ) # ( !\registers|r[14][4]~q  & ( !\registers|r[14][6]~q  & ( (\registers|r[14][7]~q  & \registers|r[14][5]~q ) ) ) )

	.dataa(!\registers|r[14][7]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][5]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][4]~q ),
	.dataf(!\registers|r[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr3~0 .extended_lut = "off";
defparam \seg2|WideOr3~0 .lut_mask = 64'h0505F0F0A0A00F0F;
defparam \seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N42
cyclonev_lcell_comb \seg2|WideOr2~0 (
// Equation(s):
// \seg2|WideOr2~0_combout  = ( \registers|r[14][4]~q  & ( \registers|r[14][5]~q  & ( (\registers|r[14][6]~q  & \registers|r[14][7]~q ) ) ) ) # ( !\registers|r[14][4]~q  & ( \registers|r[14][5]~q  & ( !\registers|r[14][6]~q  $ (\registers|r[14][7]~q ) ) ) ) 
// # ( !\registers|r[14][4]~q  & ( !\registers|r[14][5]~q  & ( (\registers|r[14][6]~q  & \registers|r[14][7]~q ) ) ) )

	.dataa(!\registers|r[14][6]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][4]~q ),
	.dataf(!\registers|r[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr2~0 .extended_lut = "off";
defparam \seg2|WideOr2~0 .lut_mask = 64'h05050000A5A50505;
defparam \seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N51
cyclonev_lcell_comb \seg2|WideOr1~0 (
// Equation(s):
// \seg2|WideOr1~0_combout  = ( \registers|r[14][7]~q  & ( (!\registers|r[14][4]~q  & (\registers|r[14][6]~q )) # (\registers|r[14][4]~q  & ((\registers|r[14][5]~q ))) ) ) # ( !\registers|r[14][7]~q  & ( (\registers|r[14][6]~q  & (!\registers|r[14][5]~q  $ 
// (!\registers|r[14][4]~q ))) ) )

	.dataa(!\registers|r[14][6]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][5]~q ),
	.datad(!\registers|r[14][4]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr1~0 .extended_lut = "off";
defparam \seg2|WideOr1~0 .lut_mask = 64'h05500550550F550F;
defparam \seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N54
cyclonev_lcell_comb \seg2|WideOr0~0 (
// Equation(s):
// \seg2|WideOr0~0_combout  = ( \registers|r[14][4]~q  & ( \registers|r[14][5]~q  & ( (!\registers|r[14][6]~q  & \registers|r[14][7]~q ) ) ) ) # ( \registers|r[14][4]~q  & ( !\registers|r[14][5]~q  & ( !\registers|r[14][6]~q  $ (\registers|r[14][7]~q ) ) ) ) 
// # ( !\registers|r[14][4]~q  & ( !\registers|r[14][5]~q  & ( (\registers|r[14][6]~q  & !\registers|r[14][7]~q ) ) ) )

	.dataa(!\registers|r[14][6]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[14][4]~q ),
	.dataf(!\registers|r[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr0~0 .extended_lut = "off";
defparam \seg2|WideOr0~0 .lut_mask = 64'h5050A5A500000A0A;
defparam \seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N18
cyclonev_lcell_comb \seg1|WideOr6~0 (
// Equation(s):
// \seg1|WideOr6~0_combout  = ( \registers|r[14][0]~q  & ( \registers|r[14][3]~q  ) ) # ( !\registers|r[14][0]~q  & ( \registers|r[14][3]~q  & ( (!\registers|r[14][2]~q ) # (\registers|r[14][1]~q ) ) ) ) # ( \registers|r[14][0]~q  & ( !\registers|r[14][3]~q  
// & ( !\registers|r[14][2]~q  $ (!\registers|r[14][1]~q ) ) ) ) # ( !\registers|r[14][0]~q  & ( !\registers|r[14][3]~q  & ( (\registers|r[14][1]~q ) # (\registers|r[14][2]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][2]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][1]~q ),
	.datae(!\registers|r[14][0]~q ),
	.dataf(!\registers|r[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr6~0 .extended_lut = "off";
defparam \seg1|WideOr6~0 .lut_mask = 64'h33FF33CCCCFFFFFF;
defparam \seg1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N21
cyclonev_lcell_comb \seg1|WideOr5~0 (
// Equation(s):
// \seg1|WideOr5~0_combout  = ( \registers|r[14][1]~q  & ( (!\registers|r[14][3]~q  & ((!\registers|r[14][2]~q ) # (\registers|r[14][0]~q ))) ) ) # ( !\registers|r[14][1]~q  & ( (\registers|r[14][0]~q  & (!\registers|r[14][3]~q  $ (\registers|r[14][2]~q ))) 
// ) )

	.dataa(!\registers|r[14][3]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][0]~q ),
	.datad(!\registers|r[14][2]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr5~0 .extended_lut = "off";
defparam \seg1|WideOr5~0 .lut_mask = 64'h0A050A05AA0AAA0A;
defparam \seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N0
cyclonev_lcell_comb \seg1|WideOr4~0 (
// Equation(s):
// \seg1|WideOr4~0_combout  = ( \registers|r[14][1]~q  & ( (!\registers|r[14][3]~q  & \registers|r[14][0]~q ) ) ) # ( !\registers|r[14][1]~q  & ( (!\registers|r[14][2]~q  & ((\registers|r[14][0]~q ))) # (\registers|r[14][2]~q  & (!\registers|r[14][3]~q )) ) 
// )

	.dataa(gnd),
	.datab(!\registers|r[14][2]~q ),
	.datac(!\registers|r[14][3]~q ),
	.datad(!\registers|r[14][0]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr4~0 .extended_lut = "off";
defparam \seg1|WideOr4~0 .lut_mask = 64'h30FC30FC00F000F0;
defparam \seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N3
cyclonev_lcell_comb \seg1|WideOr3~0 (
// Equation(s):
// \seg1|WideOr3~0_combout  = ( \registers|r[14][1]~q  & ( (!\registers|r[14][0]~q  & (!\registers|r[14][2]~q  & \registers|r[14][3]~q )) # (\registers|r[14][0]~q  & (\registers|r[14][2]~q )) ) ) # ( !\registers|r[14][1]~q  & ( (!\registers|r[14][0]~q  & 
// (\registers|r[14][2]~q  & !\registers|r[14][3]~q )) # (\registers|r[14][0]~q  & (!\registers|r[14][2]~q )) ) )

	.dataa(!\registers|r[14][0]~q ),
	.datab(!\registers|r[14][2]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][3]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr3~0 .extended_lut = "off";
defparam \seg1|WideOr3~0 .lut_mask = 64'h6644664411991199;
defparam \seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N30
cyclonev_lcell_comb \seg1|WideOr2~0 (
// Equation(s):
// \seg1|WideOr2~0_combout  = ( \registers|r[14][1]~q  & ( (!\registers|r[14][3]~q  & (!\registers|r[14][0]~q  & !\registers|r[14][2]~q )) # (\registers|r[14][3]~q  & ((\registers|r[14][2]~q ))) ) ) # ( !\registers|r[14][1]~q  & ( (\registers|r[14][3]~q  & 
// (!\registers|r[14][0]~q  & \registers|r[14][2]~q )) ) )

	.dataa(!\registers|r[14][3]~q ),
	.datab(!\registers|r[14][0]~q ),
	.datac(gnd),
	.datad(!\registers|r[14][2]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr2~0 .extended_lut = "off";
defparam \seg1|WideOr2~0 .lut_mask = 64'h0044004488558855;
defparam \seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N33
cyclonev_lcell_comb \seg1|WideOr1~0 (
// Equation(s):
// \seg1|WideOr1~0_combout  = ( \registers|r[14][1]~q  & ( (!\registers|r[14][0]~q  & ((\registers|r[14][2]~q ))) # (\registers|r[14][0]~q  & (\registers|r[14][3]~q )) ) ) # ( !\registers|r[14][1]~q  & ( (\registers|r[14][2]~q  & (!\registers|r[14][3]~q  $ 
// (!\registers|r[14][0]~q ))) ) )

	.dataa(!\registers|r[14][3]~q ),
	.datab(gnd),
	.datac(!\registers|r[14][2]~q ),
	.datad(!\registers|r[14][0]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr1~0 .extended_lut = "off";
defparam \seg1|WideOr1~0 .lut_mask = 64'h050A050A0F550F55;
defparam \seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N48
cyclonev_lcell_comb \seg1|WideOr0~0 (
// Equation(s):
// \seg1|WideOr0~0_combout  = ( \registers|r[14][1]~q  & ( (\registers|r[14][0]~q  & (\registers|r[14][3]~q  & !\registers|r[14][2]~q )) ) ) # ( !\registers|r[14][1]~q  & ( (!\registers|r[14][0]~q  & (!\registers|r[14][3]~q  & \registers|r[14][2]~q )) # 
// (\registers|r[14][0]~q  & (!\registers|r[14][3]~q  $ (\registers|r[14][2]~q ))) ) )

	.dataa(gnd),
	.datab(!\registers|r[14][0]~q ),
	.datac(!\registers|r[14][3]~q ),
	.datad(!\registers|r[14][2]~q ),
	.datae(gnd),
	.dataf(!\registers|r[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr0~0 .extended_lut = "off";
defparam \seg1|WideOr0~0 .lut_mask = 64'h30C330C303000300;
defparam \seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
