SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx150t
SET_PREFERENCE speedgrade -4
SET_PREFERENCE package fgg676
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/brad/tcu_v2/tcu_gateware/ise/tcu_counter/
SET_PREFERENCE workingdirectory /home/brad/tcu_v2/tcu_gateware/ise/tcu_counter/tmp/
SET_PREFERENCE subworkingdirectory /home/brad/tcu_v2/tcu_gateware/ise/tcu_counter/tmp/_cg/
SET_PREFERENCE transientdirectory /home/brad/tcu_v2/tcu_gateware/ise/tcu_counter/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name c_counter_binary_v11_0
SET_PARAMETER Implementation DSP48
SET_PARAMETER Output_Width 17
SET_PARAMETER Increment_Value 1
SET_PARAMETER Restrict_Count true
SET_PARAMETER Final_Count_Value 186A0
SET_PARAMETER Count_Mode UP
SET_PARAMETER Sync_Threshold_Output true
SET_PARAMETER Threshold_Value BB8
SET_PARAMETER CE true
SET_PARAMETER SCLR true
SET_PARAMETER SSET false
SET_PARAMETER SINIT false
SET_PARAMETER SINIT_Value 0
SET_PARAMETER SyncCtrlPriority Reset_Overrides_Set
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER AINIT_Value 0
SET_PARAMETER Load false
SET_PARAMETER Latency_Configuration Automatic
SET_PARAMETER Latency 2
SET_PARAMETER Fb_Latency_Configuration Automatic
SET_PARAMETER Fb_Latency 2
SET_PARAMETER Load_Sense Active_High
SET_SIM_PARAMETER c_implementation 1
SET_SIM_PARAMETER c_xdevicefamily spartan6
SET_SIM_PARAMETER c_width 17
SET_SIM_PARAMETER c_has_ce 1
SET_SIM_PARAMETER c_has_sclr 1
SET_SIM_PARAMETER c_restrict_count 1
SET_SIM_PARAMETER c_count_to 11000011010100000
SET_SIM_PARAMETER c_count_by 1
SET_SIM_PARAMETER c_count_mode 0
SET_SIM_PARAMETER c_thresh0_value 101110111000
SET_SIM_PARAMETER c_ce_overrides_sync 0
SET_SIM_PARAMETER c_has_thresh0 1
SET_SIM_PARAMETER c_has_load 0
SET_SIM_PARAMETER c_load_low 0
SET_SIM_PARAMETER c_latency 2
SET_SIM_PARAMETER c_fb_latency 2
SET_SIM_PARAMETER c_ainit_val 0
SET_SIM_PARAMETER c_sinit_val 0
SET_SIM_PARAMETER c_sclr_overrides_sset 1
SET_SIM_PARAMETER c_has_sset 0
SET_SIM_PARAMETER c_has_sinit 0
SET_CORE_NAME Binary Counter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_counter_binary:11.0
SET_CORE_CLASS com.xilinx.ip.c_counter_binary_v11_0.c_counter_binary_v11_0
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/gui/c_counter_binary_v11_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/ds215_counter.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/c_counter_binary_v11_0_readme.txt><c_counter_binary_v11_0_readme.txt>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/c_counter_binary_v11_0_vinfo.html><c_counter_binary_v11_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/ds215_counter.pdf><ds215_counter.pdf>
