---
id: wiz810smj
title: WIZ810SMJ
slug: /Product/ioModule/WIZ810SMJ/
date: 2020-04-15
keywords: [WIZ810SMJ, Ethernet Module, W5100S, WIZnet, ioModule]
description: WIZ810SMJ is a network module integrating W5100S with an onboard PHY and MAG-JACK, supporting both SPI and parallel interfaces for versatile Ethernet connectivity.
---

import Tabs from '@theme/Tabs';
import TabItem from '@theme/TabItem';

# WIZ810SMJ
<h1>WIZ810SMJ</h1>
<div className="main_intro"> 
  <div className="main_intro_image">
    <img src="/img/products/wiz810smj/wiz810smj_2.png" width="700" />
  </div>
  <div className="w55rp20-text">
    <p>
      The <b>WIZ810SMJ</b> is a versatile Ethernet module based on the <b>W5100S</b> hardwired TCP/IP chip with integrated PHY and RJ45 (MAG-JACK).  
      It supports both <b>SPI</b> and <b>Parallel System Bus</b> interfaces, allowing flexible connectivity options for embedded network systems.  
      With full hardware TCP/IP stack offload and minimal design effort, it is an ideal choice for rapid Ethernet integration.
    </p>
  </div>
</div>

---

## Pin Information

<Tabs groupId="pinout" queryString>

  <TabItem value="all" label="All Pins" default>
<img src="/img/products/wiz810smj/pinmap.png" width="600" />

### P1

| Pin | Type | Name | Description |
| --- | ---- | ---- | ----------- |
| 1 | P | **GND** | Ground |
| 2 | P | **INTn** | Interrupt output (active low) |
| 3 | P | **3V3D** | 3.3 V Power |
| 4 | I | **MODE** | SPI/BUS Select pin <br />SPI : Low <br />BUS : High |
| 5 | I | **SCSn** | SPI Chip select (active low) |
| 6 | I | **SCLK** | SPI Clock input |
| 7 | I | **MOSI/A0** | SPI : Master-Out / Slave-In<br />BUS : A0 |
| 8 | O/I | **MISO/A1** | SPI : Master-In / Slave-Out<br />BUS : A1 |
| 9 | I | **RDn** | Read Strobe<br /> SPI : indicates Read Operation <br /> BUS : indicates Read Operation |
| 10 | I | **WRn** | Write Strobe<br /> SPI : indicates Read Operation <br /> BUS : indicates Write Operation |

### P2

| Pin | Type | Name | Description |
| --- | ---- | ---- | ----------- |
| 1 | I | **RSTn** | Hardware reset (active low, ≥ 1 µs) |
| 2 | O |  **INTn** | Interrupt output (low-active) |
| 3 | IO | **D7** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 4 | IO | **D6** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 5 | IO | **D5** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 6 | IO | **D4** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 7 | IO | **D3** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 8 | IO | **D2** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 9 | IO | **D1** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |
| 10 | IO | **D0** | Data Bus pin SPI : DAT [7:0] must be floated.  <br /> BUS : Data is carried over DAT [7:0] between HOST and W5100S |


  </TabItem>
</Tabs>

---

## Features

<ul>
  <li>Supports <b>Hardwired TCP/IP protocols</b>: TCP, UDP, ICMP, IGMPv1/v2, IPv4, ARP, PPPoE</li>
  <li>4 independent sockets for simultaneous connections</li>
  <li>Supports <b>Wake-on-LAN (UDP)</b> and <b>SOCKET-less commands</b> (ARP, PING)</li>
  <li>High-speed <b>SPI</b> and <b>Parallel Bus Interface</b> (2 address, 8-bit data)</li>
  <li>Integrated transformer and RJ45 (MAG-JACK)</li>
  <li>Auto-Negotiation and Auto-MDIX (10/100 Mbps)</li>
  <li>Power-down and clock gating for low power operation</li>
  <li>Compact size: <b>2 × 10-pin headers (2.54 mm pitch)</b></li>
  <li>Operating temperature: −40 °C to +85 °C</li>
</ul>

---

## Electrical Characteristics

<Tabs groupId="electrical" queryString>
  <TabItem value="dc" label="DC Characteristics" default>

| Symbol | Parameter | Pins | Min | Typ | Max | Unit |
| ------- | ---------- | ---- | --- | --- | --- | ---- |
| V<sub>DD</sub> | Supply voltage | 3.3 V | 2.97 | 3.3 | 3.63 | V |
| V<sub>IH</sub> | High-level input | ALL | 2.0 | – | - | V |
| V<sub>IL</sub> | Low-level input | ALL | – | – | 0.8 | V |
| V<sub>OH</sub> | High-level output | ALL | 2.4 | 3.3 | – | V |
| V<sub>OL</sub> | Low-level output | ALL | - | – | 0.4 | V |

  </TabItem>

  <TabItem value="power" label="Power Dissipation">

| Condition | Min | Typ | Max | Unit |
| ---------- | --- | --- | --- | ---- |
| 100M Link | – | 93 | 110 | mA |
| 10M Link | – | 93 | 210 | mA |
| Un-Link (Auto-negotiation) | – | 43 | 170 | mA |
| Power Down mode | – | 10 | 20 | mA |

  </TabItem>
</Tabs>

---

## Documentation

| Title | Description | Link |
|-------|-------------|------|
| User Manual | Technical documentation for WIZ810SMJ module | ![download](/img/products/w5500/w5500_evb/icons/download.png) [WIZ810SMJ Datasheet v1.0](/img/products/wiz810smj/wiz810smj-datasheet-v1.0.pdf) |

---

## Software Resources

<Tabs groupId="software" queryString>
  <TabItem value="driver" label="Driver" default>

<h4>Driver</h4>

| **Resource** | **Description** |
|--------------|-----------------|
| [![link](\img\link.png) ioLibrary_Driver](https://github.com/Wiznet/ioLibrary_Driver) | Official WIZnet driver library supporting W5100S and related Ethernet controllers |

<blockquote>
  <b>Note:</b> The <b>ioLibrary_Driver</b> is an MCU-independent software library that provides TCP/IP stack and application protocols (DHCP, DNS, HTTP, etc.) for WIZnet’s hardwired Ethernet chips.
</blockquote>

  </TabItem>
</Tabs>

---

## Hardware Resources

| Title | Revision | Description | Download | Notes |
|-------|----------|-------------|----------|-------|
| schematic | 1.0 | Circuit diagram for hardware design reference | ![download](/img/products/w5500/w5500_evb/icons/download.png) [PDF](https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/WIZ810SMJ/WIZ810SMJ_V100/Schematic/WIZ810SMJ_SCH_V100.pdf)<br />![download](/img/products/w5500/w5500_evb/icons/download.png) [Altium](https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/WIZ810SMJ/WIZ810SMJ_V100/Schematic/WIZ810SMJ_SCH_V100.rar) | — |
| 3D File | 1.0 | 3D model for mechanical design and visualization | ![download](/img/products/w5500/w5500_evb/icons/download.png) [STEP](/img/products/3d-step-files/WIZ810SMJ.step) | — |
| Part list | 1.0 | List of components used in the hardware | ![download](/img/products/w5500/w5500_evb/icons/download.png) [PDF](https://github.com/Wiznet/Hardware-Files-of-WIZnet/raw/master/05_Network_Module/WIZ810SMJ/WIZ810SMJ_V100/Partlist/WIZ810SMJ_PL_V100.pdf) | — |

---

## Mechanical Information

<img src="/img/products/wiz810smj/dimension.png" width="500"/>

<ul>
  <li><b>Form factor:</b> ioModule with integrated RJ45 MAG-JACK</li>
  <li><b>Pin pitch:</b> 2.54 mm (pin header)</li>
  <li><b>Dimensions:</b> 52.00 x 25.00 (mm)</li>
</ul>

---

## Related Products

| Product | Description |
|----------|-------------|
| [W5100S Chip](../../Chip/Ethernet/W5100S/Overview.md) | Hardwired TCP/IP Ethernet controller with PHY |
| [WIZ810Sio](./WIZ810Sio.mdx) | Compact SPI Ethernet module using W5100S |
