Analysis & Synthesis report for main
Tue Oct  7 11:13:12 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: debounce:u_db
 11. Parameter Settings for User Entity Instance: reg_nbit:REG_A
 12. Parameter Settings for User Entity Instance: reg_nbit:REG_B
 13. Parameter Settings for User Entity Instance: reg_nbit:REG_P
 14. Port Connectivity Checks: "debounce:u_db"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct  7 11:13:12 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; main                                            ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 124                                             ;
;     Total combinational functions  ; 122                                             ;
;     Dedicated logic registers      ; 38                                              ;
; Total registers                    ; 38                                              ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v                    ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/debounce.v                ;         ;
; bin8_to_bcd.v                    ; yes             ; User Verilog HDL File        ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/bin8_to_bcd.v             ;         ;
; multiplier_4x4_addertre.v        ; yes             ; User Verilog HDL File        ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/multiplier_4x4_addertre.v ;         ;
; reg_nbit.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/reg_nbit.v                ;         ;
; seg7decoder.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/seg7decoder.v             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 124                 ;
;                                             ;                     ;
; Total combinational functions               ; 122                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 47                  ;
;     -- 3 input functions                    ; 18                  ;
;     -- <=2 input functions                  ; 57                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 91                  ;
;     -- arithmetic mode                      ; 31                  ;
;                                             ;                     ;
; Total registers                             ; 38                  ;
;     -- Dedicated logic registers            ; 38                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 71                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 22                  ;
; Total fan-out                               ; 545                 ;
; Average fan-out                             ; 1.80                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                    ; Entity Name              ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------+--------------------------+--------------+
; |main                                 ; 122 (0)             ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |main                                  ; main                     ; work         ;
;    |bin8_to_bcd:u_b2b|                ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|bin8_to_bcd:u_b2b                ; bin8_to_bcd              ; work         ;
;    |debounce:u_db|                    ; 27 (27)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|debounce:u_db                    ; debounce                 ; work         ;
;    |multiplier_4x4_addertree:MT_4by4| ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|multiplier_4x4_addertree:MT_4by4 ; multiplier_4x4_addertree ; work         ;
;    |reg_nbit:REG_A|                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|reg_nbit:REG_A                   ; reg_nbit                 ; work         ;
;    |reg_nbit:REG_B|                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|reg_nbit:REG_B                   ; reg_nbit                 ; work         ;
;    |reg_nbit:REG_P|                   ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|reg_nbit:REG_P                   ; reg_nbit                 ; work         ;
;    |seg7Decoder:SEG_H|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG_H                ; seg7Decoder              ; work         ;
;    |seg7Decoder:SEG_O|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG_O                ; seg7Decoder              ; work         ;
;    |seg7Decoder:SEG_T|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|seg7Decoder:SEG_T                ; seg7Decoder              ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |main|debounce:u_db|cnt[14] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:u_db ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                 ;
; DEBOUNCE_MS    ; 10       ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_nbit:REG_A ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_nbit:REG_B ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_nbit:REG_P ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Port Connectivity Checks: "debounce:u_db"                 ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; rst          ; Input  ; Info     ; Stuck at GND           ;
; btn_pressed  ; Output ; Info     ; Explicitly unconnected ;
; btn_released ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 38                          ;
;     SCLR              ; 19                          ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 131                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 100                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Oct  7 11:12:58 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (125092): Tcl Script File Counter_LPM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Counter_LPM.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 4
Warning (12019): Can't analyze file -- file seg7_dec.v is missing
Warning (12019): Can't analyze file -- file mux_2_1_1bit.v is missing
Warning (12019): Can't analyze file -- file comparator.v is missing
Warning (12019): Can't analyze file -- file circuit_A.v is missing
Warning (12019): Can't analyze file -- file circuit_B.v is missing
Warning (12019): Can't analyze file -- file bin_to_dec.v is missing
Warning (12019): Can't analyze file -- file FA.v is missing
Warning (12019): Can't analyze file -- file adder_4bit.v is missing
Warning (12019): Can't analyze file -- file circuit_A_v2.v is missing
Warning (12019): Can't analyze file -- file bin_to_dec_v2.v is missing
Warning (12019): Can't analyze file -- file checkBCD.v is missing
Warning (12019): Can't analyze file -- file bin_to_dec_v3.v is missing
Warning (12019): Can't analyze file -- file BCD_Adder_1bit.v is missing
Warning (12019): Can't analyze file -- file BCD_Adder_2Dig.v is missing
Warning (12019): Can't analyze file -- file convert_6bit_to_BCD.v is missing
Warning (12019): Can't analyze file -- file bin6_to_bcd.v is missing
Warning (12019): Can't analyze file -- file bcd7seg.v is missing
Warning (12019): Can't analyze file -- file part1.v is missing
Warning (12019): Can't analyze file -- file part2.v is missing
Warning (12019): Can't analyze file -- file part3.v is missing
Warning (12019): Can't analyze file -- file D_Latch.v is missing
Warning (12019): Can't analyze file -- file Pos_Edge_Trigger.v is missing
Warning (12019): Can't analyze file -- file memory_element.v is missing
Warning (12019): Can't analyze file -- file TFF_Counter_8bit.v is missing
Warning (12019): Can't analyze file -- file DecaDecoder.v is missing
Warning (12019): Can't analyze file -- file ShifRegister_16bit.v is missing
Warning (12019): Can't analyze file -- file counter_1sec.v is missing
Warning (12019): Can't analyze file -- file displayPattern.v is missing
Warning (12019): Can't analyze file -- file count_updown.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file accumulator_8bit.v
    Info (12023): Found entity 1: accumulator_8bit File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/accumulator_8bit.v Line: 1
Warning (12019): Can't analyze file -- file regn.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/debounce.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file bin8_to_bcd.v
    Info (12023): Found entity 1: bin8_to_bcd File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/bin8_to_bcd.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_4x4.v
    Info (12023): Found entity 1: multiplier_4x4 File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/multiplier_4x4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/FullAdder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_8x8.v
    Info (12023): Found entity 1: multiplier_8x8 File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/multiplier_8x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_nbit.v
    Info (12023): Found entity 1: adder_nbit File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/adder_nbit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin16_to_bcd.v
    Info (12023): Found entity 1: bin16_to_bcd File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/bin16_to_bcd.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_8x8_addertree.v
    Info (12023): Found entity 1: multiplier_8x8_addertree File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/multiplier_8x8_addertree.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_4x4_addertre.v
    Info (12023): Found entity 1: multiplier_4x4_addertree File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/multiplier_4x4_addertre.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at accumulator_8bit.v(22): created implicit net for "sum" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/accumulator_8bit.v Line: 22
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:u_db" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 25
Warning (12125): Using design file reg_nbit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg_nbit File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/reg_nbit.v Line: 1
Info (12128): Elaborating entity "reg_nbit" for hierarchy "reg_nbit:REG_A" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 233
Info (12128): Elaborating entity "multiplier_4x4_addertree" for hierarchy "multiplier_4x4_addertree:MT_4by4" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 252
Info (12128): Elaborating entity "reg_nbit" for hierarchy "reg_nbit:REG_P" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 266
Info (12128): Elaborating entity "bin8_to_bcd" for hierarchy "bin8_to_bcd:u_b2b" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 278
Warning (12125): Using design file seg7decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7Decoder File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/seg7decoder.v Line: 1
Info (12128): Elaborating entity "seg7Decoder" for hierarchy "seg7Decoder:SEG_O" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 280
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 8
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 9
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 10
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 11
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 11
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 12
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 13
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/S0l1d/01-Advanced DD/QuartusLite/DE10_Board/Projects/Lab_5_Template/main.v Line: 7
Info (21057): Implemented 195 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 124 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Tue Oct  7 11:13:12 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:35


