[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConvFunc02/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 184
LIB: work
FILE: ${SURELOG_DIR}/tests/ConvFunc02/dut.sv
n<> u<183> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<183> s<182> l<1:1>
  n<> u<182> t<Source_text> p<183> c<181> l<1:1> el<16:10>
    n<> u<181> t<Description> p<182> c<180> l<1:1> el<16:10>
      n<> u<180> t<Module_declaration> p<181> c<5> l<1:1> el<16:10>
        n<> u<5> t<Module_ansi_header> p<180> c<2> s<17> l<1:1> el<1:11>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:10> el<1:10>
        n<> u<17> t<Non_port_module_item> p<180> c<16> s<29> l<2:3> el<2:10>
          n<> u<16> t<Module_or_generate_item> p<17> c<15> l<2:3> el<2:10>
            n<> u<15> t<Module_common_item> p<16> c<14> l<2:3> el<2:10>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:3> el<2:10>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:3> el<2:10>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<2:3> el<2:10>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<2:3> el<2:10>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<2:3> el<2:7>
                        n<> u<6> t<NonIntType_Real> p<7> l<2:3> el<2:7>
                      n<> u<10> t<Variable_decl_assignment_list> p<11> c<9> l<2:8> el<2:9>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:8> el<2:9>
                          n<r> u<8> t<STRING_CONST> p<9> l<2:8> el<2:9>
        n<> u<29> t<Non_port_module_item> p<180> c<28> s<51> l<3:3> el<3:16>
          n<> u<28> t<Module_or_generate_item> p<29> c<27> l<3:3> el<3:16>
            n<> u<27> t<Module_common_item> p<28> c<26> l<3:3> el<3:16>
              n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<3:3> el<3:16>
                n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:3> el<3:16>
                  n<> u<24> t<Data_declaration> p<25> c<23> l<3:3> el<3:16>
                    n<> u<23> t<Variable_declaration> p<24> c<19> l<3:3> el<3:16>
                      n<> u<19> t<Data_type> p<23> c<18> s<22> l<3:3> el<3:12>
                        n<> u<18> t<NonIntType_ShortReal> p<19> l<3:3> el<3:12>
                      n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:13> el<3:15>
                        n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:13> el<3:15>
                          n<sr> u<20> t<STRING_CONST> p<21> l<3:13> el<3:15>
        n<> u<51> t<Non_port_module_item> p<180> c<50> s<73> l<4:3> el<4:20>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<4:3> el<4:20>
            n<> u<49> t<Module_common_item> p<50> c<48> l<4:3> el<4:20>
              n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<4:3> el<4:20>
                n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<4:3> el<4:20>
                  n<> u<46> t<Data_declaration> p<47> c<45> l<4:3> el<4:20>
                    n<> u<45> t<Variable_declaration> p<46> c<41> l<4:3> el<4:20>
                      n<> u<41> t<Data_type> p<45> c<30> s<44> l<4:3> el<4:15>
                        n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<4:3> el<4:8>
                        n<> u<40> t<Packed_dimension> p<41> c<39> l<4:9> el<4:15>
                          n<> u<39> t<Constant_range> p<40> c<34> l<4:10> el<4:14>
                            n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<4:10> el<4:12>
                              n<> u<33> t<Constant_primary> p<34> c<32> l<4:10> el<4:12>
                                n<> u<32> t<Primary_literal> p<33> c<31> l<4:10> el<4:12>
                                  n<63> u<31> t<INT_CONST> p<32> l<4:10> el<4:12>
                            n<> u<38> t<Constant_expression> p<39> c<37> l<4:13> el<4:14>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<4:13> el<4:14>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<4:13> el<4:14>
                                  n<0> u<35> t<INT_CONST> p<36> l<4:13> el<4:14>
                      n<> u<44> t<Variable_decl_assignment_list> p<45> c<43> l<4:16> el<4:19>
                        n<> u<43> t<Variable_decl_assignment> p<44> c<42> l<4:16> el<4:19>
                          n<l64> u<42> t<STRING_CONST> p<43> l<4:16> el<4:19>
        n<> u<73> t<Non_port_module_item> p<180> c<72> s<178> l<5:3> el<5:20>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<5:3> el<5:20>
            n<> u<71> t<Module_common_item> p<72> c<70> l<5:3> el<5:20>
              n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<5:3> el<5:20>
                n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<5:3> el<5:20>
                  n<> u<68> t<Data_declaration> p<69> c<67> l<5:3> el<5:20>
                    n<> u<67> t<Variable_declaration> p<68> c<63> l<5:3> el<5:20>
                      n<> u<63> t<Data_type> p<67> c<52> s<66> l<5:3> el<5:15>
                        n<> u<52> t<IntVec_TypeLogic> p<63> s<62> l<5:3> el<5:8>
                        n<> u<62> t<Packed_dimension> p<63> c<61> l<5:9> el<5:15>
                          n<> u<61> t<Constant_range> p<62> c<56> l<5:10> el<5:14>
                            n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<5:10> el<5:12>
                              n<> u<55> t<Constant_primary> p<56> c<54> l<5:10> el<5:12>
                                n<> u<54> t<Primary_literal> p<55> c<53> l<5:10> el<5:12>
                                  n<31> u<53> t<INT_CONST> p<54> l<5:10> el<5:12>
                            n<> u<60> t<Constant_expression> p<61> c<59> l<5:13> el<5:14>
                              n<> u<59> t<Constant_primary> p<60> c<58> l<5:13> el<5:14>
                                n<> u<58> t<Primary_literal> p<59> c<57> l<5:13> el<5:14>
                                  n<0> u<57> t<INT_CONST> p<58> l<5:13> el<5:14>
                      n<> u<66> t<Variable_decl_assignment_list> p<67> c<65> l<5:16> el<5:19>
                        n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<5:16> el<5:19>
                          n<l32> u<64> t<STRING_CONST> p<65> l<5:16> el<5:19>
        n<> u<178> t<Non_port_module_item> p<180> c<177> s<179> l<7:3> el<15:6>
          n<> u<177> t<Module_or_generate_item> p<178> c<176> l<7:3> el<15:6>
            n<> u<176> t<Module_common_item> p<177> c<175> l<7:3> el<15:6>
              n<> u<175> t<Initial_construct> p<176> c<174> l<7:3> el<15:6>
                n<> u<174> t<Statement_or_null> p<175> c<173> l<7:11> el<15:6>
                  n<> u<173> t<Statement> p<174> c<172> l<7:11> el<15:6>
                    n<> u<172> t<Statement_item> p<173> c<74> l<7:11> el<15:6>
                      n<// 64-bit conversions (Double Precision)> u<74> t<LINE_COMMENT> p<172> s<171> l<8:5> el<8:45>
                      n<> u<171> t<Seq_block> p<172> c<95> l<7:11> el<15:6>
                        n<> u<95> t<Statement_or_null> p<171> c<94> s<96> l<9:5> el<9:45>
                          n<> u<94> t<Statement> p<95> c<93> l<9:5> el<9:45>
                            n<> u<93> t<Statement_item> p<94> c<92> l<9:5> el<9:45>
                              n<> u<92> t<Blocking_assignment> p<93> c<91> l<9:5> el<9:44>
                                n<> u<91> t<Operator_assignment> p<92> c<79> l<9:5> el<9:44>
                                  n<> u<79> t<Variable_lvalue> p<91> c<76> s<80> l<9:5> el<9:6>
                                    n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<9:5> el<9:6>
                                      n<r> u<75> t<STRING_CONST> p<76> l<9:5> el<9:6>
                                    n<> u<78> t<Select> p<79> c<77> l<9:9> el<9:9>
                                      n<> u<77> t<Bit_select> p<78> l<9:9> el<9:9>
                                  n<> u<80> t<AssignOp_Assign> p<91> s<90> l<9:9> el<9:10>
                                  n<> u<90> t<Expression> p<91> c<89> l<9:11> el<9:44>
                                    n<> u<89> t<Primary> p<90> c<88> l<9:11> el<9:44>
                                      n<> u<88> t<Complex_func_call> p<89> c<81> l<9:11> el<9:44>
                                        n<> u<81> t<Dollar_keyword> p<88> s<82> l<9:11> el<9:12>
                                        n<bitstoreal> u<82> t<STRING_CONST> p<88> s<87> l<9:12> el<9:22>
                                        n<> u<87> t<Argument_list> p<88> c<86> l<9:23> el<9:43>
                                          n<> u<86> t<Expression> p<87> c<85> l<9:23> el<9:43>
                                            n<> u<85> t<Primary> p<86> c<84> l<9:23> el<9:43>
                                              n<> u<84> t<Primary_literal> p<85> c<83> l<9:23> el<9:43>
                                                n<64'h3FF0000000000000> u<83> t<INT_CONST> p<84> l<9:23> el<9:43>
                        n<// Bit pattern to real> u<96> t<LINE_COMMENT> p<171> s<117> l<9:49> el<9:71>
                        n<> u<117> t<Statement_or_null> p<171> c<116> s<118> l<10:5> el<10:28>
                          n<> u<116> t<Statement> p<117> c<115> l<10:5> el<10:28>
                            n<> u<115> t<Statement_item> p<116> c<114> l<10:5> el<10:28>
                              n<> u<114> t<Blocking_assignment> p<115> c<113> l<10:5> el<10:27>
                                n<> u<113> t<Operator_assignment> p<114> c<101> l<10:5> el<10:27>
                                  n<> u<101> t<Variable_lvalue> p<113> c<98> s<102> l<10:5> el<10:8>
                                    n<> u<98> t<Ps_or_hierarchical_identifier> p<101> c<97> s<100> l<10:5> el<10:8>
                                      n<l64> u<97> t<STRING_CONST> p<98> l<10:5> el<10:8>
                                    n<> u<100> t<Select> p<101> c<99> l<10:9> el<10:9>
                                      n<> u<99> t<Bit_select> p<100> l<10:9> el<10:9>
                                  n<> u<102> t<AssignOp_Assign> p<113> s<112> l<10:9> el<10:10>
                                  n<> u<112> t<Expression> p<113> c<111> l<10:11> el<10:27>
                                    n<> u<111> t<Primary> p<112> c<110> l<10:11> el<10:27>
                                      n<> u<110> t<Complex_func_call> p<111> c<103> l<10:11> el<10:27>
                                        n<> u<103> t<Dollar_keyword> p<110> s<104> l<10:11> el<10:12>
                                        n<realtobits> u<104> t<STRING_CONST> p<110> s<109> l<10:12> el<10:22>
                                        n<> u<109> t<Argument_list> p<110> c<108> l<10:23> el<10:26>
                                          n<> u<108> t<Expression> p<109> c<107> l<10:23> el<10:26>
                                            n<> u<107> t<Primary> p<108> c<106> l<10:23> el<10:26>
                                              n<> u<106> t<Primary_literal> p<107> c<105> l<10:23> el<10:26>
                                                n<2.0> u<105> t<REAL_CONST> p<106> l<10:23> el<10:26>
                        n<// Real to bit pattern> u<118> t<LINE_COMMENT> p<171> s<119> l<10:32> el<10:54>
                        n<// 32-bit conversions (Single Precision)> u<119> t<LINE_COMMENT> p<171> s<140> l<12:5> el<12:45>
                        n<> u<140> t<Statement_or_null> p<171> c<139> s<141> l<13:5> el<13:42>
                          n<> u<139> t<Statement> p<140> c<138> l<13:5> el<13:42>
                            n<> u<138> t<Statement_item> p<139> c<137> l<13:5> el<13:42>
                              n<> u<137> t<Blocking_assignment> p<138> c<136> l<13:5> el<13:41>
                                n<> u<136> t<Operator_assignment> p<137> c<124> l<13:5> el<13:41>
                                  n<> u<124> t<Variable_lvalue> p<136> c<121> s<125> l<13:5> el<13:7>
                                    n<> u<121> t<Ps_or_hierarchical_identifier> p<124> c<120> s<123> l<13:5> el<13:7>
                                      n<sr> u<120> t<STRING_CONST> p<121> l<13:5> el<13:7>
                                    n<> u<123> t<Select> p<124> c<122> l<13:9> el<13:9>
                                      n<> u<122> t<Bit_select> p<123> l<13:9> el<13:9>
                                  n<> u<125> t<AssignOp_Assign> p<136> s<135> l<13:9> el<13:10>
                                  n<> u<135> t<Expression> p<136> c<134> l<13:11> el<13:41>
                                    n<> u<134> t<Primary> p<135> c<133> l<13:11> el<13:41>
                                      n<> u<133> t<Complex_func_call> p<134> c<126> l<13:11> el<13:41>
                                        n<> u<126> t<Dollar_keyword> p<133> s<127> l<13:11> el<13:12>
                                        n<bitstoshortreal> u<127> t<STRING_CONST> p<133> s<132> l<13:12> el<13:27>
                                        n<> u<132> t<Argument_list> p<133> c<131> l<13:28> el<13:40>
                                          n<> u<131> t<Expression> p<132> c<130> l<13:28> el<13:40>
                                            n<> u<130> t<Primary> p<131> c<129> l<13:28> el<13:40>
                                              n<> u<129> t<Primary_literal> p<130> c<128> l<13:28> el<13:40>
                                                n<32'h3F800000> u<128> t<INT_CONST> p<129> l<13:28> el<13:40>
                        n<// Bit pattern to shortreal> u<141> t<LINE_COMMENT> p<171> s<168> l<13:49> el<13:76>
                        n<> u<168> t<Statement_or_null> p<171> c<167> s<169> l<14:5> el<14:45>
                          n<> u<167> t<Statement> p<168> c<166> l<14:5> el<14:45>
                            n<> u<166> t<Statement_item> p<167> c<165> l<14:5> el<14:45>
                              n<> u<165> t<Blocking_assignment> p<166> c<164> l<14:5> el<14:44>
                                n<> u<164> t<Operator_assignment> p<165> c<146> l<14:5> el<14:44>
                                  n<> u<146> t<Variable_lvalue> p<164> c<143> s<147> l<14:5> el<14:8>
                                    n<> u<143> t<Ps_or_hierarchical_identifier> p<146> c<142> s<145> l<14:5> el<14:8>
                                      n<l32> u<142> t<STRING_CONST> p<143> l<14:5> el<14:8>
                                    n<> u<145> t<Select> p<146> c<144> l<14:9> el<14:9>
                                      n<> u<144> t<Bit_select> p<145> l<14:9> el<14:9>
                                  n<> u<147> t<AssignOp_Assign> p<164> s<163> l<14:9> el<14:10>
                                  n<> u<163> t<Expression> p<164> c<162> l<14:11> el<14:44>
                                    n<> u<162> t<Primary> p<163> c<161> l<14:11> el<14:44>
                                      n<> u<161> t<Complex_func_call> p<162> c<148> l<14:11> el<14:44>
                                        n<> u<148> t<Dollar_keyword> p<161> s<149> l<14:11> el<14:12>
                                        n<shortrealtobits> u<149> t<STRING_CONST> p<161> s<160> l<14:12> el<14:27>
                                        n<> u<160> t<Argument_list> p<161> c<159> l<14:28> el<14:43>
                                          n<> u<159> t<Expression> p<160> c<158> l<14:28> el<14:43>
                                            n<> u<158> t<Primary> p<159> c<157> l<14:28> el<14:43>
                                              n<> u<157> t<Cast> p<158> c<152> l<14:28> el<14:43>
                                                n<> u<152> t<Casting_type> p<157> c<151> s<156> l<14:28> el<14:37>
                                                  n<shortreal> u<151> t<Simple_type> p<152> c<150> l<14:28> el<14:37>
                                                    n<> u<150> t<NonIntType_ShortReal> p<151> l<14:28> el<14:37>
                                                n<> u<156> t<Expression> p<157> c<155> l<14:39> el<14:42>
                                                  n<> u<155> t<Primary> p<156> c<154> l<14:39> el<14:42>
                                                    n<> u<154> t<Primary_literal> p<155> c<153> l<14:39> el<14:42>
                                                      n<1.0> u<153> t<REAL_CONST> p<154> l<14:39> el<14:42>
                        n<// Shortreal to bit pattern> u<169> t<LINE_COMMENT> p<171> s<170> l<14:46> el<14:73>
                        n<> u<170> t<END> p<171> l<15:3> el<15:6>
        n<> u<179> t<ENDMODULE> p<180> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConvFunc02/dut.sv:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConvFunc02/dut.sv:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             4
Begin                                                  1
Constant                                               8
Design                                                 1
Identifier                                             5
Initial                                                1
IntTypespec                                            5
LogicTypespec                                          2
LongIntTypespec                                        1
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Operation                                              1
Range                                                  2
RealTypespec                                           3
RefObj                                                 4
RefTypespec                                           13
ShortRealTypespec                                      2
SourceFile                                             1
SysFuncCall                                            4
Variable                                               2
------------------------------------------------------------
Total:                                                64
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConvFunc02/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb), line:1:8, endln:1:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiName:work@tb
  |vpiVariable:
  \_Variable: (work@tb.r), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.r), line:2:3, endln:2:7
      |vpiParent:
      \_Variable: (work@tb.r), line:2:8, endln:2:9
      |vpiFullName:work@tb.r
      |vpiActual:
      \_RealTypespec: 
    |vpiName:r
    |vpiFullName:work@tb.r
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@tb.sr), line:3:13, endln:3:15
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.sr), line:3:3, endln:3:12
      |vpiParent:
      \_Variable: (work@tb.sr), line:3:13, endln:3:15
      |vpiFullName:work@tb.sr
      |vpiActual:
      \_ShortRealTypespec: , line:14:28, endln:14:37
    |vpiName:sr
    |vpiFullName:work@tb.sr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiImportTypespec:
  \_Variable: (work@tb.r), line:2:8, endln:2:9
  |vpiImportTypespec:
  \_Variable: (work@tb.sr), line:3:13, endln:3:15
  |vpiImportTypespec:
  \_Net: (work@tb.l64), line:4:16, endln:4:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.l64), line:4:3, endln:4:15
      |vpiParent:
      \_Net: (work@tb.l64), line:4:16, endln:4:19
      |vpiFullName:work@tb.l64
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:8
    |vpiName:l64
    |vpiFullName:work@tb.l64
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@tb.l32), line:5:16, endln:5:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.l32), line:5:3, endln:5:15
      |vpiParent:
      \_Net: (work@tb.l32), line:5:16, endln:5:19
      |vpiFullName:work@tb.l32
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:8
    |vpiName:l32
    |vpiFullName:work@tb.l32
    |vpiNetType:36
  |vpiDefName:work@tb
  |vpiNet:
  \_Net: (work@tb.l64), line:4:16, endln:4:19
  |vpiNet:
  \_Net: (work@tb.l32), line:5:16, endln:5:19
  |vpiProcess:
  \_Initial: , line:7:3, endln:15:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
    |vpiStmt:
    \_Begin: (work@tb), line:7:11, endln:15:6
      |vpiParent:
      \_Initial: , line:7:3, endln:15:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_Assignment: , line:9:5, endln:9:44
        |vpiParent:
        \_Begin: (work@tb), line:7:11, endln:15:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.r), line:9:5, endln:9:6
          |vpiParent:
          \_Assignment: , line:9:5, endln:9:44
          |vpiName:r
          |vpiFullName:work@tb.r
          |vpiActual:
          \_Variable: (work@tb.r), line:2:8, endln:2:9
        |vpiRhs:
        \_SysFuncCall: ($bitstoreal), line:9:11, endln:9:44
          |vpiParent:
          \_Assignment: , line:9:5, endln:9:44
          |vpiName:
          \_Identifier: ($bitstoreal), line:9:12, endln:9:22
            |vpiParent:
            \_SysFuncCall: ($bitstoreal), line:9:11, endln:9:44
            |vpiName:$bitstoreal
          |vpiArgument:
          \_Constant: , line:9:23, endln:9:43
            |vpiParent:
            \_SysFuncCall: ($bitstoreal), line:9:11, endln:9:44
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:9:23, endln:9:43
              |vpiParent:
              \_Constant: , line:9:23, endln:9:43
              |vpiFullName:work@tb
              |vpiActual:
              \_LongIntTypespec: 
            |vpiConstType:5
            |vpiSize:64
            |vpiDecompile:64'h3FF0000000000000
            |vpiValue:3FF0000000000000
      |vpiStmt:
      \_Assignment: , line:10:5, endln:10:27
        |vpiParent:
        \_Begin: (work@tb), line:7:11, endln:15:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l64), line:10:5, endln:10:8
          |vpiParent:
          \_Assignment: , line:10:5, endln:10:27
          |vpiName:l64
          |vpiFullName:work@tb.l64
          |vpiActual:
          \_Net: (work@tb.l64), line:4:16, endln:4:19
        |vpiRhs:
        \_SysFuncCall: ($realtobits), line:10:11, endln:10:27
          |vpiParent:
          \_Assignment: , line:10:5, endln:10:27
          |vpiName:
          \_Identifier: ($realtobits), line:10:12, endln:10:22
            |vpiParent:
            \_SysFuncCall: ($realtobits), line:10:11, endln:10:27
            |vpiName:$realtobits
          |vpiArgument:
          \_Constant: , line:10:23, endln:10:26
            |vpiParent:
            \_SysFuncCall: ($realtobits), line:10:11, endln:10:27
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:10:23, endln:10:26
              |vpiParent:
              \_Constant: , line:10:23, endln:10:26
              |vpiFullName:work@tb
              |vpiActual:
              \_RealTypespec: 
            |vpiConstType:2
            |vpiSize:64
            |vpiDecompile:2.0
            |vpiValue:2
      |vpiStmt:
      \_Assignment: , line:13:5, endln:13:41
        |vpiParent:
        \_Begin: (work@tb), line:7:11, endln:15:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.sr), line:13:5, endln:13:7
          |vpiParent:
          \_Assignment: , line:13:5, endln:13:41
          |vpiName:sr
          |vpiFullName:work@tb.sr
          |vpiActual:
          \_Variable: (work@tb.sr), line:3:13, endln:3:15
        |vpiRhs:
        \_SysFuncCall: ($bitstoshortreal), line:13:11, endln:13:41
          |vpiParent:
          \_Assignment: , line:13:5, endln:13:41
          |vpiName:
          \_Identifier: ($bitstoshortreal), line:13:12, endln:13:27
            |vpiParent:
            \_SysFuncCall: ($bitstoshortreal), line:13:11, endln:13:41
            |vpiName:$bitstoshortreal
          |vpiArgument:
          \_Constant: , line:13:28, endln:13:40
            |vpiParent:
            \_SysFuncCall: ($bitstoshortreal), line:13:11, endln:13:41
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:13:28, endln:13:40
              |vpiParent:
              \_Constant: , line:13:28, endln:13:40
              |vpiFullName:work@tb
              |vpiActual:
              \_IntTypespec: 
            |vpiConstType:5
            |vpiSize:32
            |vpiDecompile:32'h3F800000
            |vpiValue:3F800000
      |vpiStmt:
      \_Assignment: , line:14:5, endln:14:44
        |vpiParent:
        \_Begin: (work@tb), line:7:11, endln:15:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.l32), line:14:5, endln:14:8
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:44
          |vpiName:l32
          |vpiFullName:work@tb.l32
          |vpiActual:
          \_Net: (work@tb.l32), line:5:16, endln:5:19
        |vpiRhs:
        \_SysFuncCall: ($shortrealtobits), line:14:11, endln:14:44
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:44
          |vpiName:
          \_Identifier: ($shortrealtobits), line:14:12, endln:14:27
            |vpiParent:
            \_SysFuncCall: ($shortrealtobits), line:14:11, endln:14:44
            |vpiName:$shortrealtobits
          |vpiArgument:
          \_Operation: , line:14:28, endln:14:43
            |vpiParent:
            \_SysFuncCall: ($shortrealtobits), line:14:11, endln:14:44
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:14:28, endln:14:37
              |vpiParent:
              \_Operation: , line:14:28, endln:14:43
              |vpiFullName:work@tb
              |vpiActual:
              \_ShortRealTypespec: , line:14:28, endln:14:37
            |vpiOpType:67
            |vpiOperand:
            \_Constant: , line:14:39, endln:14:42
              |vpiParent:
              \_Operation: , line:14:28, endln:14:43
              |vpiTypespec:
              \_RefTypespec: (work@tb), line:14:39, endln:14:42
                |vpiParent:
                \_Constant: , line:14:39, endln:14:42
                |vpiFullName:work@tb
                |vpiActual:
                \_RealTypespec: 
              |vpiConstType:2
              |vpiSize:64
              |vpiDecompile:1.0
              |vpiValue:1
|vpiTypespec:
\_LongIntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_RealTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_ShortRealTypespec: , line:14:28, endln:14:37
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_LogicTypespec: , line:4:3, endln:4:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:4:9, endln:4:15
    |vpiParent:
    \_LogicTypespec: , line:4:3, endln:4:8
    |vpiLeftRange:
    \_Constant: , line:4:10, endln:4:12
      |vpiParent:
      \_Range: , line:4:9, endln:4:15
      |vpiTypespec:
      \_RefTypespec: , line:4:10, endln:4:12
        |vpiParent:
        \_Constant: , line:4:10, endln:4:12
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:63
      |vpiValue:63
    |vpiRightRange:
    \_Constant: , line:4:13, endln:4:14
      |vpiParent:
      \_Range: , line:4:9, endln:4:15
      |vpiTypespec:
      \_RefTypespec: , line:4:13, endln:4:14
        |vpiParent:
        \_Constant: , line:4:13, endln:4:14
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_LogicTypespec: , line:5:3, endln:5:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:5:9, endln:5:15
    |vpiParent:
    \_LogicTypespec: , line:5:3, endln:5:8
    |vpiLeftRange:
    \_Constant: , line:5:10, endln:5:12
      |vpiParent:
      \_Range: , line:5:9, endln:5:15
      |vpiTypespec:
      \_RefTypespec: , line:5:10, endln:5:12
        |vpiParent:
        \_Constant: , line:5:10, endln:5:12
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:31
      |vpiValue:31
    |vpiRightRange:
    \_Constant: , line:5:13, endln:5:14
      |vpiParent:
      \_Range: , line:5:9, endln:5:15
      |vpiTypespec:
      \_RefTypespec: , line:5:13, endln:5:14
        |vpiParent:
        \_Constant: , line:5:13, endln:5:14
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:0
      |vpiValue:0
|vpiTypespec:
\_ModuleTypespec: (work@tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiModule:
  \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/ConvFunc02/dut.sv, line:1:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/ConvFunc02/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/ConvFunc02/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
Constant                             8       8       4         4
Identifier                           5       1       0         4
Operation                            1       0       0         1
RefTypespec                         13       8       0         5
SysFuncCall                          4       0       0         4
----------------------------------------------------------------
Others                              27      27       0         0
----------------------------------------------------------------
                                    58      44       4        18
===================== END REDUCTION RESULT =====================
