{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556809718385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556809718388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 10:08:38 2019 " "Processing started: Thu May 02 10:08:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556809718388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809718388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809718388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556809721564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556809721564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Slave " "Found entity 1: I2S_Slave" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pdm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PDM " "Found entity 1: PDM" {  } { { "PDM.sv" "" { Text "I:/ece551~1/modelsim/project/PDM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lp.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_LP " "Found entity 1: ROM_LP" {  } { { "ROM_LP.v" "" { Text "I:/ece551~1/modelsim/project/ROM_LP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_hp.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_HP " "Found entity 1: ROM_HP" {  } { { "ROM_HP.v" "" { Text "I:/ece551~1/modelsim/project/ROM_HP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_B3 " "Found entity 1: ROM_B3" {  } { { "ROM_B3.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_b2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_b2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_B2 " "Found entity 1: ROM_B2" {  } { { "ROM_B2.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_b1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_B1 " "Found entity 1: ROM_B1" {  } { { "ROM_B1.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_freq_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file low_freq_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_freq_queue " "Found entity 1: low_freq_queue" {  } { { "low_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_freq_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file high_freq_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high_freq_queue " "Found entity 1: high_freq_queue" {  } { { "high_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_lp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_lp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_LP " "Found entity 1: FIR_LP" {  } { { "FIR_LP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_LP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_hp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_hp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_HP " "Found entity 1: FIR_HP" {  } { { "FIR_HP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_HP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_B3 " "Found entity 1: FIR_B3" {  } { { "FIR_B3.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_B2 " "Found entity 1: FIR_B2" {  } { { "FIR_B2.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_b1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_b1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_B1 " "Found entity 1: FIR_B1" {  } { { "FIR_B1.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file eq_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQ_Engine " "Found entity 1: EQ_Engine" {  } { { "EQ_engine.sv" "" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualport1536x16.v 1 1 " "Found 1 design units, including 1 entities, in source file dualport1536x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPort1536x16 " "Found entity 1: dualPort1536x16" {  } { { "dualPort1536x16.v" "" { Text "I:/ece551~1/modelsim/project/dualPort1536x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualport1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file dualport1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPort1024x16 " "Found entity 1: dualPort1024x16" {  } { { "dualPort1024x16.v" "" { Text "I:/ece551~1/modelsim/project/dualPort1024x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "band_scale.v 1 1 " "Found 1 design units, including 1 entities, in source file band_scale.v" { { "Info" "ISGN_ENTITY_NAME" "1 band_scale " "Found entity 1: band_scale" {  } { { "band_scale.v" "" { Text "I:/ece551~1/modelsim/project/band_scale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmdrom.v 1 1 " "Found 1 design units, including 1 entities, in source file cmdrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmdROM " "Found entity 1: cmdROM" {  } { { "cmdROM.v" "" { Text "I:/ece551~1/modelsim/project/cmdROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snd_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file snd_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snd_cmd " "Found entity 1: snd_cmd" {  } { { "snd_cmd.sv" "" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift SHIFT SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"shift\" differs only in case from object \"SHIFT\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556809736575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736595 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rst_synch.v " "Can't analyze file -- file rst_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556809736622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spkr_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file spkr_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spkr_drv " "Found entity 1: spkr_drv" {  } { { "spkr_drv.sv" "" { Text "I:/ece551~1/modelsim/project/spkr_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slide_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file slide_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slide_intf " "Found entity 1: slide_intf" {  } { { "slide_intf.sv" "" { Text "I:/ece551~1/modelsim/project/slide_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resp_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file resp_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 resp_ROM " "Found entity 1: resp_ROM" {  } { { "resp_ROM.v" "" { Text "I:/ece551~1/modelsim/project/resp_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n Equalizer.v(6) " "Verilog HDL Declaration information at Equalizer.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556809736647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "next Next BT_intf.sv(8) " "Verilog HDL Declaration information at BT_intf.sv(8): object \"next\" differs only in case from object \"Next\" in the same scope" {  } { { "BT_intf.sv" "" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556809736654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "prev Prev BT_intf.sv(8) " "Verilog HDL Declaration information at BT_intf.sv(8): object \"prev\" differs only in case from object \"Prev\" in the same scope" {  } { { "BT_intf.sv" "" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556809736655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bt_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file bt_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BT_intf " "Found entity 1: BT_intf" {  } { { "BT_intf.sv" "" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ece551~1/modelsim/project/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809736668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809736668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full SPI_mstr.sv(36) " "Verilog HDL Implicit Net warning at SPI_mstr.sv(36): created implicit net for \"full\"" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809736671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done A2D_intf.sv(12) " "Verilog HDL Implicit Net warning at A2D_intf.sv(12): created implicit net for \"done\"" {  } { { "A2D_intf.sv" "" { Text "I:/ece551~1/modelsim/project/A2D_intf.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809736671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Equalizer " "Elaborating entity \"Equalizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556809737026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Equalizer.v(73) " "Verilog HDL assignment warning at Equalizer.v(73): truncated value with size 32 to match size of target (19)" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737074 "|Equalizer"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551~1/modelsim/project/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556809737537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_synch.sv 1 1 " "Using design file rst_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551~1/modelsim/project/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809737539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556809737539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:irst " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:irst\"" {  } { { "Equalizer.v" "irst" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809737539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slide_intf slide_intf:islide " "Elaborating entity \"slide_intf\" for hierarchy \"slide_intf:islide\"" {  } { { "Equalizer.v" "islide" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809737640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf slide_intf:islide\|A2D_intf:iA2D_intf " "Elaborating entity \"A2D_intf\" for hierarchy \"slide_intf:islide\|A2D_intf:iA2D_intf\"" {  } { { "slide_intf.sv" "iA2D_intf" { Text "I:/ece551~1/modelsim/project/slide_intf.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809737751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr slide_intf:islide\|A2D_intf:iA2D_intf\|SPI_mstr:SPI_mstr " "Elaborating entity \"SPI_mstr\" for hierarchy \"slide_intf:islide\|A2D_intf:iA2D_intf\|SPI_mstr:SPI_mstr\"" {  } { { "A2D_intf.sv" "SPI_mstr" { Text "I:/ece551~1/modelsim/project/A2D_intf.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809737851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mstr.sv(19) " "Verilog HDL assignment warning at SPI_mstr.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737851 "|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(24) " "Verilog HDL assignment warning at SPI_mstr.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737851 "|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mstr.sv(33) " "Verilog HDL assignment warning at SPI_mstr.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737852 "|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(36) " "Verilog HDL assignment warning at SPI_mstr.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737852 "|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_mstr.sv(37) " "Verilog HDL assignment warning at SPI_mstr.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737852 "|Equalizer|slide_intf:islide|A2D_intf:iA2D_intf|SPI_mstr:SPI_mstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BT_intf BT_intf:iBT " "Elaborating entity \"BT_intf\" for hierarchy \"BT_intf:iBT\"" {  } { { "Equalizer.v" "iBT" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809737936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 BT_intf.sv(29) " "Verilog HDL assignment warning at BT_intf.sv(29): truncated value with size 32 to match size of target (17)" {  } { { "BT_intf.sv" "" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809737937 "|Equalizer|BT_intf:iBT"}
{ "Warning" "WSGN_SEARCH_FILE" "pb_rise.sv 1 1 " "Using design file pb_rise.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB_rise " "Found entity 1: PB_rise" {  } { { "pb_rise.sv" "" { Text "I:/ece551~1/modelsim/project/pb_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556809738069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556809738069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_rise BT_intf:iBT\|PB_rise:BUT1 " "Elaborating entity \"PB_rise\" for hierarchy \"BT_intf:iBT\|PB_rise:BUT1\"" {  } { { "BT_intf.sv" "BUT1" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pb_rise.sv(19) " "Verilog HDL assignment warning at pb_rise.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "pb_rise.sv" "" { Text "I:/ece551~1/modelsim/project/pb_rise.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738070 "|Equalizer|BT_intf:iBT|PB_rise:BUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snd_cmd BT_intf:iBT\|snd_cmd:SC " "Elaborating entity \"snd_cmd\" for hierarchy \"BT_intf:iBT\|snd_cmd:SC\"" {  } { { "BT_intf.sv" "SC" { Text "I:/ece551~1/modelsim/project/BT_intf.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 snd_cmd.sv(23) " "Verilog HDL assignment warning at snd_cmd.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "snd_cmd.sv" "" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738142 "|Equalizer|BT_intf:iBT|snd_cmd:SC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snd_cmd.sv(34) " "Verilog HDL assignment warning at snd_cmd.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "snd_cmd.sv" "" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738143 "|Equalizer|BT_intf:iBT|snd_cmd:SC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snd_cmd.sv(75) " "Verilog HDL assignment warning at snd_cmd.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "snd_cmd.sv" "" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738144 "|Equalizer|BT_intf:iBT|snd_cmd:SC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART BT_intf:iBT\|snd_cmd:SC\|UART:iUART " "Elaborating entity \"UART\" for hierarchy \"BT_intf:iBT\|snd_cmd:SC\|UART:iUART\"" {  } { { "snd_cmd.sv" "iUART" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(52) " "Verilog HDL assignment warning at UART.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738223 "|Equalizer|BT_intf:iBT|snd_cmd:SC|UART:iUART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART.sv(61) " "Verilog HDL assignment warning at UART.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738223 "|Equalizer|BT_intf:iBT|snd_cmd:SC|UART:iUART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(129) " "Verilog HDL assignment warning at UART.sv(129): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738223 "|Equalizer|BT_intf:iBT|snd_cmd:SC|UART:iUART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART.sv(141) " "Verilog HDL assignment warning at UART.sv(141): truncated value with size 32 to match size of target (9)" {  } { { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738224 "|Equalizer|BT_intf:iBT|snd_cmd:SC|UART:iUART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdROM BT_intf:iBT\|snd_cmd:SC\|cmdROM:icmdROM " "Elaborating entity \"cmdROM\" for hierarchy \"BT_intf:iBT\|snd_cmd:SC\|cmdROM:icmdROM\"" {  } { { "snd_cmd.sv" "icmdROM" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738308 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout cmdROM.v(5) " "Output port \"dout\" at cmdROM.v(5) has no driver" {  } { { "cmdROM.v" "" { Text "I:/ece551~1/modelsim/project/cmdROM.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809738309 "|Equalizer|BT_intf:iBT|snd_cmd:SC|cmdROM:icmdROM"}
{ "Warning" "WSGN_EMPTY_SHELL" "cmdROM " "Entity \"cmdROM\" contains only dangling pins" {  } { { "snd_cmd.sv" "icmdROM" { Text "I:/ece551~1/modelsim/project/snd_cmd.sv" 16 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809738310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Slave I2S_Slave:iSlave " "Elaborating entity \"I2S_Slave\" for hierarchy \"I2S_Slave:iSlave\"" {  } { { "Equalizer.v" "iSlave" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_Slave.sv(21) " "Verilog HDL assignment warning at I2S_Slave.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_Slave.sv(37) " "Verilog HDL assignment warning at I2S_Slave.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2S_Slave.sv(49) " "Verilog HDL assignment warning at I2S_Slave.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_Slave.sv(53) " "Verilog HDL assignment warning at I2S_Slave.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_Slave.sv(54) " "Verilog HDL assignment warning at I2S_Slave.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_Slave.sv(55) " "Verilog HDL assignment warning at I2S_Slave.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738387 "|Equalizer|I2S_Slave:iSlave"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2S_Slave.sv(81) " "Verilog HDL Case Statement information at I2S_Slave.sv(81): all case item expressions in this case statement are onehot" {  } { { "I2S_Slave.sv" "" { Text "I:/ece551~1/modelsim/project/I2S_Slave.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1556809738388 "|Equalizer|I2S_Slave:iSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_Engine EQ_Engine:iEQ " "Elaborating entity \"EQ_Engine\" for hierarchy \"EQ_Engine:iEQ\"" {  } { { "Equalizer.v" "iEQ" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_freq_queue EQ_Engine:iEQ\|high_freq_queue:ihigh_freq " "Elaborating entity \"high_freq_queue\" for hierarchy \"EQ_Engine:iEQ\|high_freq_queue:ihigh_freq\"" {  } { { "EQ_engine.sv" "ihigh_freq" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 high_freq_queue.sv(80) " "Verilog HDL assignment warning at high_freq_queue.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "high_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738588 "|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 high_freq_queue.sv(93) " "Verilog HDL assignment warning at high_freq_queue.sv(93): truncated value with size 32 to match size of target (11)" {  } { { "high_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738588 "|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 high_freq_queue.sv(113) " "Verilog HDL assignment warning at high_freq_queue.sv(113): truncated value with size 32 to match size of target (11)" {  } { { "high_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738589 "|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPort1536x16 EQ_Engine:iEQ\|high_freq_queue:ihigh_freq\|dualPort1536x16:lMem " "Elaborating entity \"dualPort1536x16\" for hierarchy \"EQ_Engine:iEQ\|high_freq_queue:ihigh_freq\|dualPort1536x16:lMem\"" {  } { { "high_freq_queue.sv" "lMem" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738682 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdata dualPort1536x16.v(8) " "Output port \"rdata\" at dualPort1536x16.v(8) has no driver" {  } { { "dualPort1536x16.v" "" { Text "I:/ece551~1/modelsim/project/dualPort1536x16.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809738682 "|Equalizer|EQ_Engine:iEQ|high_freq_queue:ihigh_freq|dualPort1536x16:lMem"}
{ "Warning" "WSGN_EMPTY_SHELL" "dualPort1536x16 " "Entity \"dualPort1536x16\" contains only dangling pins" {  } { { "high_freq_queue.sv" "lMem" { Text "I:/ece551~1/modelsim/project/high_freq_queue.sv" 14 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809738682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_freq_queue EQ_Engine:iEQ\|low_freq_queue:ilow_freq " "Elaborating entity \"low_freq_queue\" for hierarchy \"EQ_Engine:iEQ\|low_freq_queue:ilow_freq\"" {  } { { "EQ_engine.sv" "ilow_freq" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 low_freq_queue.sv(80) " "Verilog HDL assignment warning at low_freq_queue.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "low_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738765 "|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 low_freq_queue.sv(93) " "Verilog HDL assignment warning at low_freq_queue.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "low_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738766 "|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 low_freq_queue.sv(113) " "Verilog HDL assignment warning at low_freq_queue.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "low_freq_queue.sv" "" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738766 "|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPort1024x16 EQ_Engine:iEQ\|low_freq_queue:ilow_freq\|dualPort1024x16:lMem " "Elaborating entity \"dualPort1024x16\" for hierarchy \"EQ_Engine:iEQ\|low_freq_queue:ilow_freq\|dualPort1024x16:lMem\"" {  } { { "low_freq_queue.sv" "lMem" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738851 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdata dualPort1024x16.v(8) " "Output port \"rdata\" at dualPort1024x16.v(8) has no driver" {  } { { "dualPort1024x16.v" "" { Text "I:/ece551~1/modelsim/project/dualPort1024x16.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809738852 "|Equalizer|EQ_Engine:iEQ|low_freq_queue:ilow_freq|dualPort1024x16:lMem"}
{ "Warning" "WSGN_EMPTY_SHELL" "dualPort1024x16 " "Entity \"dualPort1024x16\" contains only dangling pins" {  } { { "low_freq_queue.sv" "lMem" { Text "I:/ece551~1/modelsim/project/low_freq_queue.sv" 14 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809738852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_LP EQ_Engine:iEQ\|FIR_LP:iFIR_LP " "Elaborating entity \"FIR_LP\" for hierarchy \"EQ_Engine:iEQ\|FIR_LP:iFIR_LP\"" {  } { { "EQ_engine.sv" "iFIR_LP" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809738929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_addr FIR_LP.sv(5) " "Verilog HDL or VHDL warning at FIR_LP.sv(5): object \"inc_addr\" assigned a value but never read" {  } { { "FIR_LP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_LP.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556809738929 "|Equalizer|EQ_Engine:iEQ|FIR_LP:iFIR_LP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_LP.sv(18) " "Verilog HDL assignment warning at FIR_LP.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "FIR_LP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_LP.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809738929 "|Equalizer|EQ_Engine:iEQ|FIR_LP:iFIR_LP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_LP EQ_Engine:iEQ\|FIR_LP:iFIR_LP\|ROM_LP:romLP " "Elaborating entity \"ROM_LP\" for hierarchy \"EQ_Engine:iEQ\|FIR_LP:iFIR_LP\|ROM_LP:romLP\"" {  } { { "FIR_LP.sv" "romLP" { Text "I:/ece551~1/modelsim/project/FIR_LP.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739015 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout ROM_LP.v(5) " "Output port \"dout\" at ROM_LP.v(5) has no driver" {  } { { "ROM_LP.v" "" { Text "I:/ece551~1/modelsim/project/ROM_LP.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809739016 "|Equalizer|EQ_Engine:iEQ|FIR_LP:iFIR_LP|ROM_LP:romLP"}
{ "Warning" "WSGN_EMPTY_SHELL" "ROM_LP " "Entity \"ROM_LP\" contains only dangling pins" {  } { { "FIR_LP.sv" "romLP" { Text "I:/ece551~1/modelsim/project/FIR_LP.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809739016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_B1 EQ_Engine:iEQ\|FIR_B1:iFIR_B1 " "Elaborating entity \"FIR_B1\" for hierarchy \"EQ_Engine:iEQ\|FIR_B1:iFIR_B1\"" {  } { { "EQ_engine.sv" "iFIR_B1" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_addr FIR_B1.sv(5) " "Verilog HDL or VHDL warning at FIR_B1.sv(5): object \"inc_addr\" assigned a value but never read" {  } { { "FIR_B1.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B1.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556809739091 "|Equalizer|EQ_Engine:iEQ|FIR_B1:iFIR_B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_B1.sv(18) " "Verilog HDL assignment warning at FIR_B1.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "FIR_B1.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B1.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739091 "|Equalizer|EQ_Engine:iEQ|FIR_B1:iFIR_B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_B1 EQ_Engine:iEQ\|FIR_B1:iFIR_B1\|ROM_B1:romB1 " "Elaborating entity \"ROM_B1\" for hierarchy \"EQ_Engine:iEQ\|FIR_B1:iFIR_B1\|ROM_B1:romB1\"" {  } { { "FIR_B1.sv" "romB1" { Text "I:/ece551~1/modelsim/project/FIR_B1.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739178 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout ROM_B1.v(5) " "Output port \"dout\" at ROM_B1.v(5) has no driver" {  } { { "ROM_B1.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B1.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809739179 "|Equalizer|EQ_Engine:iEQ|FIR_B1:iFIR_B1|ROM_B1:romB1"}
{ "Warning" "WSGN_EMPTY_SHELL" "ROM_B1 " "Entity \"ROM_B1\" contains only dangling pins" {  } { { "FIR_B1.sv" "romB1" { Text "I:/ece551~1/modelsim/project/FIR_B1.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809739179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_B2 EQ_Engine:iEQ\|FIR_B2:iFIR_B2 " "Elaborating entity \"FIR_B2\" for hierarchy \"EQ_Engine:iEQ\|FIR_B2:iFIR_B2\"" {  } { { "EQ_engine.sv" "iFIR_B2" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_addr FIR_B2.sv(5) " "Verilog HDL or VHDL warning at FIR_B2.sv(5): object \"inc_addr\" assigned a value but never read" {  } { { "FIR_B2.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B2.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556809739257 "|Equalizer|EQ_Engine:iEQ|FIR_B2:iFIR_B2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_B2.sv(18) " "Verilog HDL assignment warning at FIR_B2.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "FIR_B2.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B2.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739257 "|Equalizer|EQ_Engine:iEQ|FIR_B2:iFIR_B2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_B2 EQ_Engine:iEQ\|FIR_B2:iFIR_B2\|ROM_B2:romB2 " "Elaborating entity \"ROM_B2\" for hierarchy \"EQ_Engine:iEQ\|FIR_B2:iFIR_B2\|ROM_B2:romB2\"" {  } { { "FIR_B2.sv" "romB2" { Text "I:/ece551~1/modelsim/project/FIR_B2.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739347 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout ROM_B2.v(5) " "Output port \"dout\" at ROM_B2.v(5) has no driver" {  } { { "ROM_B2.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809739347 "|Equalizer|EQ_Engine:iEQ|FIR_B2:iFIR_B2|ROM_B2:romB2"}
{ "Warning" "WSGN_EMPTY_SHELL" "ROM_B2 " "Entity \"ROM_B2\" contains only dangling pins" {  } { { "FIR_B2.sv" "romB2" { Text "I:/ece551~1/modelsim/project/FIR_B2.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809739347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_B3 EQ_Engine:iEQ\|FIR_B3:iFIR_B3 " "Elaborating entity \"FIR_B3\" for hierarchy \"EQ_Engine:iEQ\|FIR_B3:iFIR_B3\"" {  } { { "EQ_engine.sv" "iFIR_B3" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_addr FIR_B3.sv(5) " "Verilog HDL or VHDL warning at FIR_B3.sv(5): object \"inc_addr\" assigned a value but never read" {  } { { "FIR_B3.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B3.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556809739424 "|Equalizer|EQ_Engine:iEQ|FIR_B3:iFIR_B3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_B3.sv(18) " "Verilog HDL assignment warning at FIR_B3.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "FIR_B3.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_B3.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739424 "|Equalizer|EQ_Engine:iEQ|FIR_B3:iFIR_B3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_B3 EQ_Engine:iEQ\|FIR_B3:iFIR_B3\|ROM_B3:romB3 " "Elaborating entity \"ROM_B3\" for hierarchy \"EQ_Engine:iEQ\|FIR_B3:iFIR_B3\|ROM_B3:romB3\"" {  } { { "FIR_B3.sv" "romB3" { Text "I:/ece551~1/modelsim/project/FIR_B3.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739512 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout ROM_B3.v(5) " "Output port \"dout\" at ROM_B3.v(5) has no driver" {  } { { "ROM_B3.v" "" { Text "I:/ece551~1/modelsim/project/ROM_B3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809739513 "|Equalizer|EQ_Engine:iEQ|FIR_B3:iFIR_B3|ROM_B3:romB3"}
{ "Warning" "WSGN_EMPTY_SHELL" "ROM_B3 " "Entity \"ROM_B3\" contains only dangling pins" {  } { { "FIR_B3.sv" "romB3" { Text "I:/ece551~1/modelsim/project/FIR_B3.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809739513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_HP EQ_Engine:iEQ\|FIR_HP:iFIR_HP " "Elaborating entity \"FIR_HP\" for hierarchy \"EQ_Engine:iEQ\|FIR_HP:iFIR_HP\"" {  } { { "EQ_engine.sv" "iFIR_HP" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_addr FIR_HP.sv(5) " "Verilog HDL or VHDL warning at FIR_HP.sv(5): object \"inc_addr\" assigned a value but never read" {  } { { "FIR_HP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_HP.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556809739591 "|Equalizer|EQ_Engine:iEQ|FIR_HP:iFIR_HP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_HP.sv(18) " "Verilog HDL assignment warning at FIR_HP.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "FIR_HP.sv" "" { Text "I:/ece551~1/modelsim/project/FIR_HP.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739592 "|Equalizer|EQ_Engine:iEQ|FIR_HP:iFIR_HP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_HP EQ_Engine:iEQ\|FIR_HP:iFIR_HP\|ROM_HP:romHP " "Elaborating entity \"ROM_HP\" for hierarchy \"EQ_Engine:iEQ\|FIR_HP:iFIR_HP\|ROM_HP:romHP\"" {  } { { "FIR_HP.sv" "romHP" { Text "I:/ece551~1/modelsim/project/FIR_HP.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739674 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout ROM_HP.v(5) " "Output port \"dout\" at ROM_HP.v(5) has no driver" {  } { { "ROM_HP.v" "" { Text "I:/ece551~1/modelsim/project/ROM_HP.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556809739674 "|Equalizer|EQ_Engine:iEQ|FIR_HP:iFIR_HP|ROM_HP:romHP"}
{ "Warning" "WSGN_EMPTY_SHELL" "ROM_HP " "Entity \"ROM_HP\" contains only dangling pins" {  } { { "FIR_HP.sv" "romHP" { Text "I:/ece551~1/modelsim/project/FIR_HP.sv" 9 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1556809739674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "band_scale EQ_Engine:iEQ\|band_scale:iB1 " "Elaborating entity \"band_scale\" for hierarchy \"EQ_Engine:iEQ\|band_scale:iB1\"" {  } { { "EQ_engine.sv" "iB1" { Text "I:/ece551~1/modelsim/project/EQ_engine.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spkr_drv spkr_drv:ispkr " "Elaborating entity \"spkr_drv\" for hierarchy \"spkr_drv:ispkr\"" {  } { { "Equalizer.v" "ispkr" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PDM spkr_drv:ispkr\|PDM:iPDM1ft " "Elaborating entity \"PDM\" for hierarchy \"spkr_drv:ispkr\|PDM:iPDM1ft\"" {  } { { "spkr_drv.sv" "iPDM1ft" { Text "I:/ece551~1/modelsim/project/spkr_drv.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809739904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PDM.sv(19) " "Verilog HDL assignment warning at PDM.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "PDM.sv" "" { Text "I:/ece551~1/modelsim/project/PDM.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739904 "|Equalizer|spkr_drv:ispkr|PDM:iPDM1ft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PDM.sv(22) " "Verilog HDL assignment warning at PDM.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "PDM.sv" "" { Text "I:/ece551~1/modelsim/project/PDM.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739904 "|Equalizer|spkr_drv:ispkr|PDM:iPDM1ft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PDM.sv(34) " "Verilog HDL assignment warning at PDM.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "PDM.sv" "" { Text "I:/ece551~1/modelsim/project/PDM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556809739905 "|Equalizer|spkr_drv:ispkr|PDM:iPDM1ft"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 5 -1 0 } } { "SPI_mstr.sv" "" { Text "I:/ece551~1/modelsim/project/SPI_mstr.sv" 30 -1 0 } } { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 67 -1 0 } } { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 58 -1 0 } } { "slide_intf.sv" "" { Text "I:/ece551~1/modelsim/project/slide_intf.sv" 17 -1 0 } } { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 136 -1 0 } } { "UART.sv" "" { Text "I:/ece551~1/modelsim/project/UART.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556809743193 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556809743193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556809743363 "|Equalizer|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556809743363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556809743582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556809744575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551~1/modelsim/project/Equalizer.map.smsg " "Generated suppressed messages file I:/ece551~1/modelsim/project/Equalizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809745004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556809746069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556809746069 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2S_data " "No output dependent on input pin \"I2S_data\"" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556809747467 "|Equalizer|I2S_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2S_ws " "No output dependent on input pin \"I2S_ws\"" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556809747467 "|Equalizer|I2S_ws"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2S_sclk " "No output dependent on input pin \"I2S_sclk\"" {  } { { "Equalizer.v" "" { Text "I:/ece551~1/modelsim/project/Equalizer.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556809747467 "|Equalizer|I2S_sclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556809747467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556809747473 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556809747473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556809747473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556809747473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556809747698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 10:09:07 2019 " "Processing ended: Thu May 02 10:09:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556809747698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556809747698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556809747698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556809747698 ""}
