{
  "SolutionType": "OPTIMAL",
  "LockAllDestIds": false,
  "LogicalInstances": [
    {
      "Name": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "DesignName": "/ConfigNoc/M00_AXI",
      "IsMaster": false,
      "CompType": "AIE_NSU",
      "Protocol": "AXI_MM",
      "SysAddresses": [
        {
          "Base": "0x20000000000",
          "Size": "0x100000000"
        }
      ],
      "SimMetaData": {
        "IPName": "bd_e015_M00_AXI_nsu_0"
      },
      "ExternalConn": "versal_gen1_platform_i/ConfigNoc/inst/S00_INI versal_gen1_platform_i/Master_NoC/inst/M06_INI"
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S00_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S00_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S01_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S01_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S02_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S02_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S03_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S03_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S04_AXI",
      "IsMaster": true,
      "CompType": "PS_NCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S04_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S05_AXI",
      "IsMaster": true,
      "CompType": "PS_NCI_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S05_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S06_AXI",
      "IsMaster": true,
      "CompType": "PS_RPU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S06_AXI_rpu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DesignName": "/Master_NoC/S07_AXI",
      "IsMaster": true,
      "CompType": "PMC_NMU",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S07_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DesignName": "/noc_lpddr0/ddrmc",
      "IsMaster": false,
      "CompType": "DDRC",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT0",
        "PORT1",
        "PORT2",
        "PORT3"
      ],
      "SysAddresses": [
        {
          "Base": "0x0",
          "Size": "0x80000000"
        },
        {
          "Base": "0x800000000",
          "Size": "0x80000000"
        }
      ],
      "MemoryParams": {
        "CONTROLLERTYPE": "LPDDR4_SDRAM",
        "Component_Name": "bd_f8ff_MC0_ddrc_0",
        "MC_ADD_CMD_DELAY": "0",
        "MC_ADD_CMD_DELAY_EN": "Disable",
        "MC_BA_WIDTH": "3",
        "MC_BG_WIDTH": "0",
        "MC_BURST_LENGTH": "16",
        "MC_CASLATENCY": "32",
        "MC_CASWRITELATENCY": "16",
        "MC_CA_MIRROR": "false",
        "MC_CHAN_REGION0": "DDR_LOW0",
        "MC_CHAN_REGION0_BASEADDR": "0x0",
        "MC_CHAN_REGION0_RANGE": "0x80000000",
        "MC_CHAN_REGION1": "DDR_LOW1",
        "MC_CHAN_REGION1_BASEADDR": "0x800000000",
        "MC_CHAN_REGION1_RANGE": "0x800000000",
        "MC_CLA": "0",
        "MC_CLAMSHELL": "false",
        "MC_COLUMNADDRESSWIDTH": "10",
        "MC_COMPONENT_DENSITY": "16Gb",
        "MC_COMPONENT_WIDTH": "x32",
        "MC_CONFIG_NUM": "config23",
        "MC_DATAWIDTH": "32",
        "MC_DB_F0BC00": "0x0000",
        "MC_DB_F0BC01": "0x0000",
        "MC_DB_F0BC02": "0x0000",
        "MC_DB_F0BC03": "0x0000",
        "MC_DB_F0BC04": "0x0000",
        "MC_DB_F0BC05": "0x0000",
        "MC_DB_F0BC0A": "0x0000",
        "MC_DB_F0BC6X": "0x0000",
        "MC_DB_F5BC5X": "0x0000",
        "MC_DB_F5BC6X": "0x0000",
        "MC_DB_F6BC4X": "0x0000",
        "MC_DB_FXBC7X_F0": "0x0000",
        "MC_DB_FXBC7X_F5": "0x0000",
        "MC_DB_FXBC7X_F6": "0x0000",
        "MC_DDR4_2T": "Enable",
        "MC_DDR4_ADDR_BIT": "RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CH_SEL,CA9,CA8,CA7,CA6,CA5,CA4,CA3,CA2,CA1,CA0,NC,NC",
        "MC_DEVICE_TYPE": "NON_S80",
        "MC_ECC": "false",
        "MC_ECC_SCRUB_PERIOD": "0x004835",
        "MC_ECC_SCRUB_SIZE": "4096",
        "MC_EN_BACKGROUND_SCRUBBING": "true",
        "MC_EN_ECC_SCRUBBING": "false",
        "MC_EXTENDED_WDQS": "TRUE",
        "MC_F0_LPDDR4_MR1": "0x0064",
        "MC_F0_LPDDR4_MR11": "0x0055",
        "MC_F0_LPDDR4_MR12": "0x001E",
        "MC_F0_LPDDR4_MR13": "0x0000",
        "MC_F0_LPDDR4_MR14": "0x001E",
        "MC_F0_LPDDR4_MR15": "0x0055",
        "MC_F0_LPDDR4_MR16": "0x0000",
        "MC_F0_LPDDR4_MR17": "0x0000",
        "MC_F0_LPDDR4_MR2": "0x0036",
        "MC_F0_LPDDR4_MR20": "0x0055",
        "MC_F0_LPDDR4_MR22": "0x0006",
        "MC_F0_LPDDR4_MR23": "0x003F",
        "MC_F0_LPDDR4_MR3": "0x0031",
        "MC_F0_MR0": "0x0000000",
        "MC_F0_MR1": "0x0000000",
        "MC_F0_MR2": "0x0000000",
        "MC_F0_MR3": "0x0000020",
        "MC_F0_MR4": "0x0000000",
        "MC_F0_MR5": "0x0000000",
        "MC_F0_MR6": "0x0000000",
        "MC_F1_ADD_CMD_DELAY": "0",
        "MC_F1_ADD_CMD_DELAY_EN": "Disable",
        "MC_F1_CASLATENCY": "32",
        "MC_F1_CASWRITELATENCY": "16",
        "MC_F1_CLA": "0",
        "MC_F1_LPDDR4_MR1": "0x0000",
        "MC_F1_LPDDR4_MR11": "0x0000",
        "MC_F1_LPDDR4_MR13": "0x00C0",
        "MC_F1_LPDDR4_MR2": "0x0000",
        "MC_F1_LPDDR4_MR22": "0x0000",
        "MC_F1_LPDDR4_MR3": "0x0000",
        "MC_F1_ODTLon": "0",
        "MC_F1_PARITYLATENCY": "0",
        "MC_F1_RCD_DELAY": "0",
        "MC_F1_TCCD_3DS": "0",
        "MC_F1_TCCD_L": "0",
        "MC_F1_TCKE": "0",
        "MC_F1_TFAW": "40000",
        "MC_F1_TFAW_nCK": "0",
        "MC_F1_TMOD": "0",
        "MC_F1_TMRD": "14000",
        "MC_F1_TMRD_nCK": "0",
        "MC_F1_TMRW": "10000",
        "MC_F1_TODTon_MIN": "0",
        "MC_F1_TOSCO": "0",
        "MC_F1_TOSCO_nCK": "0",
        "MC_F1_TPAR_ALERT_ON": "0",
        "MC_F1_TPAR_ALERT_PW_MAX": "0",
        "MC_F1_TPDM_RD": "0",
        "MC_F1_TRAS": "42000",
        "MC_F1_TRAS_nCK": "0",
        "MC_F1_TRCD": "18000",
        "MC_F1_TRCD_nCK": "0",
        "MC_F1_TRPAB": "21000",
        "MC_F1_TRPAB_nCK": "0",
        "MC_F1_TRPPB": "18000",
        "MC_F1_TRPPB_nCK": "0",
        "MC_F1_TRRD_L": "0",
        "MC_F1_TRRD_S": "0",
        "MC_F1_TRRD_nCK": "0",
        "MC_F1_TRTP": "7500",
        "MC_F1_TRTP_nCK": "0",
        "MC_F1_TWR": "18000",
        "MC_F1_TWR_nCK": "0",
        "MC_F1_TWTR_L": "0",
        "MC_F1_TWTR_S": "0",
        "MC_F1_TWTR_nCK": "0",
        "MC_F1_TXP": "0",
        "MC_F1_TZQLAT": "30000",
        "MC_F1_TZQLAT_nCK": "0",
        "MC_FCV_FULLCAL": "Disable",
        "MC_FLIPPED_PINOUT": "false",
        "MC_FREQ_PARAM": "F0",
        "MC_FREQ_SWITCHING_EN": "FALSE",
        "MC_IDLE_TIME_ENTR_PWR_DOWN_MODE": "0x00000AA",
        "MC_INIT_MEM_USING_ECC_SCRUB": "false",
        "MC_ISOC_READ_TIMEOUT": "3",
        "MC_ISOC_WRITE_TIMEOUT": "3",
        "MC_LPDDR4_REFRESH_TYPE": "ALL_BANK",
        "MC_MAIN_BASE_ADDR": "0xF6150000",
        "MC_MAIN_MODULE_NAME": "DDRMC_MAIN_0",
        "MC_MEMORY_CAPACITY": "4GB",
        "MC_MEMORY_DENSITY": "2GB",
        "MC_MEMORY_DEVICETYPE": "Components",
        "MC_MEMORY_SPEEDGRADE": "LPDDR4-3733",
        "MC_MEMORY_TIMEPERIOD0": "541",
        "MC_MEMORY_TIMEPERIOD1": "541",
        "MC_NOC_BASE_ADDR": "0xF6070000",
        "MC_NOC_MODULE_NAME": "DDRMC_NOC_0",
        "MC_NO_CHANNELS": "Dual",
        "MC_ODTLon": "6",
        "MC_OTF_SCRUBBING": "false",
        "MC_PARITY": "false",
        "MC_PARITYLATENCY": "0",
        "MC_PER_RD_INTVL": "0",
        "MC_PRUNECHIP_SIM_CHANGES": "Disable",
        "MC_RANK": "1",
        "MC_RCD_DELAY": "0",
        "MC_RCD_PARITY": "false",
        "MC_READ_DBI": "false",
        "MC_REFRESH_SPEED": "1x",
        "MC_REG_RC00": "0x0000",
        "MC_REG_RC01": "0x0000",
        "MC_REG_RC02": "0x0000",
        "MC_REG_RC03": "0x0000",
        "MC_REG_RC04": "0x0000",
        "MC_REG_RC05": "0x0000",
        "MC_REG_RC08": "0x0000",
        "MC_REG_RC0A": "0x0000",
        "MC_REG_RC0B": "0x0000",
        "MC_REG_RC0D": "0x0000",
        "MC_REG_RC0E": "0x0000",
        "MC_REG_RC0F": "0x0000",
        "MC_REG_RC2X": "0x0000",
        "MC_REG_RC3X": "0x0000",
        "MC_ROWADDRESSWIDTH": "16",
        "MC_SILICON_REVISION": "NA",
        "MC_SKIPCAL": "Disable",
        "MC_SLOT": "Single",
        "MC_STACKHEIGHT": "1",
        "MC_SVFLOW": "Disable",
        "MC_TBCW": "0",
        "MC_TCCD": "8",
        "MC_TCCDMW": "32",
        "MC_TCCD_3DS": "0",
        "MC_TCCD_L": "0",
        "MC_TCCD_S": "4",
        "MC_TCKE": "14",
        "MC_TCMR_MRD": "0",
        "MC_TDQS2DQ_MAX": "800",
        "MC_TDQSCK_MAX": "3500",
        "MC_TDQSS_MAX": "1.25",
        "MC_TDQSS_MIN": "0.75",
        "MC_TFAW": "40000",
        "MC_TFAW_DLR": "0",
        "MC_TFAW_nCK": "0",
        "MC_TMOD": "0",
        "MC_TMPRR": "0",
        "MC_TMRC": "0",
        "MC_TMRD": "14000",
        "MC_TMRD_div4": "10",
        "MC_TMRD_nCK": "26",
        "MC_TMRR": "8",
        "MC_TMRW_div4": "10",
        "MC_TMRW_nCK": "19",
        "MC_TODTon_MIN": "3",
        "MC_TOSCO_nCK": "74",
        "MC_TPAR_ALERT_ON": "0",
        "MC_TPAR_ALERT_PW_MAX": "0",
        "MC_TPBR2PBR": "90000",
        "MC_TPDM_RD": "0",
        "MC_TRAS": "42000",
        "MC_TRAS_nCK": "78",
        "MC_TRC": "63000",
        "MC_TRCD": "18000",
        "MC_TRCD_nCK": "34",
        "MC_TREFI": "3904000",
        "MC_TRFC": "0",
        "MC_TRFCAB": "280000",
        "MC_TRFCPB": "140000",
        "MC_TRFC_DLR": "0",
        "MC_TRP": "0",
        "MC_TRPAB_nCK": "39",
        "MC_TRPPB_nCK": "34",
        "MC_TRPRE": "1.8",
        "MC_TRPST": "0.4",
        "MC_TRRD_DLR": "0",
        "MC_TRRD_L": "0",
        "MC_TRRD_S": "0",
        "MC_TRRD_nCK": "19",
        "MC_TRTP_nCK": "14",
        "MC_TSTAB": "0",
        "MC_TWPRE": "1.8",
        "MC_TWPST": "0.4",
        "MC_TWR": "18000",
        "MC_TWR_nCK": "34",
        "MC_TWTR_L": "0",
        "MC_TWTR_S": "0",
        "MC_TWTR_nCK": "19",
        "MC_TXP": "14",
        "MC_TXPR": "0",
        "MC_TZQCAL": "1000000",
        "MC_TZQCAL_div4": "463",
        "MC_TZQCS": "128",
        "MC_TZQCS_ITVL": "0",
        "MC_TZQLAT_div4": "14",
        "MC_TZQLAT_nCK": "56",
        "MC_TZQ_START_ITVL": "1000000000",
        "MC_USERREFRESH": "false",
        "MC_WRITE_DM_DBI": "DM_NO_DBI",
        "NUM_MC": "1"
      },
      "ExternalConn": "versal_gen1_platform_i/noc_lpddr0/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M00_INI[0] versal_gen1_platform_i/noc_lpddr0/inst/S04_INI[0] versal_gen1_platform_i/aggr_noc/inst/M00_INI[0], versal_gen1_platform_i/noc_lpddr0/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M01_INI[0], versal_gen1_platform_i/noc_lpddr0/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M02_INI[0], versal_gen1_platform_i/noc_lpddr0/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M03_INI[0]"
    },
    {
      "Name": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DesignName": "/noc_lpddr1/ddrmc",
      "IsMaster": false,
      "CompType": "DDRC",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT0"
      ],
      "SysAddresses": [
        {
          "Base": "0x50000000000",
          "Size": "0x100000000"
        }
      ],
      "MemoryParams": {
        "CONTROLLERTYPE": "LPDDR4_SDRAM",
        "Component_Name": "bd_38ae_MC0_ddrc_0",
        "MC_ADD_CMD_DELAY": "0",
        "MC_ADD_CMD_DELAY_EN": "Disable",
        "MC_BA_WIDTH": "3",
        "MC_BG_WIDTH": "0",
        "MC_BURST_LENGTH": "16",
        "MC_CASLATENCY": "32",
        "MC_CASWRITELATENCY": "16",
        "MC_CA_MIRROR": "false",
        "MC_CHAN_REGION0": "DDR_CH1",
        "MC_CHAN_REGION0_BASEADDR": "0x50000000000",
        "MC_CHAN_REGION0_RANGE": "0x8000000000",
        "MC_CLA": "0",
        "MC_CLAMSHELL": "false",
        "MC_COLUMNADDRESSWIDTH": "10",
        "MC_COMPONENT_DENSITY": "16Gb",
        "MC_COMPONENT_WIDTH": "x32",
        "MC_CONFIG_NUM": "config23",
        "MC_DATAWIDTH": "32",
        "MC_DB_F0BC00": "0x0000",
        "MC_DB_F0BC01": "0x0000",
        "MC_DB_F0BC02": "0x0000",
        "MC_DB_F0BC03": "0x0000",
        "MC_DB_F0BC04": "0x0000",
        "MC_DB_F0BC05": "0x0000",
        "MC_DB_F0BC0A": "0x0000",
        "MC_DB_F0BC6X": "0x0000",
        "MC_DB_F5BC5X": "0x0000",
        "MC_DB_F5BC6X": "0x0000",
        "MC_DB_F6BC4X": "0x0000",
        "MC_DB_FXBC7X_F0": "0x0000",
        "MC_DB_FXBC7X_F5": "0x0000",
        "MC_DB_FXBC7X_F6": "0x0000",
        "MC_DDR4_2T": "Enable",
        "MC_DDR4_ADDR_BIT": "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,CA4,CA3,CA2,CA1,CA0,NC,NC",
        "MC_DEVICE_TYPE": "NON_S80",
        "MC_ECC": "false",
        "MC_ECC_SCRUB_PERIOD": "0x004835",
        "MC_ECC_SCRUB_SIZE": "4096",
        "MC_EN_BACKGROUND_SCRUBBING": "true",
        "MC_EN_ECC_SCRUBBING": "false",
        "MC_EXTENDED_WDQS": "TRUE",
        "MC_F0_LPDDR4_MR1": "0x0064",
        "MC_F0_LPDDR4_MR11": "0x0055",
        "MC_F0_LPDDR4_MR12": "0x001E",
        "MC_F0_LPDDR4_MR13": "0x0000",
        "MC_F0_LPDDR4_MR14": "0x001E",
        "MC_F0_LPDDR4_MR15": "0x0055",
        "MC_F0_LPDDR4_MR16": "0x0000",
        "MC_F0_LPDDR4_MR17": "0x0000",
        "MC_F0_LPDDR4_MR2": "0x0036",
        "MC_F0_LPDDR4_MR20": "0x0055",
        "MC_F0_LPDDR4_MR22": "0x0006",
        "MC_F0_LPDDR4_MR23": "0x003F",
        "MC_F0_LPDDR4_MR3": "0x0031",
        "MC_F0_MR0": "0x0000000",
        "MC_F0_MR1": "0x0000000",
        "MC_F0_MR2": "0x0000000",
        "MC_F0_MR3": "0x0000020",
        "MC_F0_MR4": "0x0000000",
        "MC_F0_MR5": "0x0000000",
        "MC_F0_MR6": "0x0000000",
        "MC_F1_ADD_CMD_DELAY": "0",
        "MC_F1_ADD_CMD_DELAY_EN": "Disable",
        "MC_F1_CASLATENCY": "32",
        "MC_F1_CASWRITELATENCY": "16",
        "MC_F1_CLA": "0",
        "MC_F1_LPDDR4_MR1": "0x0000",
        "MC_F1_LPDDR4_MR11": "0x0000",
        "MC_F1_LPDDR4_MR13": "0x00C0",
        "MC_F1_LPDDR4_MR2": "0x0000",
        "MC_F1_LPDDR4_MR22": "0x0000",
        "MC_F1_LPDDR4_MR3": "0x0000",
        "MC_F1_ODTLon": "0",
        "MC_F1_PARITYLATENCY": "0",
        "MC_F1_RCD_DELAY": "0",
        "MC_F1_TCCD_3DS": "0",
        "MC_F1_TCCD_L": "0",
        "MC_F1_TCKE": "0",
        "MC_F1_TFAW": "40000",
        "MC_F1_TFAW_nCK": "0",
        "MC_F1_TMOD": "0",
        "MC_F1_TMRD": "14000",
        "MC_F1_TMRD_nCK": "0",
        "MC_F1_TMRW": "10000",
        "MC_F1_TODTon_MIN": "0",
        "MC_F1_TOSCO": "0",
        "MC_F1_TOSCO_nCK": "0",
        "MC_F1_TPAR_ALERT_ON": "0",
        "MC_F1_TPAR_ALERT_PW_MAX": "0",
        "MC_F1_TPDM_RD": "0",
        "MC_F1_TRAS": "42000",
        "MC_F1_TRAS_nCK": "0",
        "MC_F1_TRCD": "18000",
        "MC_F1_TRCD_nCK": "0",
        "MC_F1_TRPAB": "21000",
        "MC_F1_TRPAB_nCK": "0",
        "MC_F1_TRPPB": "18000",
        "MC_F1_TRPPB_nCK": "0",
        "MC_F1_TRRD_L": "0",
        "MC_F1_TRRD_S": "0",
        "MC_F1_TRRD_nCK": "0",
        "MC_F1_TRTP": "7500",
        "MC_F1_TRTP_nCK": "0",
        "MC_F1_TWR": "18000",
        "MC_F1_TWR_nCK": "0",
        "MC_F1_TWTR_L": "0",
        "MC_F1_TWTR_S": "0",
        "MC_F1_TWTR_nCK": "0",
        "MC_F1_TXP": "0",
        "MC_F1_TZQLAT": "30000",
        "MC_F1_TZQLAT_nCK": "0",
        "MC_FCV_FULLCAL": "Disable",
        "MC_FLIPPED_PINOUT": "false",
        "MC_FREQ_PARAM": "F0",
        "MC_FREQ_SWITCHING_EN": "FALSE",
        "MC_IDLE_TIME_ENTR_PWR_DOWN_MODE": "0x00000AA",
        "MC_INIT_MEM_USING_ECC_SCRUB": "false",
        "MC_ISOC_READ_TIMEOUT": "3",
        "MC_ISOC_WRITE_TIMEOUT": "3",
        "MC_LPDDR4_REFRESH_TYPE": "ALL_BANK",
        "MC_MAIN_BASE_ADDR": "0xF6150000",
        "MC_MAIN_MODULE_NAME": "DDRMC_MAIN_0",
        "MC_MEMORY_CAPACITY": "4GB",
        "MC_MEMORY_DENSITY": "2GB",
        "MC_MEMORY_DEVICETYPE": "Components",
        "MC_MEMORY_SPEEDGRADE": "LPDDR4-3733",
        "MC_MEMORY_TIMEPERIOD0": "541",
        "MC_MEMORY_TIMEPERIOD1": "541",
        "MC_NOC_BASE_ADDR": "0xF6070000",
        "MC_NOC_MODULE_NAME": "DDRMC_NOC_0",
        "MC_NO_CHANNELS": "Dual",
        "MC_ODTLon": "6",
        "MC_OTF_SCRUBBING": "false",
        "MC_PARITY": "false",
        "MC_PARITYLATENCY": "0",
        "MC_PER_RD_INTVL": "0",
        "MC_PRUNECHIP_SIM_CHANGES": "Disable",
        "MC_RANK": "1",
        "MC_RCD_DELAY": "0",
        "MC_RCD_PARITY": "false",
        "MC_READ_DBI": "false",
        "MC_REFRESH_SPEED": "1x",
        "MC_REG_RC00": "0x0000",
        "MC_REG_RC01": "0x0000",
        "MC_REG_RC02": "0x0000",
        "MC_REG_RC03": "0x0000",
        "MC_REG_RC04": "0x0000",
        "MC_REG_RC05": "0x0000",
        "MC_REG_RC08": "0x0000",
        "MC_REG_RC0A": "0x0000",
        "MC_REG_RC0B": "0x0000",
        "MC_REG_RC0D": "0x0000",
        "MC_REG_RC0E": "0x0000",
        "MC_REG_RC0F": "0x0000",
        "MC_REG_RC2X": "0x0000",
        "MC_REG_RC3X": "0x0000",
        "MC_ROWADDRESSWIDTH": "16",
        "MC_SILICON_REVISION": "NA",
        "MC_SKIPCAL": "Disable",
        "MC_SLOT": "Single",
        "MC_STACKHEIGHT": "1",
        "MC_SVFLOW": "Disable",
        "MC_TBCW": "0",
        "MC_TCCD": "8",
        "MC_TCCDMW": "32",
        "MC_TCCD_3DS": "0",
        "MC_TCCD_L": "0",
        "MC_TCCD_S": "4",
        "MC_TCKE": "14",
        "MC_TCMR_MRD": "0",
        "MC_TDQS2DQ_MAX": "800",
        "MC_TDQSCK_MAX": "3500",
        "MC_TDQSS_MAX": "1.25",
        "MC_TDQSS_MIN": "0.75",
        "MC_TFAW": "40000",
        "MC_TFAW_DLR": "0",
        "MC_TFAW_nCK": "0",
        "MC_TMOD": "0",
        "MC_TMPRR": "0",
        "MC_TMRC": "0",
        "MC_TMRD": "14000",
        "MC_TMRD_div4": "10",
        "MC_TMRD_nCK": "26",
        "MC_TMRR": "8",
        "MC_TMRW_div4": "10",
        "MC_TMRW_nCK": "19",
        "MC_TODTon_MIN": "3",
        "MC_TOSCO_nCK": "74",
        "MC_TPAR_ALERT_ON": "0",
        "MC_TPAR_ALERT_PW_MAX": "0",
        "MC_TPBR2PBR": "90000",
        "MC_TPDM_RD": "0",
        "MC_TRAS": "42000",
        "MC_TRAS_nCK": "78",
        "MC_TRC": "63000",
        "MC_TRCD": "18000",
        "MC_TRCD_nCK": "34",
        "MC_TREFI": "3904000",
        "MC_TRFC": "0",
        "MC_TRFCAB": "280000",
        "MC_TRFCPB": "140000",
        "MC_TRFC_DLR": "0",
        "MC_TRP": "0",
        "MC_TRPAB_nCK": "39",
        "MC_TRPPB_nCK": "34",
        "MC_TRPRE": "1.8",
        "MC_TRPST": "0.4",
        "MC_TRRD_DLR": "0",
        "MC_TRRD_L": "0",
        "MC_TRRD_S": "0",
        "MC_TRRD_nCK": "19",
        "MC_TRTP_nCK": "14",
        "MC_TSTAB": "0",
        "MC_TWPRE": "1.8",
        "MC_TWPST": "0.4",
        "MC_TWR": "18000",
        "MC_TWR_nCK": "34",
        "MC_TWTR_L": "0",
        "MC_TWTR_S": "0",
        "MC_TWTR_nCK": "19",
        "MC_TXP": "14",
        "MC_TXPR": "0",
        "MC_TZQCAL": "1000000",
        "MC_TZQCAL_div4": "463",
        "MC_TZQCS": "128",
        "MC_TZQCS_ITVL": "0",
        "MC_TZQLAT_div4": "14",
        "MC_TZQLAT_nCK": "56",
        "MC_TZQ_START_ITVL": "1000000000",
        "MC_USERREFRESH": "false",
        "MC_WRITE_DM_DBI": "DM_NO_DBI",
        "NUM_MC": "1"
      },
      "ExternalConn": "versal_gen1_platform_i/noc_lpddr1/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M04_INI[0] versal_gen1_platform_i/noc_lpddr1/inst/S01_INI[0] versal_gen1_platform_i/aggr_noc/inst/M01_INI[0], versal_gen1_platform_i/noc_lpddr1/inst/DDR_INI[0] versal_gen1_platform_i/aggr_noc/inst/M02_INI[0]"
    },
    {
      "Name": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DesignName": "/noc_lpddr2/ddrmc",
      "IsMaster": false,
      "CompType": "DDRC",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT0"
      ],
      "SysAddresses": [
        {
          "Base": "0x60000000000",
          "Size": "0x100000000"
        }
      ],
      "MemoryParams": {
        "CONTROLLERTYPE": "LPDDR4_SDRAM",
        "Component_Name": "bd_385e_MC0_ddrc_0",
        "MC_ADD_CMD_DELAY": "0",
        "MC_ADD_CMD_DELAY_EN": "Disable",
        "MC_BA_WIDTH": "3",
        "MC_BG_WIDTH": "0",
        "MC_BURST_LENGTH": "16",
        "MC_CASLATENCY": "32",
        "MC_CASWRITELATENCY": "16",
        "MC_CA_MIRROR": "false",
        "MC_CHAN_REGION0": "DDR_CH2",
        "MC_CHAN_REGION0_BASEADDR": "0x60000000000",
        "MC_CHAN_REGION0_RANGE": "0x8000000000",
        "MC_CLA": "0",
        "MC_CLAMSHELL": "false",
        "MC_COLUMNADDRESSWIDTH": "10",
        "MC_COMPONENT_DENSITY": "16Gb",
        "MC_COMPONENT_WIDTH": "x32",
        "MC_CONFIG_NUM": "config23",
        "MC_DATAWIDTH": "32",
        "MC_DB_F0BC00": "0x0000",
        "MC_DB_F0BC01": "0x0000",
        "MC_DB_F0BC02": "0x0000",
        "MC_DB_F0BC03": "0x0000",
        "MC_DB_F0BC04": "0x0000",
        "MC_DB_F0BC05": "0x0000",
        "MC_DB_F0BC0A": "0x0000",
        "MC_DB_F0BC6X": "0x0000",
        "MC_DB_F5BC5X": "0x0000",
        "MC_DB_F5BC6X": "0x0000",
        "MC_DB_F6BC4X": "0x0000",
        "MC_DB_FXBC7X_F0": "0x0000",
        "MC_DB_FXBC7X_F5": "0x0000",
        "MC_DB_FXBC7X_F6": "0x0000",
        "MC_DDR4_2T": "Enable",
        "MC_DDR4_ADDR_BIT": "CH_SEL,RA15,RA14,RA13,RA12,RA11,RA10,RA9,RA8,RA7,RA6,RA5,RA4,RA3,RA2,RA1,RA0,BA2,BA1,BA0,CA9,CA8,CA7,CA6,CA5,CA4,CA3,CA2,CA1,CA0,NC,NC",
        "MC_DEVICE_TYPE": "NON_S80",
        "MC_ECC": "false",
        "MC_ECC_SCRUB_PERIOD": "0x004835",
        "MC_ECC_SCRUB_SIZE": "4096",
        "MC_EN_BACKGROUND_SCRUBBING": "true",
        "MC_EN_ECC_SCRUBBING": "false",
        "MC_EXTENDED_WDQS": "TRUE",
        "MC_F0_LPDDR4_MR1": "0x0064",
        "MC_F0_LPDDR4_MR11": "0x0055",
        "MC_F0_LPDDR4_MR12": "0x001E",
        "MC_F0_LPDDR4_MR13": "0x0000",
        "MC_F0_LPDDR4_MR14": "0x001E",
        "MC_F0_LPDDR4_MR15": "0x0055",
        "MC_F0_LPDDR4_MR16": "0x0000",
        "MC_F0_LPDDR4_MR17": "0x0000",
        "MC_F0_LPDDR4_MR2": "0x0036",
        "MC_F0_LPDDR4_MR20": "0x0055",
        "MC_F0_LPDDR4_MR22": "0x0006",
        "MC_F0_LPDDR4_MR23": "0x003F",
        "MC_F0_LPDDR4_MR3": "0x0031",
        "MC_F0_MR0": "0x0000000",
        "MC_F0_MR1": "0x0000000",
        "MC_F0_MR2": "0x0000000",
        "MC_F0_MR3": "0x0000020",
        "MC_F0_MR4": "0x0000000",
        "MC_F0_MR5": "0x0000000",
        "MC_F0_MR6": "0x0000000",
        "MC_F1_ADD_CMD_DELAY": "0",
        "MC_F1_ADD_CMD_DELAY_EN": "Disable",
        "MC_F1_CASLATENCY": "32",
        "MC_F1_CASWRITELATENCY": "16",
        "MC_F1_CLA": "0",
        "MC_F1_LPDDR4_MR1": "0x0000",
        "MC_F1_LPDDR4_MR11": "0x0000",
        "MC_F1_LPDDR4_MR13": "0x00C0",
        "MC_F1_LPDDR4_MR2": "0x0000",
        "MC_F1_LPDDR4_MR22": "0x0000",
        "MC_F1_LPDDR4_MR3": "0x0000",
        "MC_F1_ODTLon": "0",
        "MC_F1_PARITYLATENCY": "0",
        "MC_F1_RCD_DELAY": "0",
        "MC_F1_TCCD_3DS": "0",
        "MC_F1_TCCD_L": "0",
        "MC_F1_TCKE": "0",
        "MC_F1_TFAW": "40000",
        "MC_F1_TFAW_nCK": "0",
        "MC_F1_TMOD": "0",
        "MC_F1_TMRD": "14000",
        "MC_F1_TMRD_nCK": "0",
        "MC_F1_TMRW": "10000",
        "MC_F1_TODTon_MIN": "0",
        "MC_F1_TOSCO": "0",
        "MC_F1_TOSCO_nCK": "0",
        "MC_F1_TPAR_ALERT_ON": "0",
        "MC_F1_TPAR_ALERT_PW_MAX": "0",
        "MC_F1_TPDM_RD": "0",
        "MC_F1_TRAS": "42000",
        "MC_F1_TRAS_nCK": "0",
        "MC_F1_TRCD": "18000",
        "MC_F1_TRCD_nCK": "0",
        "MC_F1_TRPAB": "21000",
        "MC_F1_TRPAB_nCK": "0",
        "MC_F1_TRPPB": "18000",
        "MC_F1_TRPPB_nCK": "0",
        "MC_F1_TRRD_L": "0",
        "MC_F1_TRRD_S": "0",
        "MC_F1_TRRD_nCK": "0",
        "MC_F1_TRTP": "7500",
        "MC_F1_TRTP_nCK": "0",
        "MC_F1_TWR": "18000",
        "MC_F1_TWR_nCK": "0",
        "MC_F1_TWTR_L": "0",
        "MC_F1_TWTR_S": "0",
        "MC_F1_TWTR_nCK": "0",
        "MC_F1_TXP": "0",
        "MC_F1_TZQLAT": "30000",
        "MC_F1_TZQLAT_nCK": "0",
        "MC_FCV_FULLCAL": "Disable",
        "MC_FLIPPED_PINOUT": "false",
        "MC_FREQ_PARAM": "F0",
        "MC_FREQ_SWITCHING_EN": "FALSE",
        "MC_IDLE_TIME_ENTR_PWR_DOWN_MODE": "0x00000AA",
        "MC_INIT_MEM_USING_ECC_SCRUB": "false",
        "MC_ISOC_READ_TIMEOUT": "3",
        "MC_ISOC_WRITE_TIMEOUT": "3",
        "MC_LPDDR4_REFRESH_TYPE": "ALL_BANK",
        "MC_MAIN_BASE_ADDR": "0xF6150000",
        "MC_MAIN_MODULE_NAME": "DDRMC_MAIN_0",
        "MC_MEMORY_CAPACITY": "4GB",
        "MC_MEMORY_DENSITY": "2GB",
        "MC_MEMORY_DEVICETYPE": "Components",
        "MC_MEMORY_SPEEDGRADE": "LPDDR4-3733",
        "MC_MEMORY_TIMEPERIOD0": "541",
        "MC_MEMORY_TIMEPERIOD1": "541",
        "MC_NOC_BASE_ADDR": "0xF6070000",
        "MC_NOC_MODULE_NAME": "DDRMC_NOC_0",
        "MC_NO_CHANNELS": "Dual",
        "MC_ODTLon": "6",
        "MC_OTF_SCRUBBING": "false",
        "MC_PARITY": "false",
        "MC_PARITYLATENCY": "0",
        "MC_PER_RD_INTVL": "0",
        "MC_PRUNECHIP_SIM_CHANGES": "Disable",
        "MC_RANK": "1",
        "MC_RCD_DELAY": "0",
        "MC_RCD_PARITY": "false",
        "MC_READ_DBI": "false",
        "MC_REFRESH_SPEED": "1x",
        "MC_REG_RC00": "0x0000",
        "MC_REG_RC01": "0x0000",
        "MC_REG_RC02": "0x0000",
        "MC_REG_RC03": "0x0000",
        "MC_REG_RC04": "0x0000",
        "MC_REG_RC05": "0x0000",
        "MC_REG_RC08": "0x0000",
        "MC_REG_RC0A": "0x0000",
        "MC_REG_RC0B": "0x0000",
        "MC_REG_RC0D": "0x0000",
        "MC_REG_RC0E": "0x0000",
        "MC_REG_RC0F": "0x0000",
        "MC_REG_RC2X": "0x0000",
        "MC_REG_RC3X": "0x0000",
        "MC_ROWADDRESSWIDTH": "16",
        "MC_SILICON_REVISION": "NA",
        "MC_SKIPCAL": "Disable",
        "MC_SLOT": "Single",
        "MC_STACKHEIGHT": "1",
        "MC_SVFLOW": "Disable",
        "MC_TBCW": "0",
        "MC_TCCD": "8",
        "MC_TCCDMW": "32",
        "MC_TCCD_3DS": "0",
        "MC_TCCD_L": "0",
        "MC_TCCD_S": "4",
        "MC_TCKE": "14",
        "MC_TCMR_MRD": "0",
        "MC_TDQS2DQ_MAX": "800",
        "MC_TDQSCK_MAX": "3500",
        "MC_TDQSS_MAX": "1.25",
        "MC_TDQSS_MIN": "0.75",
        "MC_TFAW": "40000",
        "MC_TFAW_DLR": "0",
        "MC_TFAW_nCK": "0",
        "MC_TMOD": "0",
        "MC_TMPRR": "0",
        "MC_TMRC": "0",
        "MC_TMRD": "14000",
        "MC_TMRD_div4": "10",
        "MC_TMRD_nCK": "26",
        "MC_TMRR": "8",
        "MC_TMRW_div4": "10",
        "MC_TMRW_nCK": "19",
        "MC_TODTon_MIN": "3",
        "MC_TOSCO_nCK": "74",
        "MC_TPAR_ALERT_ON": "0",
        "MC_TPAR_ALERT_PW_MAX": "0",
        "MC_TPBR2PBR": "90000",
        "MC_TPDM_RD": "0",
        "MC_TRAS": "42000",
        "MC_TRAS_nCK": "78",
        "MC_TRC": "63000",
        "MC_TRCD": "18000",
        "MC_TRCD_nCK": "34",
        "MC_TREFI": "3904000",
        "MC_TRFC": "0",
        "MC_TRFCAB": "280000",
        "MC_TRFCPB": "140000",
        "MC_TRFC_DLR": "0",
        "MC_TRP": "0",
        "MC_TRPAB_nCK": "39",
        "MC_TRPPB_nCK": "34",
        "MC_TRPRE": "1.8",
        "MC_TRPST": "0.4",
        "MC_TRRD_DLR": "0",
        "MC_TRRD_L": "0",
        "MC_TRRD_S": "0",
        "MC_TRRD_nCK": "19",
        "MC_TRTP_nCK": "14",
        "MC_TSTAB": "0",
        "MC_TWPRE": "1.8",
        "MC_TWPST": "0.4",
        "MC_TWR": "18000",
        "MC_TWR_nCK": "34",
        "MC_TWTR_L": "0",
        "MC_TWTR_S": "0",
        "MC_TWTR_nCK": "19",
        "MC_TXP": "14",
        "MC_TXPR": "0",
        "MC_TZQCAL": "1000000",
        "MC_TZQCAL_div4": "463",
        "MC_TZQCS": "128",
        "MC_TZQCS_ITVL": "0",
        "MC_TZQLAT_div4": "14",
        "MC_TZQLAT_nCK": "56",
        "MC_TZQ_START_ITVL": "1000000000",
        "MC_USERREFRESH": "false",
        "MC_WRITE_DM_DBI": "DM_NO_DBI",
        "NUM_MC": "1"
      },
      "ExternalConn": "versal_gen1_platform_i/noc_lpddr2/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M05_INI[0] versal_gen1_platform_i/noc_lpddr2/inst/S01_INI[0] versal_gen1_platform_i/aggr_noc/inst/M03_INI[0], versal_gen1_platform_i/noc_lpddr2/inst/DDR_INI[0] versal_gen1_platform_i/aggr_noc/inst/M04_INI[0]"
    }
  ],
  "Paths": [
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port3_out",
            "NOC_NPS5555_X11Y1",
            "port1_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port1_out",
            "NOC_NPS5555_X11Y0",
            "port3_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port1_out",
            "NOC_NPS5555_X11Y0",
            "port3_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port3_out",
            "NOC_NPS5555_X11Y1",
            "port1_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port2_out",
            "NOC_NPS5555_X14Y0",
            "port0_in",
            "NOC_NPS5555_X14Y0",
            "port3_out",
            "NOC_NPS5555_X14Y1",
            "port1_in",
            "NOC_NPS5555_X14Y1",
            "port0_out",
            "NOC_NPS5555_X12Y1",
            "port2_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port2_out",
            "NOC_NPS5555_X14Y1",
            "port0_in",
            "NOC_NPS5555_X14Y1",
            "port1_out",
            "NOC_NPS5555_X14Y0",
            "port3_in",
            "NOC_NPS5555_X14Y0",
            "port0_out",
            "NOC_NPS5555_X11Y0",
            "port2_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port2_out",
            "NOC_NPS5555_X14Y1",
            "port0_in",
            "NOC_NPS5555_X14Y1",
            "port1_out",
            "NOC_NPS5555_X14Y0",
            "port3_in",
            "NOC_NPS5555_X14Y0",
            "port0_out",
            "NOC_NPS5555_X11Y0",
            "port2_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port2_out",
            "NOC_NPS5555_X14Y0",
            "port0_in",
            "NOC_NPS5555_X14Y0",
            "port3_out",
            "NOC_NPS5555_X14Y1",
            "port1_in",
            "NOC_NPS5555_X14Y1",
            "port0_out",
            "NOC_NPS5555_X12Y1",
            "port2_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port2_out",
            "NOC_NPS5555_X14Y0",
            "port0_in",
            "NOC_NPS5555_X14Y0",
            "port3_out",
            "NOC_NPS5555_X14Y1",
            "port1_in",
            "NOC_NPS5555_X14Y1",
            "port0_out",
            "NOC_NPS5555_X12Y1",
            "port2_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port2_out",
            "NOC_NPS5555_X23Y1",
            "port0_in",
            "NOC_NPS5555_X23Y1",
            "port1_out",
            "NOC_NPS5555_X23Y0",
            "port3_in",
            "NOC_NPS5555_X23Y0",
            "port0_out",
            "NOC_NPS5555_X20Y0",
            "port2_in",
            "NOC_NPS5555_X20Y0",
            "port0_out",
            "NOC_NPS5555_X17Y0",
            "port2_in",
            "NOC_NPS5555_X17Y0",
            "port0_out",
            "NOC_NPS5555_X14Y0",
            "port2_in",
            "NOC_NPS5555_X14Y0",
            "port0_out",
            "NOC_NPS5555_X11Y0",
            "port2_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port2_out",
            "NOC_NPS5555_X23Y1",
            "port0_in",
            "NOC_NPS5555_X23Y1",
            "port1_out",
            "NOC_NPS5555_X23Y0",
            "port3_in",
            "NOC_NPS5555_X23Y0",
            "port0_out",
            "NOC_NPS5555_X20Y0",
            "port2_in",
            "NOC_NPS5555_X20Y0",
            "port0_out",
            "NOC_NPS5555_X17Y0",
            "port2_in",
            "NOC_NPS5555_X17Y0",
            "port0_out",
            "NOC_NPS5555_X14Y0",
            "port2_in",
            "NOC_NPS5555_X14Y0",
            "port0_out",
            "NOC_NPS5555_X11Y0",
            "port2_in",
            "NOC_NPS5555_X11Y0",
            "port0_out",
            "NOC_NPS5555_X8Y0",
            "port2_in",
            "NOC_NPS5555_X8Y0",
            "port0_out",
            "NOC_NPS5555_X5Y0",
            "port2_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port2_out",
            "NOC_NPS5555_X8Y0",
            "port0_in",
            "NOC_NPS5555_X8Y0",
            "port2_out",
            "NOC_NPS5555_X11Y0",
            "port0_in",
            "NOC_NPS5555_X11Y0",
            "port3_out",
            "NOC_NPS5555_X11Y1",
            "port1_in",
            "NOC_NPS5555_X11Y1",
            "port0_out",
            "NOC_NPS5555_X9Y1",
            "port2_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port2_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port2_out",
            "NOC_NPS5555_X5Y0",
            "port0_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y6",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port2_out",
            "NOC_NPS5555_X5Y0",
            "port0_in",
            "NOC_NPS5555_X5Y0",
            "port3_out",
            "NOC_NMU128_X0Y6",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y6",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y6",
            "req_out",
            "NOC_NPS5555_X5Y0",
            "port3_in",
            "NOC_NPS5555_X5Y0",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port2_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port3_out",
            "DDRMC_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port1_resp",
            "NOC_NPS5555_X3Y1",
            "port3_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port1_resp",
            "NOC_NPS5555_X3Y1",
            "port3_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port3_out",
            "DDRMC_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port3_out",
            "NOC_NPS5555_X11Y2",
            "port1_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port3_out",
            "NOC_NPS5555_X11Y2",
            "port1_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port2_out",
            "NOC_NPS5555_X14Y2",
            "port0_in",
            "NOC_NPS5555_X14Y2",
            "port1_out",
            "NOC_NPS5555_X14Y1",
            "port3_in",
            "NOC_NPS5555_X14Y1",
            "port0_out",
            "NOC_NPS5555_X12Y1",
            "port2_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port2_out",
            "NOC_NPS5555_X14Y1",
            "port0_in",
            "NOC_NPS5555_X14Y1",
            "port3_out",
            "NOC_NPS5555_X14Y2",
            "port1_in",
            "NOC_NPS5555_X14Y2",
            "port0_out",
            "NOC_NPS5555_X11Y2",
            "port2_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port2_out",
            "NOC_NPS5555_X14Y1",
            "port0_in",
            "NOC_NPS5555_X14Y1",
            "port3_out",
            "NOC_NPS5555_X14Y2",
            "port1_in",
            "NOC_NPS5555_X14Y2",
            "port0_out",
            "NOC_NPS5555_X11Y2",
            "port2_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port2_out",
            "NOC_NPS5555_X14Y2",
            "port0_in",
            "NOC_NPS5555_X14Y2",
            "port1_out",
            "NOC_NPS5555_X14Y1",
            "port3_in",
            "NOC_NPS5555_X14Y1",
            "port0_out",
            "NOC_NPS5555_X12Y1",
            "port2_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port0_out",
            "NOC_NPS5555_X9Y1",
            "port2_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port2_out",
            "NOC_NPS5555_X23Y1",
            "port0_in",
            "NOC_NPS5555_X23Y1",
            "port3_out",
            "NOC_NPS5555_X23Y2",
            "port1_in",
            "NOC_NPS5555_X23Y2",
            "port0_out",
            "NOC_NPS5555_X20Y2",
            "port2_in",
            "NOC_NPS5555_X20Y2",
            "port0_out",
            "NOC_NPS5555_X17Y2",
            "port2_in",
            "NOC_NPS5555_X17Y2",
            "port0_out",
            "NOC_NPS5555_X14Y2",
            "port2_in",
            "NOC_NPS5555_X14Y2",
            "port0_out",
            "NOC_NPS5555_X11Y2",
            "port2_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y7",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port2_out",
            "NOC_NPS5555_X23Y1",
            "port0_in",
            "NOC_NPS5555_X23Y1",
            "port3_out",
            "NOC_NPS5555_X23Y2",
            "port1_in",
            "NOC_NPS5555_X23Y2",
            "port0_out",
            "NOC_NPS5555_X20Y2",
            "port2_in",
            "NOC_NPS5555_X20Y2",
            "port0_out",
            "NOC_NPS5555_X17Y2",
            "port2_in",
            "NOC_NPS5555_X17Y2",
            "port0_out",
            "NOC_NPS5555_X14Y2",
            "port2_in",
            "NOC_NPS5555_X14Y2",
            "port0_out",
            "NOC_NPS5555_X11Y2",
            "port2_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port3_out",
            "NOC_NMU128_X0Y7",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y7",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y7",
            "req_out",
            "NOC_NPS5555_X5Y1",
            "port3_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port0_out",
            "NOC_NPS5555_X9Y1",
            "port2_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT2",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port1_out",
            "DDRMC_X0Y0",
            "Port2_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port2_resp",
            "NOC_NPS5555_X5Y1",
            "port1_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port2_resp",
            "NOC_NPS5555_X5Y1",
            "port1_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port1_out",
            "DDRMC_X0Y0",
            "Port2_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y8",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port1_out",
            "NOC_NMU128_X0Y8",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y8",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y8",
            "req_out",
            "NOC_NPS5555_X3Y0",
            "port1_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT3",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port2_out",
            "NOC_NPS5555_X5Y0",
            "port0_in",
            "NOC_NPS5555_X5Y0",
            "port1_out",
            "DDRMC_X0Y0",
            "Port3_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port3_resp",
            "NOC_NPS5555_X5Y0",
            "port1_in",
            "NOC_NPS5555_X5Y0",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port2_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port3_resp",
            "NOC_NPS5555_X5Y0",
            "port1_in",
            "NOC_NPS5555_X5Y0",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port2_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port2_out",
            "NOC_NPS5555_X5Y0",
            "port0_in",
            "NOC_NPS5555_X5Y0",
            "port1_out",
            "DDRMC_X0Y0",
            "Port3_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port1_out",
            "NOC_NPS5555_X12Y1",
            "port3_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port3_out",
            "NOC_NPS5555_X12Y2",
            "port1_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port1_out",
            "NOC_NPS5555_X12Y1",
            "port3_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port3_out",
            "NOC_NPS5555_X21Y2",
            "port1_in",
            "NOC_NPS5555_X21Y2",
            "port0_out",
            "NOC_NPS5555_X18Y2",
            "port2_in",
            "NOC_NPS5555_X18Y2",
            "port0_out",
            "NOC_NPS5555_X15Y2",
            "port2_in",
            "NOC_NPS5555_X15Y2",
            "port0_out",
            "NOC_NPS5555_X12Y2",
            "port2_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y9",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port3_out",
            "NOC_NPS5555_X18Y1",
            "port1_in",
            "NOC_NPS5555_X18Y1",
            "port3_out",
            "NOC_NPS5555_X18Y2",
            "port1_in",
            "NOC_NPS5555_X18Y2",
            "port0_out",
            "NOC_NPS5555_X15Y2",
            "port2_in",
            "NOC_NPS5555_X15Y2",
            "port0_out",
            "NOC_NPS5555_X12Y2",
            "port2_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC_NMU128_X0Y9",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y9",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y9",
            "req_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port2_out",
            "NOC_NPS5555_X15Y2",
            "port0_in",
            "NOC_NPS5555_X15Y2",
            "port2_out",
            "NOC_NPS5555_X18Y2",
            "port0_in",
            "NOC_NPS5555_X18Y2",
            "port1_out",
            "NOC_NPS5555_X18Y1",
            "port3_in",
            "NOC_NPS5555_X18Y1",
            "port1_out",
            "NOC_NPS5555_X18Y0",
            "port3_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port1_out",
            "NOC_NPS5555_X12Y1",
            "port3_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port3_out",
            "NOC_NPS5555_X12Y1",
            "port1_in",
            "NOC_NPS5555_X12Y1",
            "port3_out",
            "NOC_NPS5555_X12Y2",
            "port1_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port3_out",
            "NOC_NPS5555_X9Y2",
            "port1_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port1_out",
            "NOC_NPS5555_X12Y1",
            "port3_in",
            "NOC_NPS5555_X12Y1",
            "port1_out",
            "NOC_NPS5555_X12Y0",
            "port3_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port1_out",
            "NOC_NPS5555_X9Y1",
            "port3_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port3_out",
            "NOC_NPS5555_X21Y1",
            "port1_in",
            "NOC_NPS5555_X21Y1",
            "port3_out",
            "NOC_NPS5555_X21Y2",
            "port1_in",
            "NOC_NPS5555_X21Y2",
            "port0_out",
            "NOC_NPS5555_X18Y2",
            "port2_in",
            "NOC_NPS5555_X18Y2",
            "port0_out",
            "NOC_NPS5555_X15Y2",
            "port2_in",
            "NOC_NPS5555_X15Y2",
            "port0_out",
            "NOC_NPS5555_X12Y2",
            "port2_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port3_out",
            "NOC_NPS5555_X18Y1",
            "port1_in",
            "NOC_NPS5555_X18Y1",
            "port3_out",
            "NOC_NPS5555_X18Y2",
            "port1_in",
            "NOC_NPS5555_X18Y2",
            "port0_out",
            "NOC_NPS5555_X15Y2",
            "port2_in",
            "NOC_NPS5555_X15Y2",
            "port0_out",
            "NOC_NPS5555_X12Y2",
            "port2_in",
            "NOC_NPS5555_X12Y2",
            "port0_out",
            "NOC_NPS5555_X9Y2",
            "port2_in",
            "NOC_NPS5555_X9Y2",
            "port0_out",
            "NOC_NPS5555_X6Y1",
            "port2_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port2_out",
            "NOC_NPS5555_X9Y2",
            "port0_in",
            "NOC_NPS5555_X9Y2",
            "port2_out",
            "NOC_NPS5555_X12Y2",
            "port0_in",
            "NOC_NPS5555_X12Y2",
            "port2_out",
            "NOC_NPS5555_X15Y2",
            "port0_in",
            "NOC_NPS5555_X15Y2",
            "port2_out",
            "NOC_NPS5555_X18Y2",
            "port0_in",
            "NOC_NPS5555_X18Y2",
            "port1_out",
            "NOC_NPS5555_X18Y1",
            "port3_in",
            "NOC_NPS5555_X18Y1",
            "port1_out",
            "NOC_NPS5555_X18Y0",
            "port3_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y4",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port2_out",
            "NOC_NPS5555_X6Y1",
            "port0_in",
            "NOC_NPS5555_X6Y1",
            "port1_out",
            "NOC_NMU128_X0Y4",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y4",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y4",
            "req_out",
            "NOC_NPS5555_X6Y1",
            "port1_in",
            "NOC_NPS5555_X6Y1",
            "port0_out",
            "NOC_NPS5555_X3Y1",
            "port2_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port2_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 20
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port1_out",
            "NOC_NPS5555_X7Y3",
            "port1_in",
            "NOC_NPS5555_X7Y3",
            "port3_out",
            "NOC_NPS_VNOC_X0Y13",
            "port0_in",
            "NOC_NPS_VNOC_X0Y13",
            "port2_out",
            "NOC_NPS_VNOC_X0Y11",
            "port0_in",
            "NOC_NPS_VNOC_X0Y11",
            "port2_out",
            "NOC_NPS_VNOC_X0Y9",
            "port0_in",
            "NOC_NPS_VNOC_X0Y9",
            "port2_out",
            "NOC_NPS_VNOC_X0Y7",
            "port0_in",
            "NOC_NPS_VNOC_X0Y7",
            "port2_out",
            "NOC_NPS_VNOC_X0Y5",
            "port0_in",
            "NOC_NPS_VNOC_X0Y5",
            "port2_out",
            "NOC_NPS_VNOC_X0Y3",
            "port0_in",
            "NOC_NPS_VNOC_X0Y3",
            "port2_out",
            "NOC_NPS_VNOC_X0Y1",
            "port0_in",
            "NOC_NPS_VNOC_X0Y1",
            "port2_out",
            "NOC_NPS5555_X9Y1",
            "port0_in",
            "NOC_NPS5555_X9Y1",
            "port1_out",
            "NOC_NPS5555_X9Y0",
            "port3_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port3_out",
            "NOC_NPS5555_X9Y1",
            "port1_in",
            "NOC_NPS5555_X9Y1",
            "port2_out",
            "NOC_NPS5555_X11Y1",
            "port0_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y5",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port3_out",
            "NOC_NMU128_X0Y5",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y5",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y5",
            "req_out",
            "NOC_NPS5555_X6Y0",
            "port3_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y3",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port0_out",
            "NOC_NPS5555_X2Y0",
            "port0_in",
            "NOC_NPS5555_X2Y0",
            "port1_out",
            "NOC_NMU128_X0Y3",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y3",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y3",
            "req_out",
            "NOC_NPS5555_X2Y0",
            "port1_in",
            "NOC_NPS5555_X2Y0",
            "port0_out",
            "NOC_NPS5555_X0Y1",
            "port0_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port3_out",
            "NOC_NPS5555_X11Y2",
            "port1_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X3Y6",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X3Y6",
            "resp",
            "NOC_NPS5555_X4Y4",
            "port1_in",
            "NOC_NPS5555_X4Y4",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port0_in",
            "NOC_NPS5555_X7Y4",
            "port3_out",
            "NOC_NPS_VNOC_X0Y12",
            "port2_in",
            "NOC_NPS_VNOC_X0Y12",
            "port0_out",
            "NOC_NPS_VNOC_X0Y10",
            "port2_in",
            "NOC_NPS_VNOC_X0Y10",
            "port0_out",
            "NOC_NPS_VNOC_X0Y8",
            "port2_in",
            "NOC_NPS_VNOC_X0Y8",
            "port0_out",
            "NOC_NPS_VNOC_X0Y6",
            "port2_in",
            "NOC_NPS_VNOC_X0Y6",
            "port0_out",
            "NOC_NPS_VNOC_X0Y4",
            "port2_in",
            "NOC_NPS_VNOC_X0Y4",
            "port0_out",
            "NOC_NPS_VNOC_X0Y2",
            "port2_in",
            "NOC_NPS_VNOC_X0Y2",
            "port0_out",
            "NOC_NPS_VNOC_X0Y0",
            "port2_in",
            "NOC_NPS_VNOC_X0Y0",
            "port0_out",
            "NOC_NPS5555_X11Y1",
            "port2_in",
            "NOC_NPS5555_X11Y1",
            "port3_out",
            "NOC_NPS5555_X11Y2",
            "port1_in",
            "NOC_NPS5555_X11Y2",
            "port0_out",
            "NOC_NPS5555_X8Y1",
            "port2_in",
            "NOC_NPS5555_X8Y1",
            "port0_out",
            "NOC_NPS5555_X5Y1",
            "port2_in",
            "NOC_NPS5555_X5Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "NOC_NSU128_X3Y6",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X5Y1",
            "port0_in",
            "NOC_NPS5555_X5Y1",
            "port2_out",
            "NOC_NPS5555_X8Y1",
            "port0_in",
            "NOC_NPS5555_X8Y1",
            "port2_out",
            "NOC_NPS5555_X11Y2",
            "port0_in",
            "NOC_NPS5555_X11Y2",
            "port1_out",
            "NOC_NPS5555_X11Y1",
            "port3_in",
            "NOC_NPS5555_X11Y1",
            "port2_out",
            "NOC_NPS_VNOC_X0Y0",
            "port0_in",
            "NOC_NPS_VNOC_X0Y0",
            "port2_out",
            "NOC_NPS_VNOC_X0Y2",
            "port0_in",
            "NOC_NPS_VNOC_X0Y2",
            "port2_out",
            "NOC_NPS_VNOC_X0Y4",
            "port0_in",
            "NOC_NPS_VNOC_X0Y4",
            "port2_out",
            "NOC_NPS_VNOC_X0Y6",
            "port0_in",
            "NOC_NPS_VNOC_X0Y6",
            "port2_out",
            "NOC_NPS_VNOC_X0Y8",
            "port0_in",
            "NOC_NPS_VNOC_X0Y8",
            "port2_out",
            "NOC_NPS_VNOC_X0Y10",
            "port0_in",
            "NOC_NPS_VNOC_X0Y10",
            "port2_out",
            "NOC_NPS_VNOC_X0Y12",
            "port0_in",
            "NOC_NPS_VNOC_X0Y12",
            "port2_out",
            "NOC_NPS5555_X7Y4",
            "port3_in",
            "NOC_NPS5555_X7Y4",
            "port0_out",
            "NOC_NPS5555_X4Y4",
            "port2_in",
            "NOC_NPS5555_X4Y4",
            "port1_out",
            "NOC_NSU128_X3Y6",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC_X1Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X1Y0",
            "Port0_resp",
            "NOC_NPS5555_X12Y0",
            "port1_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port1_out",
            "DDRMC_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "DDRMC_X2Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X2Y0",
            "Port0_resp",
            "NOC_NPS5555_X21Y0",
            "port1_in",
            "NOC_NPS5555_X21Y0",
            "port0_out",
            "NOC_NPS5555_X18Y0",
            "port2_in",
            "NOC_NPS5555_X18Y0",
            "port0_out",
            "NOC_NPS5555_X15Y0",
            "port2_in",
            "NOC_NPS5555_X15Y0",
            "port0_out",
            "NOC_NPS5555_X12Y0",
            "port2_in",
            "NOC_NPS5555_X12Y0",
            "port0_out",
            "NOC_NPS5555_X9Y0",
            "port2_in",
            "NOC_NPS5555_X9Y0",
            "port0_out",
            "NOC_NPS5555_X6Y0",
            "port2_in",
            "NOC_NPS5555_X6Y0",
            "port0_out",
            "NOC_NPS5555_X3Y0",
            "port2_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port2_out",
            "NOC_NPS5555_X6Y0",
            "port0_in",
            "NOC_NPS5555_X6Y0",
            "port2_out",
            "NOC_NPS5555_X9Y0",
            "port0_in",
            "NOC_NPS5555_X9Y0",
            "port2_out",
            "NOC_NPS5555_X12Y0",
            "port0_in",
            "NOC_NPS5555_X12Y0",
            "port2_out",
            "NOC_NPS5555_X15Y0",
            "port0_in",
            "NOC_NPS5555_X15Y0",
            "port2_out",
            "NOC_NPS5555_X18Y0",
            "port0_in",
            "NOC_NPS5555_X18Y0",
            "port2_out",
            "NOC_NPS5555_X21Y0",
            "port0_in",
            "NOC_NPS5555_X21Y0",
            "port1_out",
            "DDRMC_X2Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 30
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 1,
          "CommType": "WRITE",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC_X0Y0",
          "PhyInstanceEnd": "NOC_NMU128_X0Y2",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC_X0Y0",
            "Port0_resp",
            "NOC_NPS5555_X3Y0",
            "port3_in",
            "NOC_NPS5555_X3Y0",
            "port0_out",
            "NOC_NPS5555_X0Y0",
            "port2_in",
            "NOC_NPS5555_X0Y0",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port1_in",
            "NOC_NPS5555_X0Y1",
            "port3_out",
            "NOC_NPS5555_X2Y1",
            "port3_in",
            "NOC_NPS5555_X2Y1",
            "port0_out",
            "NOC_NMU128_X0Y2",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC_NMU128_X0Y2",
          "PhyInstanceEnd": "DDRMC_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC_NMU128_X0Y2",
            "req_out",
            "NOC_NPS5555_X2Y1",
            "port0_in",
            "NOC_NPS5555_X2Y1",
            "port3_out",
            "NOC_NPS5555_X0Y1",
            "port3_in",
            "NOC_NPS5555_X0Y1",
            "port1_out",
            "NOC_NPS5555_X0Y0",
            "port3_in",
            "NOC_NPS5555_X0Y0",
            "port2_out",
            "NOC_NPS5555_X3Y0",
            "port0_in",
            "NOC_NPS5555_X3Y0",
            "port3_out",
            "DDRMC_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    }
  ],
  "Components": [
    {
      "Name": "NOC_NMU512_X0Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU512_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU512_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X1Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X1Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X2Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X2Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X3Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X3Y6",
      "TrafficLInst": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X4Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X4Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X5Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X5Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X6Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X6Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X7Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X7Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X8Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X8Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X9Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X9Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X10Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X10Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X11Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X11Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X12Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X12Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X1Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X1Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X4Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X4Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X7Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X7Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X10Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X10Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X13Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X13Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X16Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X16Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X19Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X19Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X22Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X22Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X25Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X25Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y13",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y13",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y13",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y12",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y12",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y12",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y11",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y11",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y11",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y10",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y9",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y9",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y9",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y8",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y8",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y8",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y7",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y7",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y7",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y6",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS_VNOC_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X3Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X5Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X6Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X6Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X8Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X8Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X9Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X9Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X9Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X11Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X11Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X11Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X12Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X12Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X12Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X14Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X14Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X14Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X15Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X15Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X15Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X17Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X17Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X17Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X18Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X18Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X18Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X20Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X20Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X20Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X21Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X21Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X21Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X23Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X23Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X23Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X24Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X24Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X24Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X26Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X26Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X26Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X0Y2",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 64
    },
    {
      "Name": "NOC_NMU128_X0Y3",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC_NMU128_INST",
      "DestId": 128
    },
    {
      "Name": "NOC_NMU128_X0Y4",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 192
    },
    {
      "Name": "NOC_NMU128_X0Y5",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 256
    },
    {
      "Name": "NOC_NSU128_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X0Y6",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 320
    },
    {
      "Name": "NOC_NMU128_X0Y7",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 384
    },
    {
      "Name": "NOC_NMU128_X0Y8",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 448
    },
    {
      "Name": "NOC_NMU128_X0Y9",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC_NMU128_INST",
      "DestId": 512
    },
    {
      "Name": "DDRMC_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 576,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 640,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 704,
      "PortIndex": 2
    },
    {
      "Name": "DDRMC_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 768,
      "PortIndex": 3
    },
    {
      "Name": "DDRMC_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 832,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 2
    },
    {
      "Name": "DDRMC_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 3
    },
    {
      "Name": "DDRMC_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 896,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 2
    },
    {
      "Name": "DDRMC_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/noc_lpddr2/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main",
      "DestId": 0,
      "PortIndex": 3
    }
  ]
}