
bme280-i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b10  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405b10  00405b10  00015b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00405b18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000100  204009c0  004064d8  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400ac0  004065d8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402ac0  004085d8  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014ffc  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000271b  00000000  00000000  00035a43  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000071b2  00000000  00000000  0003815e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c30  00000000  00000000  0003f310  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ba8  00000000  00000000  0003ff40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020961  00000000  00000000  00040ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c022  00000000  00000000  00061449  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093794  00000000  00000000  0006d46b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004100  00000000  00000000  00100c00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 2a 40 20 61 13 40 00 11 14 40 00 11 14 40 00     .*@ a.@...@...@.
  400010:	11 14 40 00 11 14 40 00 11 14 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	11 14 40 00 11 14 40 00 00 00 00 00 11 14 40 00     ..@...@.......@.
  40003c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40004c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40005c:	11 14 40 00 11 14 40 00 00 00 00 00 61 0f 40 00     ..@...@.....a.@.
  40006c:	79 0f 40 00 91 0f 40 00 11 14 40 00 11 14 40 00     y.@...@...@...@.
  40007c:	11 14 40 00 a9 0f 40 00 c1 0f 40 00 11 14 40 00     ..@...@...@...@.
  40008c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40009c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000ac:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000bc:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000cc:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000dc:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000ec:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  4000fc:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40010c:	11 14 40 00 11 14 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 11 14 40 00 11 14 40 00 11 14 40 00     ......@...@...@.
  40012c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40013c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40014c:	11 14 40 00 11 14 40 00 11 14 40 00 11 14 40 00     ..@...@...@...@.
  40015c:	11 14 40 00 11 14 40 00 11 14 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	00405b18 	.word	0x00405b18

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00405b18 	.word	0x00405b18
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	00405b18 	.word	0x00405b18
  4001d0:	00000000 	.word	0x00000000

004001d4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	2b07      	cmp	r3, #7
  4001e0:	d831      	bhi.n	400246 <osc_enable+0x72>
  4001e2:	a201      	add	r2, pc, #4	; (adr r2, 4001e8 <osc_enable+0x14>)
  4001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001e8:	00400245 	.word	0x00400245
  4001ec:	00400209 	.word	0x00400209
  4001f0:	00400211 	.word	0x00400211
  4001f4:	00400219 	.word	0x00400219
  4001f8:	00400221 	.word	0x00400221
  4001fc:	00400229 	.word	0x00400229
  400200:	00400231 	.word	0x00400231
  400204:	0040023b 	.word	0x0040023b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400208:	2000      	movs	r0, #0
  40020a:	4b11      	ldr	r3, [pc, #68]	; (400250 <osc_enable+0x7c>)
  40020c:	4798      	blx	r3
		break;
  40020e:	e01a      	b.n	400246 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400210:	2001      	movs	r0, #1
  400212:	4b0f      	ldr	r3, [pc, #60]	; (400250 <osc_enable+0x7c>)
  400214:	4798      	blx	r3
		break;
  400216:	e016      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400218:	2000      	movs	r0, #0
  40021a:	4b0e      	ldr	r3, [pc, #56]	; (400254 <osc_enable+0x80>)
  40021c:	4798      	blx	r3
		break;
  40021e:	e012      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400220:	2010      	movs	r0, #16
  400222:	4b0c      	ldr	r3, [pc, #48]	; (400254 <osc_enable+0x80>)
  400224:	4798      	blx	r3
		break;
  400226:	e00e      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400228:	2020      	movs	r0, #32
  40022a:	4b0a      	ldr	r3, [pc, #40]	; (400254 <osc_enable+0x80>)
  40022c:	4798      	blx	r3
		break;
  40022e:	e00a      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400230:	213e      	movs	r1, #62	; 0x3e
  400232:	2000      	movs	r0, #0
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <osc_enable+0x84>)
  400236:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400238:	e005      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40023a:	213e      	movs	r1, #62	; 0x3e
  40023c:	2001      	movs	r0, #1
  40023e:	4b06      	ldr	r3, [pc, #24]	; (400258 <osc_enable+0x84>)
  400240:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400242:	e000      	b.n	400246 <osc_enable+0x72>
		break;
  400244:	bf00      	nop
	}
}
  400246:	bf00      	nop
  400248:	3708      	adds	r7, #8
  40024a:	46bd      	mov	sp, r7
  40024c:	bd80      	pop	{r7, pc}
  40024e:	bf00      	nop
  400250:	004010d9 	.word	0x004010d9
  400254:	00401145 	.word	0x00401145
  400258:	004011b5 	.word	0x004011b5

0040025c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40025c:	b580      	push	{r7, lr}
  40025e:	b082      	sub	sp, #8
  400260:	af00      	add	r7, sp, #0
  400262:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b07      	cmp	r3, #7
  400268:	d826      	bhi.n	4002b8 <osc_is_ready+0x5c>
  40026a:	a201      	add	r2, pc, #4	; (adr r2, 400270 <osc_is_ready+0x14>)
  40026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400270:	00400291 	.word	0x00400291
  400274:	00400295 	.word	0x00400295
  400278:	00400295 	.word	0x00400295
  40027c:	004002a7 	.word	0x004002a7
  400280:	004002a7 	.word	0x004002a7
  400284:	004002a7 	.word	0x004002a7
  400288:	004002a7 	.word	0x004002a7
  40028c:	004002a7 	.word	0x004002a7
	case OSC_SLCK_32K_RC:
		return 1;
  400290:	2301      	movs	r3, #1
  400292:	e012      	b.n	4002ba <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400294:	4b0b      	ldr	r3, [pc, #44]	; (4002c4 <osc_is_ready+0x68>)
  400296:	4798      	blx	r3
  400298:	4603      	mov	r3, r0
  40029a:	2b00      	cmp	r3, #0
  40029c:	bf14      	ite	ne
  40029e:	2301      	movne	r3, #1
  4002a0:	2300      	moveq	r3, #0
  4002a2:	b2db      	uxtb	r3, r3
  4002a4:	e009      	b.n	4002ba <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002a6:	4b08      	ldr	r3, [pc, #32]	; (4002c8 <osc_is_ready+0x6c>)
  4002a8:	4798      	blx	r3
  4002aa:	4603      	mov	r3, r0
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	bf14      	ite	ne
  4002b0:	2301      	movne	r3, #1
  4002b2:	2300      	moveq	r3, #0
  4002b4:	b2db      	uxtb	r3, r3
  4002b6:	e000      	b.n	4002ba <osc_is_ready+0x5e>
	}

	return 0;
  4002b8:	2300      	movs	r3, #0
}
  4002ba:	4618      	mov	r0, r3
  4002bc:	3708      	adds	r7, #8
  4002be:	46bd      	mov	sp, r7
  4002c0:	bd80      	pop	{r7, pc}
  4002c2:	bf00      	nop
  4002c4:	00401111 	.word	0x00401111
  4002c8:	0040122d 	.word	0x0040122d

004002cc <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002cc:	b480      	push	{r7}
  4002ce:	b083      	sub	sp, #12
  4002d0:	af00      	add	r7, sp, #0
  4002d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002d4:	687b      	ldr	r3, [r7, #4]
  4002d6:	2b07      	cmp	r3, #7
  4002d8:	d825      	bhi.n	400326 <osc_get_rate+0x5a>
  4002da:	a201      	add	r2, pc, #4	; (adr r2, 4002e0 <osc_get_rate+0x14>)
  4002dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002e0:	00400301 	.word	0x00400301
  4002e4:	00400307 	.word	0x00400307
  4002e8:	0040030d 	.word	0x0040030d
  4002ec:	00400313 	.word	0x00400313
  4002f0:	00400317 	.word	0x00400317
  4002f4:	0040031b 	.word	0x0040031b
  4002f8:	0040031f 	.word	0x0040031f
  4002fc:	00400323 	.word	0x00400323
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400300:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400304:	e010      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40030a:	e00d      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40030c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400310:	e00a      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400312:	4b08      	ldr	r3, [pc, #32]	; (400334 <osc_get_rate+0x68>)
  400314:	e008      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400316:	4b08      	ldr	r3, [pc, #32]	; (400338 <osc_get_rate+0x6c>)
  400318:	e006      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40031a:	4b08      	ldr	r3, [pc, #32]	; (40033c <osc_get_rate+0x70>)
  40031c:	e004      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <osc_get_rate+0x70>)
  400320:	e002      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400322:	4b06      	ldr	r3, [pc, #24]	; (40033c <osc_get_rate+0x70>)
  400324:	e000      	b.n	400328 <osc_get_rate+0x5c>
	}

	return 0;
  400326:	2300      	movs	r3, #0
}
  400328:	4618      	mov	r0, r3
  40032a:	370c      	adds	r7, #12
  40032c:	46bd      	mov	sp, r7
  40032e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400332:	4770      	bx	lr
  400334:	003d0900 	.word	0x003d0900
  400338:	007a1200 	.word	0x007a1200
  40033c:	00b71b00 	.word	0x00b71b00

00400340 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400340:	b580      	push	{r7, lr}
  400342:	b082      	sub	sp, #8
  400344:	af00      	add	r7, sp, #0
  400346:	4603      	mov	r3, r0
  400348:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40034a:	bf00      	nop
  40034c:	79fb      	ldrb	r3, [r7, #7]
  40034e:	4618      	mov	r0, r3
  400350:	4b05      	ldr	r3, [pc, #20]	; (400368 <osc_wait_ready+0x28>)
  400352:	4798      	blx	r3
  400354:	4603      	mov	r3, r0
  400356:	f083 0301 	eor.w	r3, r3, #1
  40035a:	b2db      	uxtb	r3, r3
  40035c:	2b00      	cmp	r3, #0
  40035e:	d1f5      	bne.n	40034c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400360:	bf00      	nop
  400362:	3708      	adds	r7, #8
  400364:	46bd      	mov	sp, r7
  400366:	bd80      	pop	{r7, pc}
  400368:	0040025d 	.word	0x0040025d

0040036c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40036c:	b580      	push	{r7, lr}
  40036e:	b086      	sub	sp, #24
  400370:	af00      	add	r7, sp, #0
  400372:	60f8      	str	r0, [r7, #12]
  400374:	607a      	str	r2, [r7, #4]
  400376:	603b      	str	r3, [r7, #0]
  400378:	460b      	mov	r3, r1
  40037a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  40037c:	687b      	ldr	r3, [r7, #4]
  40037e:	2b00      	cmp	r3, #0
  400380:	d107      	bne.n	400392 <pll_config_init+0x26>
  400382:	683b      	ldr	r3, [r7, #0]
  400384:	2b00      	cmp	r3, #0
  400386:	d104      	bne.n	400392 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400388:	68fb      	ldr	r3, [r7, #12]
  40038a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40038e:	601a      	str	r2, [r3, #0]
  400390:	e019      	b.n	4003c6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400392:	7afb      	ldrb	r3, [r7, #11]
  400394:	4618      	mov	r0, r3
  400396:	4b0e      	ldr	r3, [pc, #56]	; (4003d0 <pll_config_init+0x64>)
  400398:	4798      	blx	r3
  40039a:	4602      	mov	r2, r0
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	fbb2 f3f3 	udiv	r3, r2, r3
  4003a2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4003a4:	697b      	ldr	r3, [r7, #20]
  4003a6:	683a      	ldr	r2, [r7, #0]
  4003a8:	fb02 f303 	mul.w	r3, r2, r3
  4003ac:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003ae:	683b      	ldr	r3, [r7, #0]
  4003b0:	3b01      	subs	r3, #1
  4003b2:	041a      	lsls	r2, r3, #16
  4003b4:	4b07      	ldr	r3, [pc, #28]	; (4003d4 <pll_config_init+0x68>)
  4003b6:	4013      	ands	r3, r2
  4003b8:	687a      	ldr	r2, [r7, #4]
  4003ba:	b2d2      	uxtb	r2, r2
  4003bc:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4003be:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	601a      	str	r2, [r3, #0]
	}
}
  4003c6:	bf00      	nop
  4003c8:	3718      	adds	r7, #24
  4003ca:	46bd      	mov	sp, r7
  4003cc:	bd80      	pop	{r7, pc}
  4003ce:	bf00      	nop
  4003d0:	004002cd 	.word	0x004002cd
  4003d4:	07ff0000 	.word	0x07ff0000

004003d8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
  4003e0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e2:	683b      	ldr	r3, [r7, #0]
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	d108      	bne.n	4003fa <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003e8:	4b09      	ldr	r3, [pc, #36]	; (400410 <pll_enable+0x38>)
  4003ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003ec:	4a09      	ldr	r2, [pc, #36]	; (400414 <pll_enable+0x3c>)
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003f6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003f8:	e005      	b.n	400406 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003fa:	4a06      	ldr	r2, [pc, #24]	; (400414 <pll_enable+0x3c>)
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	681b      	ldr	r3, [r3, #0]
  400400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400404:	61d3      	str	r3, [r2, #28]
}
  400406:	bf00      	nop
  400408:	3708      	adds	r7, #8
  40040a:	46bd      	mov	sp, r7
  40040c:	bd80      	pop	{r7, pc}
  40040e:	bf00      	nop
  400410:	00401249 	.word	0x00401249
  400414:	400e0600 	.word	0x400e0600

00400418 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400418:	b580      	push	{r7, lr}
  40041a:	b082      	sub	sp, #8
  40041c:	af00      	add	r7, sp, #0
  40041e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400420:	687b      	ldr	r3, [r7, #4]
  400422:	2b00      	cmp	r3, #0
  400424:	d103      	bne.n	40042e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400426:	4b05      	ldr	r3, [pc, #20]	; (40043c <pll_is_locked+0x24>)
  400428:	4798      	blx	r3
  40042a:	4603      	mov	r3, r0
  40042c:	e002      	b.n	400434 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40042e:	4b04      	ldr	r3, [pc, #16]	; (400440 <pll_is_locked+0x28>)
  400430:	4798      	blx	r3
  400432:	4603      	mov	r3, r0
	}
}
  400434:	4618      	mov	r0, r3
  400436:	3708      	adds	r7, #8
  400438:	46bd      	mov	sp, r7
  40043a:	bd80      	pop	{r7, pc}
  40043c:	00401265 	.word	0x00401265
  400440:	00401281 	.word	0x00401281

00400444 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	4603      	mov	r3, r0
  40044c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40044e:	79fb      	ldrb	r3, [r7, #7]
  400450:	3b03      	subs	r3, #3
  400452:	2b04      	cmp	r3, #4
  400454:	d808      	bhi.n	400468 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400456:	79fb      	ldrb	r3, [r7, #7]
  400458:	4618      	mov	r0, r3
  40045a:	4b06      	ldr	r3, [pc, #24]	; (400474 <pll_enable_source+0x30>)
  40045c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40045e:	79fb      	ldrb	r3, [r7, #7]
  400460:	4618      	mov	r0, r3
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <pll_enable_source+0x34>)
  400464:	4798      	blx	r3
		break;
  400466:	e000      	b.n	40046a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400468:	bf00      	nop
	}
}
  40046a:	bf00      	nop
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	004001d5 	.word	0x004001d5
  400478:	00400341 	.word	0x00400341

0040047c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	b082      	sub	sp, #8
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400484:	bf00      	nop
  400486:	6878      	ldr	r0, [r7, #4]
  400488:	4b04      	ldr	r3, [pc, #16]	; (40049c <pll_wait_for_lock+0x20>)
  40048a:	4798      	blx	r3
  40048c:	4603      	mov	r3, r0
  40048e:	2b00      	cmp	r3, #0
  400490:	d0f9      	beq.n	400486 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400492:	2300      	movs	r3, #0
}
  400494:	4618      	mov	r0, r3
  400496:	3708      	adds	r7, #8
  400498:	46bd      	mov	sp, r7
  40049a:	bd80      	pop	{r7, pc}
  40049c:	00400419 	.word	0x00400419

004004a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004a0:	b580      	push	{r7, lr}
  4004a2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004a4:	2006      	movs	r0, #6
  4004a6:	4b05      	ldr	r3, [pc, #20]	; (4004bc <sysclk_get_main_hz+0x1c>)
  4004a8:	4798      	blx	r3
  4004aa:	4602      	mov	r2, r0
  4004ac:	4613      	mov	r3, r2
  4004ae:	009b      	lsls	r3, r3, #2
  4004b0:	4413      	add	r3, r2
  4004b2:	009a      	lsls	r2, r3, #2
  4004b4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004b6:	4618      	mov	r0, r3
  4004b8:	bd80      	pop	{r7, pc}
  4004ba:	bf00      	nop
  4004bc:	004002cd 	.word	0x004002cd

004004c0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004c0:	b580      	push	{r7, lr}
  4004c2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004c4:	4b02      	ldr	r3, [pc, #8]	; (4004d0 <sysclk_get_cpu_hz+0x10>)
  4004c6:	4798      	blx	r3
  4004c8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004ca:	4618      	mov	r0, r3
  4004cc:	bd80      	pop	{r7, pc}
  4004ce:	bf00      	nop
  4004d0:	004004a1 	.word	0x004004a1

004004d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004d4:	b590      	push	{r4, r7, lr}
  4004d6:	b083      	sub	sp, #12
  4004d8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4004da:	4813      	ldr	r0, [pc, #76]	; (400528 <sysclk_init+0x54>)
  4004dc:	4b13      	ldr	r3, [pc, #76]	; (40052c <sysclk_init+0x58>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004e0:	2006      	movs	r0, #6
  4004e2:	4b13      	ldr	r3, [pc, #76]	; (400530 <sysclk_init+0x5c>)
  4004e4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004e6:	1d38      	adds	r0, r7, #4
  4004e8:	2319      	movs	r3, #25
  4004ea:	2201      	movs	r2, #1
  4004ec:	2106      	movs	r1, #6
  4004ee:	4c11      	ldr	r4, [pc, #68]	; (400534 <sysclk_init+0x60>)
  4004f0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004f2:	1d3b      	adds	r3, r7, #4
  4004f4:	2100      	movs	r1, #0
  4004f6:	4618      	mov	r0, r3
  4004f8:	4b0f      	ldr	r3, [pc, #60]	; (400538 <sysclk_init+0x64>)
  4004fa:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004fc:	2000      	movs	r0, #0
  4004fe:	4b0f      	ldr	r3, [pc, #60]	; (40053c <sysclk_init+0x68>)
  400500:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400502:	2002      	movs	r0, #2
  400504:	4b0e      	ldr	r3, [pc, #56]	; (400540 <sysclk_init+0x6c>)
  400506:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400508:	2000      	movs	r0, #0
  40050a:	4b0e      	ldr	r3, [pc, #56]	; (400544 <sysclk_init+0x70>)
  40050c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40050e:	4b0e      	ldr	r3, [pc, #56]	; (400548 <sysclk_init+0x74>)
  400510:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  400512:	4b0e      	ldr	r3, [pc, #56]	; (40054c <sysclk_init+0x78>)
  400514:	4798      	blx	r3
  400516:	4603      	mov	r3, r0
  400518:	085b      	lsrs	r3, r3, #1
  40051a:	4618      	mov	r0, r3
  40051c:	4b03      	ldr	r3, [pc, #12]	; (40052c <sysclk_init+0x58>)
  40051e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400520:	bf00      	nop
  400522:	370c      	adds	r7, #12
  400524:	46bd      	mov	sp, r7
  400526:	bd90      	pop	{r4, r7, pc}
  400528:	08f0d180 	.word	0x08f0d180
  40052c:	00401581 	.word	0x00401581
  400530:	00400445 	.word	0x00400445
  400534:	0040036d 	.word	0x0040036d
  400538:	004003d9 	.word	0x004003d9
  40053c:	0040047d 	.word	0x0040047d
  400540:	00400fd9 	.word	0x00400fd9
  400544:	00401055 	.word	0x00401055
  400548:	00401419 	.word	0x00401419
  40054c:	004004c1 	.word	0x004004c1

00400550 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400550:	b480      	push	{r7}
  400552:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400554:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400558:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40055c:	4b09      	ldr	r3, [pc, #36]	; (400584 <SCB_EnableICache+0x34>)
  40055e:	2200      	movs	r2, #0
  400560:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400564:	4a07      	ldr	r2, [pc, #28]	; (400584 <SCB_EnableICache+0x34>)
  400566:	4b07      	ldr	r3, [pc, #28]	; (400584 <SCB_EnableICache+0x34>)
  400568:	695b      	ldr	r3, [r3, #20]
  40056a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40056e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400570:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400574:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400578:	bf00      	nop
  40057a:	46bd      	mov	sp, r7
  40057c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400580:	4770      	bx	lr
  400582:	bf00      	nop
  400584:	e000ed00 	.word	0xe000ed00

00400588 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400588:	b480      	push	{r7}
  40058a:	b08b      	sub	sp, #44	; 0x2c
  40058c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40058e:	4b26      	ldr	r3, [pc, #152]	; (400628 <SCB_EnableDCache+0xa0>)
  400590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400594:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400596:	69fb      	ldr	r3, [r7, #28]
  400598:	0b5b      	lsrs	r3, r3, #13
  40059a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40059e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4005a0:	69fb      	ldr	r3, [r7, #28]
  4005a2:	f003 0307 	and.w	r3, r3, #7
  4005a6:	3304      	adds	r3, #4
  4005a8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4005aa:	69fb      	ldr	r3, [r7, #28]
  4005ac:	08db      	lsrs	r3, r3, #3
  4005ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4005b2:	617b      	str	r3, [r7, #20]
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4005b8:	68bb      	ldr	r3, [r7, #8]
  4005ba:	fab3 f383 	clz	r3, r3
  4005be:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  4005c4:	f003 031f 	and.w	r3, r3, #31
  4005c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4005ca:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4005ce:	697b      	ldr	r3, [r7, #20]
  4005d0:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4005d2:	6a3a      	ldr	r2, [r7, #32]
  4005d4:	693b      	ldr	r3, [r7, #16]
  4005d6:	fa02 f303 	lsl.w	r3, r2, r3
  4005da:	4619      	mov	r1, r3
  4005dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4005de:	69bb      	ldr	r3, [r7, #24]
  4005e0:	fa02 f303 	lsl.w	r3, r2, r3
  4005e4:	430b      	orrs	r3, r1
  4005e6:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  4005e8:	4a0f      	ldr	r2, [pc, #60]	; (400628 <SCB_EnableDCache+0xa0>)
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4005f0:	6a3b      	ldr	r3, [r7, #32]
  4005f2:	1e5a      	subs	r2, r3, #1
  4005f4:	623a      	str	r2, [r7, #32]
  4005f6:	2b00      	cmp	r3, #0
  4005f8:	d1eb      	bne.n	4005d2 <SCB_EnableDCache+0x4a>
        } while(sets--);
  4005fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005fc:	1e5a      	subs	r2, r3, #1
  4005fe:	627a      	str	r2, [r7, #36]	; 0x24
  400600:	2b00      	cmp	r3, #0
  400602:	d1e4      	bne.n	4005ce <SCB_EnableDCache+0x46>
  400604:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400608:	4a07      	ldr	r2, [pc, #28]	; (400628 <SCB_EnableDCache+0xa0>)
  40060a:	4b07      	ldr	r3, [pc, #28]	; (400628 <SCB_EnableDCache+0xa0>)
  40060c:	695b      	ldr	r3, [r3, #20]
  40060e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400612:	6153      	str	r3, [r2, #20]
  400614:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400618:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  40061c:	bf00      	nop
  40061e:	372c      	adds	r7, #44	; 0x2c
  400620:	46bd      	mov	sp, r7
  400622:	f85d 7b04 	ldr.w	r7, [sp], #4
  400626:	4770      	bx	lr
  400628:	e000ed00 	.word	0xe000ed00

0040062c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40062c:	b580      	push	{r7, lr}
  40062e:	b082      	sub	sp, #8
  400630:	af00      	add	r7, sp, #0
  400632:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400634:	6878      	ldr	r0, [r7, #4]
  400636:	4b03      	ldr	r3, [pc, #12]	; (400644 <sysclk_enable_peripheral_clock+0x18>)
  400638:	4798      	blx	r3
}
  40063a:	bf00      	nop
  40063c:	3708      	adds	r7, #8
  40063e:	46bd      	mov	sp, r7
  400640:	bd80      	pop	{r7, pc}
  400642:	bf00      	nop
  400644:	0040129d 	.word	0x0040129d

00400648 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400648:	b580      	push	{r7, lr}
  40064a:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  40064c:	200a      	movs	r0, #10
  40064e:	4b08      	ldr	r3, [pc, #32]	; (400670 <ioport_init+0x28>)
  400650:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400652:	200b      	movs	r0, #11
  400654:	4b06      	ldr	r3, [pc, #24]	; (400670 <ioport_init+0x28>)
  400656:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400658:	200c      	movs	r0, #12
  40065a:	4b05      	ldr	r3, [pc, #20]	; (400670 <ioport_init+0x28>)
  40065c:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  40065e:	2010      	movs	r0, #16
  400660:	4b03      	ldr	r3, [pc, #12]	; (400670 <ioport_init+0x28>)
  400662:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400664:	2011      	movs	r0, #17
  400666:	4b02      	ldr	r3, [pc, #8]	; (400670 <ioport_init+0x28>)
  400668:	4798      	blx	r3
	arch_ioport_init();
}
  40066a:	bf00      	nop
  40066c:	bd80      	pop	{r7, pc}
  40066e:	bf00      	nop
  400670:	0040062d 	.word	0x0040062d

00400674 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400674:	b480      	push	{r7}
  400676:	b089      	sub	sp, #36	; 0x24
  400678:	af00      	add	r7, sp, #0
  40067a:	6078      	str	r0, [r7, #4]
  40067c:	687b      	ldr	r3, [r7, #4]
  40067e:	61fb      	str	r3, [r7, #28]
  400680:	69fb      	ldr	r3, [r7, #28]
  400682:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400684:	69bb      	ldr	r3, [r7, #24]
  400686:	095a      	lsrs	r2, r3, #5
  400688:	69fb      	ldr	r3, [r7, #28]
  40068a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40068c:	697b      	ldr	r3, [r7, #20]
  40068e:	f003 031f 	and.w	r3, r3, #31
  400692:	2101      	movs	r1, #1
  400694:	fa01 f303 	lsl.w	r3, r1, r3
  400698:	613a      	str	r2, [r7, #16]
  40069a:	60fb      	str	r3, [r7, #12]
  40069c:	693b      	ldr	r3, [r7, #16]
  40069e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006a0:	68ba      	ldr	r2, [r7, #8]
  4006a2:	4b06      	ldr	r3, [pc, #24]	; (4006bc <ioport_disable_pin+0x48>)
  4006a4:	4413      	add	r3, r2
  4006a6:	025b      	lsls	r3, r3, #9
  4006a8:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4006aa:	68fb      	ldr	r3, [r7, #12]
  4006ac:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  4006ae:	bf00      	nop
  4006b0:	3724      	adds	r7, #36	; 0x24
  4006b2:	46bd      	mov	sp, r7
  4006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006b8:	4770      	bx	lr
  4006ba:	bf00      	nop
  4006bc:	00200707 	.word	0x00200707

004006c0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4006c0:	b480      	push	{r7}
  4006c2:	b08d      	sub	sp, #52	; 0x34
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	6078      	str	r0, [r7, #4]
  4006c8:	6039      	str	r1, [r7, #0]
  4006ca:	687b      	ldr	r3, [r7, #4]
  4006cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  4006ce:	683b      	ldr	r3, [r7, #0]
  4006d0:	62bb      	str	r3, [r7, #40]	; 0x28
  4006d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006d4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4006d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006d8:	095a      	lsrs	r2, r3, #5
  4006da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006dc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4006de:	6a3b      	ldr	r3, [r7, #32]
  4006e0:	f003 031f 	and.w	r3, r3, #31
  4006e4:	2101      	movs	r1, #1
  4006e6:	fa01 f303 	lsl.w	r3, r1, r3
  4006ea:	61fa      	str	r2, [r7, #28]
  4006ec:	61bb      	str	r3, [r7, #24]
  4006ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4006f0:	617b      	str	r3, [r7, #20]
  4006f2:	69fb      	ldr	r3, [r7, #28]
  4006f4:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006f6:	693a      	ldr	r2, [r7, #16]
  4006f8:	4b37      	ldr	r3, [pc, #220]	; (4007d8 <ioport_set_pin_mode+0x118>)
  4006fa:	4413      	add	r3, r2
  4006fc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006fe:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400700:	697b      	ldr	r3, [r7, #20]
  400702:	f003 0308 	and.w	r3, r3, #8
  400706:	2b00      	cmp	r3, #0
  400708:	d003      	beq.n	400712 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40070a:	68fb      	ldr	r3, [r7, #12]
  40070c:	69ba      	ldr	r2, [r7, #24]
  40070e:	665a      	str	r2, [r3, #100]	; 0x64
  400710:	e002      	b.n	400718 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400712:	68fb      	ldr	r3, [r7, #12]
  400714:	69ba      	ldr	r2, [r7, #24]
  400716:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400718:	697b      	ldr	r3, [r7, #20]
  40071a:	f003 0310 	and.w	r3, r3, #16
  40071e:	2b00      	cmp	r3, #0
  400720:	d004      	beq.n	40072c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	69ba      	ldr	r2, [r7, #24]
  400726:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40072a:	e003      	b.n	400734 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  40072c:	68fb      	ldr	r3, [r7, #12]
  40072e:	69ba      	ldr	r2, [r7, #24]
  400730:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400734:	697b      	ldr	r3, [r7, #20]
  400736:	f003 0320 	and.w	r3, r3, #32
  40073a:	2b00      	cmp	r3, #0
  40073c:	d003      	beq.n	400746 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40073e:	68fb      	ldr	r3, [r7, #12]
  400740:	69ba      	ldr	r2, [r7, #24]
  400742:	651a      	str	r2, [r3, #80]	; 0x50
  400744:	e002      	b.n	40074c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	69ba      	ldr	r2, [r7, #24]
  40074a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40074c:	697b      	ldr	r3, [r7, #20]
  40074e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	69ba      	ldr	r2, [r7, #24]
  40075a:	621a      	str	r2, [r3, #32]
  40075c:	e002      	b.n	400764 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	69ba      	ldr	r2, [r7, #24]
  400762:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400764:	697b      	ldr	r3, [r7, #20]
  400766:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40076a:	2b00      	cmp	r3, #0
  40076c:	d004      	beq.n	400778 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40076e:	68fb      	ldr	r3, [r7, #12]
  400770:	69ba      	ldr	r2, [r7, #24]
  400772:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400776:	e003      	b.n	400780 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400778:	68fb      	ldr	r3, [r7, #12]
  40077a:	69ba      	ldr	r2, [r7, #24]
  40077c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400780:	697b      	ldr	r3, [r7, #20]
  400782:	f003 0301 	and.w	r3, r3, #1
  400786:	2b00      	cmp	r3, #0
  400788:	d006      	beq.n	400798 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40078e:	69bb      	ldr	r3, [r7, #24]
  400790:	431a      	orrs	r2, r3
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	671a      	str	r2, [r3, #112]	; 0x70
  400796:	e006      	b.n	4007a6 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400798:	68fb      	ldr	r3, [r7, #12]
  40079a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40079c:	69bb      	ldr	r3, [r7, #24]
  40079e:	43db      	mvns	r3, r3
  4007a0:	401a      	ands	r2, r3
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4007a6:	697b      	ldr	r3, [r7, #20]
  4007a8:	f003 0302 	and.w	r3, r3, #2
  4007ac:	2b00      	cmp	r3, #0
  4007ae:	d006      	beq.n	4007be <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4007b0:	68fb      	ldr	r3, [r7, #12]
  4007b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007b4:	69bb      	ldr	r3, [r7, #24]
  4007b6:	431a      	orrs	r2, r3
  4007b8:	68fb      	ldr	r3, [r7, #12]
  4007ba:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4007bc:	e006      	b.n	4007cc <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007c2:	69bb      	ldr	r3, [r7, #24]
  4007c4:	43db      	mvns	r3, r3
  4007c6:	401a      	ands	r2, r3
  4007c8:	68fb      	ldr	r3, [r7, #12]
  4007ca:	675a      	str	r2, [r3, #116]	; 0x74
  4007cc:	bf00      	nop
  4007ce:	3734      	adds	r7, #52	; 0x34
  4007d0:	46bd      	mov	sp, r7
  4007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d6:	4770      	bx	lr
  4007d8:	00200707 	.word	0x00200707

004007dc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4007dc:	b480      	push	{r7}
  4007de:	b08d      	sub	sp, #52	; 0x34
  4007e0:	af00      	add	r7, sp, #0
  4007e2:	6078      	str	r0, [r7, #4]
  4007e4:	460b      	mov	r3, r1
  4007e6:	70fb      	strb	r3, [r7, #3]
  4007e8:	687b      	ldr	r3, [r7, #4]
  4007ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007ec:	78fb      	ldrb	r3, [r7, #3]
  4007ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007f4:	627b      	str	r3, [r7, #36]	; 0x24
  4007f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007f8:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4007fa:	6a3b      	ldr	r3, [r7, #32]
  4007fc:	095b      	lsrs	r3, r3, #5
  4007fe:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400800:	69fa      	ldr	r2, [r7, #28]
  400802:	4b17      	ldr	r3, [pc, #92]	; (400860 <ioport_set_pin_dir+0x84>)
  400804:	4413      	add	r3, r2
  400806:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400808:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40080a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40080e:	2b01      	cmp	r3, #1
  400810:	d109      	bne.n	400826 <ioport_set_pin_dir+0x4a>
  400812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400814:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400816:	697b      	ldr	r3, [r7, #20]
  400818:	f003 031f 	and.w	r3, r3, #31
  40081c:	2201      	movs	r2, #1
  40081e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400820:	69bb      	ldr	r3, [r7, #24]
  400822:	611a      	str	r2, [r3, #16]
  400824:	e00c      	b.n	400840 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400826:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40082a:	2b00      	cmp	r3, #0
  40082c:	d108      	bne.n	400840 <ioport_set_pin_dir+0x64>
  40082e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400830:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400832:	693b      	ldr	r3, [r7, #16]
  400834:	f003 031f 	and.w	r3, r3, #31
  400838:	2201      	movs	r2, #1
  40083a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40083c:	69bb      	ldr	r3, [r7, #24]
  40083e:	615a      	str	r2, [r3, #20]
  400840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400842:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400844:	68fb      	ldr	r3, [r7, #12]
  400846:	f003 031f 	and.w	r3, r3, #31
  40084a:	2201      	movs	r2, #1
  40084c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40084e:	69bb      	ldr	r3, [r7, #24]
  400850:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400854:	bf00      	nop
  400856:	3734      	adds	r7, #52	; 0x34
  400858:	46bd      	mov	sp, r7
  40085a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085e:	4770      	bx	lr
  400860:	00200707 	.word	0x00200707

00400864 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400864:	b480      	push	{r7}
  400866:	b08b      	sub	sp, #44	; 0x2c
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	460b      	mov	r3, r1
  40086e:	70fb      	strb	r3, [r7, #3]
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	627b      	str	r3, [r7, #36]	; 0x24
  400874:	78fb      	ldrb	r3, [r7, #3]
  400876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40087a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40087c:	61fb      	str	r3, [r7, #28]
  40087e:	69fb      	ldr	r3, [r7, #28]
  400880:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400882:	69bb      	ldr	r3, [r7, #24]
  400884:	095b      	lsrs	r3, r3, #5
  400886:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400888:	697a      	ldr	r2, [r7, #20]
  40088a:	4b10      	ldr	r3, [pc, #64]	; (4008cc <ioport_set_pin_level+0x68>)
  40088c:	4413      	add	r3, r2
  40088e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400890:	613b      	str	r3, [r7, #16]

	if (level) {
  400892:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400896:	2b00      	cmp	r3, #0
  400898:	d009      	beq.n	4008ae <ioport_set_pin_level+0x4a>
  40089a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40089c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40089e:	68fb      	ldr	r3, [r7, #12]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008a8:	693b      	ldr	r3, [r7, #16]
  4008aa:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4008ac:	e008      	b.n	4008c0 <ioport_set_pin_level+0x5c>
  4008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008b0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4008b2:	68bb      	ldr	r3, [r7, #8]
  4008b4:	f003 031f 	and.w	r3, r3, #31
  4008b8:	2201      	movs	r2, #1
  4008ba:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008bc:	693b      	ldr	r3, [r7, #16]
  4008be:	635a      	str	r2, [r3, #52]	; 0x34
  4008c0:	bf00      	nop
  4008c2:	372c      	adds	r7, #44	; 0x2c
  4008c4:	46bd      	mov	sp, r7
  4008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ca:	4770      	bx	lr
  4008cc:	00200707 	.word	0x00200707

004008d0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4008d0:	b480      	push	{r7}
  4008d2:	b08d      	sub	sp, #52	; 0x34
  4008d4:	af00      	add	r7, sp, #0
  4008d6:	6078      	str	r0, [r7, #4]
  4008d8:	460b      	mov	r3, r1
  4008da:	70fb      	strb	r3, [r7, #3]
  4008dc:	687b      	ldr	r3, [r7, #4]
  4008de:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008e0:	78fb      	ldrb	r3, [r7, #3]
  4008e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008e8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4008ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008ec:	095a      	lsrs	r2, r3, #5
  4008ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008f0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4008f2:	6a3b      	ldr	r3, [r7, #32]
  4008f4:	f003 031f 	and.w	r3, r3, #31
  4008f8:	2101      	movs	r1, #1
  4008fa:	fa01 f303 	lsl.w	r3, r1, r3
  4008fe:	61fa      	str	r2, [r7, #28]
  400900:	61bb      	str	r3, [r7, #24]
  400902:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400906:	75fb      	strb	r3, [r7, #23]
  400908:	69fb      	ldr	r3, [r7, #28]
  40090a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40090c:	693a      	ldr	r2, [r7, #16]
  40090e:	4b23      	ldr	r3, [pc, #140]	; (40099c <ioport_set_pin_sense_mode+0xcc>)
  400910:	4413      	add	r3, r2
  400912:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400914:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400916:	7dfb      	ldrb	r3, [r7, #23]
  400918:	3b01      	subs	r3, #1
  40091a:	2b03      	cmp	r3, #3
  40091c:	d82e      	bhi.n	40097c <ioport_set_pin_sense_mode+0xac>
  40091e:	a201      	add	r2, pc, #4	; (adr r2, 400924 <ioport_set_pin_sense_mode+0x54>)
  400920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400924:	00400959 	.word	0x00400959
  400928:	0040096b 	.word	0x0040096b
  40092c:	00400935 	.word	0x00400935
  400930:	00400947 	.word	0x00400947
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400934:	68fb      	ldr	r3, [r7, #12]
  400936:	69ba      	ldr	r2, [r7, #24]
  400938:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  40093c:	68fb      	ldr	r3, [r7, #12]
  40093e:	69ba      	ldr	r2, [r7, #24]
  400940:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400944:	e01f      	b.n	400986 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	69ba      	ldr	r2, [r7, #24]
  40094a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	69ba      	ldr	r2, [r7, #24]
  400952:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400956:	e016      	b.n	400986 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400958:	68fb      	ldr	r3, [r7, #12]
  40095a:	69ba      	ldr	r2, [r7, #24]
  40095c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400960:	68fb      	ldr	r3, [r7, #12]
  400962:	69ba      	ldr	r2, [r7, #24]
  400964:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400968:	e00d      	b.n	400986 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40096a:	68fb      	ldr	r3, [r7, #12]
  40096c:	69ba      	ldr	r2, [r7, #24]
  40096e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400972:	68fb      	ldr	r3, [r7, #12]
  400974:	69ba      	ldr	r2, [r7, #24]
  400976:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40097a:	e004      	b.n	400986 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40097c:	68fb      	ldr	r3, [r7, #12]
  40097e:	69ba      	ldr	r2, [r7, #24]
  400980:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400984:	e003      	b.n	40098e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400986:	68fb      	ldr	r3, [r7, #12]
  400988:	69ba      	ldr	r2, [r7, #24]
  40098a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40098e:	bf00      	nop
  400990:	3734      	adds	r7, #52	; 0x34
  400992:	46bd      	mov	sp, r7
  400994:	f85d 7b04 	ldr.w	r7, [sp], #4
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	00200707 	.word	0x00200707

004009a0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  4009a0:	b480      	push	{r7}
  4009a2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4009a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4009ac:	4a0c      	ldr	r2, [pc, #48]	; (4009e0 <tcm_disable+0x40>)
  4009ae:	4b0c      	ldr	r3, [pc, #48]	; (4009e0 <tcm_disable+0x40>)
  4009b0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  4009b4:	f023 0301 	bic.w	r3, r3, #1
  4009b8:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4009bc:	4a08      	ldr	r2, [pc, #32]	; (4009e0 <tcm_disable+0x40>)
  4009be:	4b08      	ldr	r3, [pc, #32]	; (4009e0 <tcm_disable+0x40>)
  4009c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  4009c4:	f023 0301 	bic.w	r3, r3, #1
  4009c8:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  4009cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009d0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  4009d4:	bf00      	nop
  4009d6:	46bd      	mov	sp, r7
  4009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009dc:	4770      	bx	lr
  4009de:	bf00      	nop
  4009e0:	e000ed00 	.word	0xe000ed00

004009e4 <board_init>:
#endif

void board_init(void)
{
  4009e4:	b580      	push	{r7, lr}
  4009e6:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009e8:	4b25      	ldr	r3, [pc, #148]	; (400a80 <board_init+0x9c>)
  4009ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009ee:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  4009f0:	4b24      	ldr	r3, [pc, #144]	; (400a84 <board_init+0xa0>)
  4009f2:	4798      	blx	r3
	SCB_EnableDCache();
  4009f4:	4b24      	ldr	r3, [pc, #144]	; (400a88 <board_init+0xa4>)
  4009f6:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009f8:	4b24      	ldr	r3, [pc, #144]	; (400a8c <board_init+0xa8>)
  4009fa:	4a25      	ldr	r2, [pc, #148]	; (400a90 <board_init+0xac>)
  4009fc:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009fe:	4b23      	ldr	r3, [pc, #140]	; (400a8c <board_init+0xa8>)
  400a00:	4a24      	ldr	r2, [pc, #144]	; (400a94 <board_init+0xb0>)
  400a02:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a04:	4b24      	ldr	r3, [pc, #144]	; (400a98 <board_init+0xb4>)
  400a06:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a08:	4b24      	ldr	r3, [pc, #144]	; (400a9c <board_init+0xb8>)
  400a0a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a0c:	2101      	movs	r1, #1
  400a0e:	2048      	movs	r0, #72	; 0x48
  400a10:	4b23      	ldr	r3, [pc, #140]	; (400aa0 <board_init+0xbc>)
  400a12:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a14:	2101      	movs	r1, #1
  400a16:	2048      	movs	r0, #72	; 0x48
  400a18:	4b22      	ldr	r3, [pc, #136]	; (400aa4 <board_init+0xc0>)
  400a1a:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400a1c:	2100      	movs	r1, #0
  400a1e:	200b      	movs	r0, #11
  400a20:	4b1f      	ldr	r3, [pc, #124]	; (400aa0 <board_init+0xbc>)
  400a22:	4798      	blx	r3
  400a24:	2188      	movs	r1, #136	; 0x88
  400a26:	200b      	movs	r0, #11
  400a28:	4b1f      	ldr	r3, [pc, #124]	; (400aa8 <board_init+0xc4>)
  400a2a:	4798      	blx	r3
  400a2c:	2102      	movs	r1, #2
  400a2e:	200b      	movs	r0, #11
  400a30:	4b1e      	ldr	r3, [pc, #120]	; (400aac <board_init+0xc8>)
  400a32:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400a34:	2100      	movs	r1, #0
  400a36:	2015      	movs	r0, #21
  400a38:	4b1b      	ldr	r3, [pc, #108]	; (400aa8 <board_init+0xc4>)
  400a3a:	4798      	blx	r3
  400a3c:	2015      	movs	r0, #21
  400a3e:	4b1c      	ldr	r3, [pc, #112]	; (400ab0 <board_init+0xcc>)
  400a40:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a42:	4a1c      	ldr	r2, [pc, #112]	; (400ab4 <board_init+0xd0>)
  400a44:	4b1b      	ldr	r3, [pc, #108]	; (400ab4 <board_init+0xd0>)
  400a46:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400a4a:	f043 0310 	orr.w	r3, r3, #16
  400a4e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400a52:	2103      	movs	r1, #3
  400a54:	2024      	movs	r0, #36	; 0x24
  400a56:	4b14      	ldr	r3, [pc, #80]	; (400aa8 <board_init+0xc4>)
  400a58:	4798      	blx	r3
  400a5a:	2024      	movs	r0, #36	; 0x24
  400a5c:	4b14      	ldr	r3, [pc, #80]	; (400ab0 <board_init+0xcc>)
  400a5e:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400a60:	2100      	movs	r1, #0
  400a62:	2003      	movs	r0, #3
  400a64:	4b10      	ldr	r3, [pc, #64]	; (400aa8 <board_init+0xc4>)
  400a66:	4798      	blx	r3
  400a68:	2003      	movs	r0, #3
  400a6a:	4b11      	ldr	r3, [pc, #68]	; (400ab0 <board_init+0xcc>)
  400a6c:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400a6e:	2100      	movs	r1, #0
  400a70:	2004      	movs	r0, #4
  400a72:	4b0d      	ldr	r3, [pc, #52]	; (400aa8 <board_init+0xc4>)
  400a74:	4798      	blx	r3
  400a76:	2004      	movs	r0, #4
  400a78:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <board_init+0xcc>)
  400a7a:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400a7c:	bf00      	nop
  400a7e:	bd80      	pop	{r7, pc}
  400a80:	400e1850 	.word	0x400e1850
  400a84:	00400551 	.word	0x00400551
  400a88:	00400589 	.word	0x00400589
  400a8c:	400e0c00 	.word	0x400e0c00
  400a90:	5a00080c 	.word	0x5a00080c
  400a94:	5a00070c 	.word	0x5a00070c
  400a98:	004009a1 	.word	0x004009a1
  400a9c:	00400649 	.word	0x00400649
  400aa0:	004007dd 	.word	0x004007dd
  400aa4:	00400865 	.word	0x00400865
  400aa8:	004006c1 	.word	0x004006c1
  400aac:	004008d1 	.word	0x004008d1
  400ab0:	00400675 	.word	0x00400675
  400ab4:	40088000 	.word	0x40088000

00400ab8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400ab8:	b480      	push	{r7}
  400aba:	b085      	sub	sp, #20
  400abc:	af00      	add	r7, sp, #0
  400abe:	60f8      	str	r0, [r7, #12]
  400ac0:	60b9      	str	r1, [r7, #8]
  400ac2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ac4:	687b      	ldr	r3, [r7, #4]
  400ac6:	2b00      	cmp	r3, #0
  400ac8:	d003      	beq.n	400ad2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400aca:	68fb      	ldr	r3, [r7, #12]
  400acc:	68ba      	ldr	r2, [r7, #8]
  400ace:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400ad0:	e002      	b.n	400ad8 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	68ba      	ldr	r2, [r7, #8]
  400ad6:	661a      	str	r2, [r3, #96]	; 0x60
}
  400ad8:	bf00      	nop
  400ada:	3714      	adds	r7, #20
  400adc:	46bd      	mov	sp, r7
  400ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ae2:	4770      	bx	lr

00400ae4 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400ae4:	b480      	push	{r7}
  400ae6:	b083      	sub	sp, #12
  400ae8:	af00      	add	r7, sp, #0
  400aea:	6078      	str	r0, [r7, #4]
  400aec:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400aee:	687b      	ldr	r3, [r7, #4]
  400af0:	683a      	ldr	r2, [r7, #0]
  400af2:	631a      	str	r2, [r3, #48]	; 0x30
}
  400af4:	bf00      	nop
  400af6:	370c      	adds	r7, #12
  400af8:	46bd      	mov	sp, r7
  400afa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400afe:	4770      	bx	lr

00400b00 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b00:	b480      	push	{r7}
  400b02:	b083      	sub	sp, #12
  400b04:	af00      	add	r7, sp, #0
  400b06:	6078      	str	r0, [r7, #4]
  400b08:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400b0a:	687b      	ldr	r3, [r7, #4]
  400b0c:	683a      	ldr	r2, [r7, #0]
  400b0e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400b10:	bf00      	nop
  400b12:	370c      	adds	r7, #12
  400b14:	46bd      	mov	sp, r7
  400b16:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b1a:	4770      	bx	lr

00400b1c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400b1c:	b480      	push	{r7}
  400b1e:	b087      	sub	sp, #28
  400b20:	af00      	add	r7, sp, #0
  400b22:	60f8      	str	r0, [r7, #12]
  400b24:	60b9      	str	r1, [r7, #8]
  400b26:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b28:	68fb      	ldr	r3, [r7, #12]
  400b2a:	687a      	ldr	r2, [r7, #4]
  400b2c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b2e:	68bb      	ldr	r3, [r7, #8]
  400b30:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400b34:	d04a      	beq.n	400bcc <pio_set_peripheral+0xb0>
  400b36:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400b3a:	d808      	bhi.n	400b4e <pio_set_peripheral+0x32>
  400b3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400b40:	d016      	beq.n	400b70 <pio_set_peripheral+0x54>
  400b42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400b46:	d02c      	beq.n	400ba2 <pio_set_peripheral+0x86>
  400b48:	2b00      	cmp	r3, #0
  400b4a:	d069      	beq.n	400c20 <pio_set_peripheral+0x104>
  400b4c:	e064      	b.n	400c18 <pio_set_peripheral+0xfc>
  400b4e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b52:	d065      	beq.n	400c20 <pio_set_peripheral+0x104>
  400b54:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b58:	d803      	bhi.n	400b62 <pio_set_peripheral+0x46>
  400b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400b5e:	d04a      	beq.n	400bf6 <pio_set_peripheral+0xda>
  400b60:	e05a      	b.n	400c18 <pio_set_peripheral+0xfc>
  400b62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400b66:	d05b      	beq.n	400c20 <pio_set_peripheral+0x104>
  400b68:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b6c:	d058      	beq.n	400c20 <pio_set_peripheral+0x104>
  400b6e:	e053      	b.n	400c18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b70:	68fb      	ldr	r3, [r7, #12]
  400b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b74:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b76:	68fb      	ldr	r3, [r7, #12]
  400b78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	43d9      	mvns	r1, r3
  400b7e:	697b      	ldr	r3, [r7, #20]
  400b80:	400b      	ands	r3, r1
  400b82:	401a      	ands	r2, r3
  400b84:	68fb      	ldr	r3, [r7, #12]
  400b86:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b8c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b8e:	68fb      	ldr	r3, [r7, #12]
  400b90:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	43d9      	mvns	r1, r3
  400b96:	697b      	ldr	r3, [r7, #20]
  400b98:	400b      	ands	r3, r1
  400b9a:	401a      	ands	r2, r3
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400ba0:	e03a      	b.n	400c18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ba2:	68fb      	ldr	r3, [r7, #12]
  400ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400ba6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ba8:	687a      	ldr	r2, [r7, #4]
  400baa:	697b      	ldr	r3, [r7, #20]
  400bac:	431a      	orrs	r2, r3
  400bae:	68fb      	ldr	r3, [r7, #12]
  400bb0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bb2:	68fb      	ldr	r3, [r7, #12]
  400bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400bb6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bb8:	68fb      	ldr	r3, [r7, #12]
  400bba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400bbc:	687b      	ldr	r3, [r7, #4]
  400bbe:	43d9      	mvns	r1, r3
  400bc0:	697b      	ldr	r3, [r7, #20]
  400bc2:	400b      	ands	r3, r1
  400bc4:	401a      	ands	r2, r3
  400bc6:	68fb      	ldr	r3, [r7, #12]
  400bc8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400bca:	e025      	b.n	400c18 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bcc:	68fb      	ldr	r3, [r7, #12]
  400bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400bd0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400bd6:	687b      	ldr	r3, [r7, #4]
  400bd8:	43d9      	mvns	r1, r3
  400bda:	697b      	ldr	r3, [r7, #20]
  400bdc:	400b      	ands	r3, r1
  400bde:	401a      	ands	r2, r3
  400be0:	68fb      	ldr	r3, [r7, #12]
  400be2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400be4:	68fb      	ldr	r3, [r7, #12]
  400be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400be8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bea:	687a      	ldr	r2, [r7, #4]
  400bec:	697b      	ldr	r3, [r7, #20]
  400bee:	431a      	orrs	r2, r3
  400bf0:	68fb      	ldr	r3, [r7, #12]
  400bf2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400bf4:	e010      	b.n	400c18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bf6:	68fb      	ldr	r3, [r7, #12]
  400bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400bfa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bfc:	687a      	ldr	r2, [r7, #4]
  400bfe:	697b      	ldr	r3, [r7, #20]
  400c00:	431a      	orrs	r2, r3
  400c02:	68fb      	ldr	r3, [r7, #12]
  400c04:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c06:	68fb      	ldr	r3, [r7, #12]
  400c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c0a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c0c:	687a      	ldr	r2, [r7, #4]
  400c0e:	697b      	ldr	r3, [r7, #20]
  400c10:	431a      	orrs	r2, r3
  400c12:	68fb      	ldr	r3, [r7, #12]
  400c14:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c16:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c18:	68fb      	ldr	r3, [r7, #12]
  400c1a:	687a      	ldr	r2, [r7, #4]
  400c1c:	605a      	str	r2, [r3, #4]
  400c1e:	e000      	b.n	400c22 <pio_set_peripheral+0x106>
		return;
  400c20:	bf00      	nop
}
  400c22:	371c      	adds	r7, #28
  400c24:	46bd      	mov	sp, r7
  400c26:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c2a:	4770      	bx	lr

00400c2c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400c2c:	b580      	push	{r7, lr}
  400c2e:	b084      	sub	sp, #16
  400c30:	af00      	add	r7, sp, #0
  400c32:	60f8      	str	r0, [r7, #12]
  400c34:	60b9      	str	r1, [r7, #8]
  400c36:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400c38:	68b9      	ldr	r1, [r7, #8]
  400c3a:	68f8      	ldr	r0, [r7, #12]
  400c3c:	4b19      	ldr	r3, [pc, #100]	; (400ca4 <pio_set_input+0x78>)
  400c3e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400c40:	687b      	ldr	r3, [r7, #4]
  400c42:	f003 0301 	and.w	r3, r3, #1
  400c46:	461a      	mov	r2, r3
  400c48:	68b9      	ldr	r1, [r7, #8]
  400c4a:	68f8      	ldr	r0, [r7, #12]
  400c4c:	4b16      	ldr	r3, [pc, #88]	; (400ca8 <pio_set_input+0x7c>)
  400c4e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c50:	687b      	ldr	r3, [r7, #4]
  400c52:	f003 030a 	and.w	r3, r3, #10
  400c56:	2b00      	cmp	r3, #0
  400c58:	d003      	beq.n	400c62 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	68ba      	ldr	r2, [r7, #8]
  400c5e:	621a      	str	r2, [r3, #32]
  400c60:	e002      	b.n	400c68 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	68ba      	ldr	r2, [r7, #8]
  400c66:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400c68:	687b      	ldr	r3, [r7, #4]
  400c6a:	f003 0302 	and.w	r3, r3, #2
  400c6e:	2b00      	cmp	r3, #0
  400c70:	d004      	beq.n	400c7c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	68ba      	ldr	r2, [r7, #8]
  400c76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400c7a:	e008      	b.n	400c8e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400c7c:	687b      	ldr	r3, [r7, #4]
  400c7e:	f003 0308 	and.w	r3, r3, #8
  400c82:	2b00      	cmp	r3, #0
  400c84:	d003      	beq.n	400c8e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	68ba      	ldr	r2, [r7, #8]
  400c8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	68ba      	ldr	r2, [r7, #8]
  400c92:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400c94:	68fb      	ldr	r3, [r7, #12]
  400c96:	68ba      	ldr	r2, [r7, #8]
  400c98:	601a      	str	r2, [r3, #0]
}
  400c9a:	bf00      	nop
  400c9c:	3710      	adds	r7, #16
  400c9e:	46bd      	mov	sp, r7
  400ca0:	bd80      	pop	{r7, pc}
  400ca2:	bf00      	nop
  400ca4:	00400dc1 	.word	0x00400dc1
  400ca8:	00400ab9 	.word	0x00400ab9

00400cac <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400cac:	b580      	push	{r7, lr}
  400cae:	b084      	sub	sp, #16
  400cb0:	af00      	add	r7, sp, #0
  400cb2:	60f8      	str	r0, [r7, #12]
  400cb4:	60b9      	str	r1, [r7, #8]
  400cb6:	607a      	str	r2, [r7, #4]
  400cb8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400cba:	68b9      	ldr	r1, [r7, #8]
  400cbc:	68f8      	ldr	r0, [r7, #12]
  400cbe:	4b12      	ldr	r3, [pc, #72]	; (400d08 <pio_set_output+0x5c>)
  400cc0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400cc2:	69ba      	ldr	r2, [r7, #24]
  400cc4:	68b9      	ldr	r1, [r7, #8]
  400cc6:	68f8      	ldr	r0, [r7, #12]
  400cc8:	4b10      	ldr	r3, [pc, #64]	; (400d0c <pio_set_output+0x60>)
  400cca:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400ccc:	683b      	ldr	r3, [r7, #0]
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d003      	beq.n	400cda <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400cd2:	68fb      	ldr	r3, [r7, #12]
  400cd4:	68ba      	ldr	r2, [r7, #8]
  400cd6:	651a      	str	r2, [r3, #80]	; 0x50
  400cd8:	e002      	b.n	400ce0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	68ba      	ldr	r2, [r7, #8]
  400cde:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400ce0:	687b      	ldr	r3, [r7, #4]
  400ce2:	2b00      	cmp	r3, #0
  400ce4:	d003      	beq.n	400cee <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400ce6:	68fb      	ldr	r3, [r7, #12]
  400ce8:	68ba      	ldr	r2, [r7, #8]
  400cea:	631a      	str	r2, [r3, #48]	; 0x30
  400cec:	e002      	b.n	400cf4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400cee:	68fb      	ldr	r3, [r7, #12]
  400cf0:	68ba      	ldr	r2, [r7, #8]
  400cf2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400cf4:	68fb      	ldr	r3, [r7, #12]
  400cf6:	68ba      	ldr	r2, [r7, #8]
  400cf8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400cfa:	68fb      	ldr	r3, [r7, #12]
  400cfc:	68ba      	ldr	r2, [r7, #8]
  400cfe:	601a      	str	r2, [r3, #0]
}
  400d00:	bf00      	nop
  400d02:	3710      	adds	r7, #16
  400d04:	46bd      	mov	sp, r7
  400d06:	bd80      	pop	{r7, pc}
  400d08:	00400dc1 	.word	0x00400dc1
  400d0c:	00400ab9 	.word	0x00400ab9

00400d10 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400d10:	b480      	push	{r7}
  400d12:	b083      	sub	sp, #12
  400d14:	af00      	add	r7, sp, #0
  400d16:	6078      	str	r0, [r7, #4]
  400d18:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d1a:	687b      	ldr	r3, [r7, #4]
  400d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400d1e:	683b      	ldr	r3, [r7, #0]
  400d20:	4013      	ands	r3, r2
  400d22:	2b00      	cmp	r3, #0
  400d24:	d101      	bne.n	400d2a <pio_get_output_data_status+0x1a>
		return 0;
  400d26:	2300      	movs	r3, #0
  400d28:	e000      	b.n	400d2c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400d2a:	2301      	movs	r3, #1
	}
}
  400d2c:	4618      	mov	r0, r3
  400d2e:	370c      	adds	r7, #12
  400d30:	46bd      	mov	sp, r7
  400d32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d36:	4770      	bx	lr

00400d38 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400d38:	b480      	push	{r7}
  400d3a:	b085      	sub	sp, #20
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	60f8      	str	r0, [r7, #12]
  400d40:	60b9      	str	r1, [r7, #8]
  400d42:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400d44:	687b      	ldr	r3, [r7, #4]
  400d46:	f003 0310 	and.w	r3, r3, #16
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d020      	beq.n	400d90 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400d4e:	68fb      	ldr	r3, [r7, #12]
  400d50:	68ba      	ldr	r2, [r7, #8]
  400d52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d56:	687b      	ldr	r3, [r7, #4]
  400d58:	f003 0320 	and.w	r3, r3, #32
  400d5c:	2b00      	cmp	r3, #0
  400d5e:	d004      	beq.n	400d6a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400d60:	68fb      	ldr	r3, [r7, #12]
  400d62:	68ba      	ldr	r2, [r7, #8]
  400d64:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400d68:	e003      	b.n	400d72 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400d6a:	68fb      	ldr	r3, [r7, #12]
  400d6c:	68ba      	ldr	r2, [r7, #8]
  400d6e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400d78:	2b00      	cmp	r3, #0
  400d7a:	d004      	beq.n	400d86 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400d7c:	68fb      	ldr	r3, [r7, #12]
  400d7e:	68ba      	ldr	r2, [r7, #8]
  400d80:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400d84:	e008      	b.n	400d98 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400d86:	68fb      	ldr	r3, [r7, #12]
  400d88:	68ba      	ldr	r2, [r7, #8]
  400d8a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400d8e:	e003      	b.n	400d98 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400d90:	68fb      	ldr	r3, [r7, #12]
  400d92:	68ba      	ldr	r2, [r7, #8]
  400d94:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400d98:	bf00      	nop
  400d9a:	3714      	adds	r7, #20
  400d9c:	46bd      	mov	sp, r7
  400d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da2:	4770      	bx	lr

00400da4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400da4:	b480      	push	{r7}
  400da6:	b083      	sub	sp, #12
  400da8:	af00      	add	r7, sp, #0
  400daa:	6078      	str	r0, [r7, #4]
  400dac:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400dae:	687b      	ldr	r3, [r7, #4]
  400db0:	683a      	ldr	r2, [r7, #0]
  400db2:	641a      	str	r2, [r3, #64]	; 0x40
}
  400db4:	bf00      	nop
  400db6:	370c      	adds	r7, #12
  400db8:	46bd      	mov	sp, r7
  400dba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dbe:	4770      	bx	lr

00400dc0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400dc0:	b480      	push	{r7}
  400dc2:	b083      	sub	sp, #12
  400dc4:	af00      	add	r7, sp, #0
  400dc6:	6078      	str	r0, [r7, #4]
  400dc8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400dca:	687b      	ldr	r3, [r7, #4]
  400dcc:	683a      	ldr	r2, [r7, #0]
  400dce:	645a      	str	r2, [r3, #68]	; 0x44
}
  400dd0:	bf00      	nop
  400dd2:	370c      	adds	r7, #12
  400dd4:	46bd      	mov	sp, r7
  400dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dda:	4770      	bx	lr

00400ddc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400ddc:	b480      	push	{r7}
  400dde:	b083      	sub	sp, #12
  400de0:	af00      	add	r7, sp, #0
  400de2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400de8:	4618      	mov	r0, r3
  400dea:	370c      	adds	r7, #12
  400dec:	46bd      	mov	sp, r7
  400dee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400df2:	4770      	bx	lr

00400df4 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400df4:	b480      	push	{r7}
  400df6:	b083      	sub	sp, #12
  400df8:	af00      	add	r7, sp, #0
  400dfa:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e00:	4618      	mov	r0, r3
  400e02:	370c      	adds	r7, #12
  400e04:	46bd      	mov	sp, r7
  400e06:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e0a:	4770      	bx	lr

00400e0c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e0c:	b580      	push	{r7, lr}
  400e0e:	b084      	sub	sp, #16
  400e10:	af00      	add	r7, sp, #0
  400e12:	6078      	str	r0, [r7, #4]
  400e14:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e16:	6878      	ldr	r0, [r7, #4]
  400e18:	4b26      	ldr	r3, [pc, #152]	; (400eb4 <pio_handler_process+0xa8>)
  400e1a:	4798      	blx	r3
  400e1c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400e1e:	6878      	ldr	r0, [r7, #4]
  400e20:	4b25      	ldr	r3, [pc, #148]	; (400eb8 <pio_handler_process+0xac>)
  400e22:	4798      	blx	r3
  400e24:	4602      	mov	r2, r0
  400e26:	68fb      	ldr	r3, [r7, #12]
  400e28:	4013      	ands	r3, r2
  400e2a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400e2c:	68fb      	ldr	r3, [r7, #12]
  400e2e:	2b00      	cmp	r3, #0
  400e30:	d03c      	beq.n	400eac <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400e32:	2300      	movs	r3, #0
  400e34:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400e36:	e034      	b.n	400ea2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400e38:	4a20      	ldr	r2, [pc, #128]	; (400ebc <pio_handler_process+0xb0>)
  400e3a:	68bb      	ldr	r3, [r7, #8]
  400e3c:	011b      	lsls	r3, r3, #4
  400e3e:	4413      	add	r3, r2
  400e40:	681a      	ldr	r2, [r3, #0]
  400e42:	683b      	ldr	r3, [r7, #0]
  400e44:	429a      	cmp	r2, r3
  400e46:	d126      	bne.n	400e96 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e48:	4a1c      	ldr	r2, [pc, #112]	; (400ebc <pio_handler_process+0xb0>)
  400e4a:	68bb      	ldr	r3, [r7, #8]
  400e4c:	011b      	lsls	r3, r3, #4
  400e4e:	4413      	add	r3, r2
  400e50:	3304      	adds	r3, #4
  400e52:	681a      	ldr	r2, [r3, #0]
  400e54:	68fb      	ldr	r3, [r7, #12]
  400e56:	4013      	ands	r3, r2
  400e58:	2b00      	cmp	r3, #0
  400e5a:	d01c      	beq.n	400e96 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e5c:	4a17      	ldr	r2, [pc, #92]	; (400ebc <pio_handler_process+0xb0>)
  400e5e:	68bb      	ldr	r3, [r7, #8]
  400e60:	011b      	lsls	r3, r3, #4
  400e62:	4413      	add	r3, r2
  400e64:	330c      	adds	r3, #12
  400e66:	681b      	ldr	r3, [r3, #0]
  400e68:	4914      	ldr	r1, [pc, #80]	; (400ebc <pio_handler_process+0xb0>)
  400e6a:	68ba      	ldr	r2, [r7, #8]
  400e6c:	0112      	lsls	r2, r2, #4
  400e6e:	440a      	add	r2, r1
  400e70:	6810      	ldr	r0, [r2, #0]
  400e72:	4912      	ldr	r1, [pc, #72]	; (400ebc <pio_handler_process+0xb0>)
  400e74:	68ba      	ldr	r2, [r7, #8]
  400e76:	0112      	lsls	r2, r2, #4
  400e78:	440a      	add	r2, r1
  400e7a:	3204      	adds	r2, #4
  400e7c:	6812      	ldr	r2, [r2, #0]
  400e7e:	4611      	mov	r1, r2
  400e80:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400e82:	4a0e      	ldr	r2, [pc, #56]	; (400ebc <pio_handler_process+0xb0>)
  400e84:	68bb      	ldr	r3, [r7, #8]
  400e86:	011b      	lsls	r3, r3, #4
  400e88:	4413      	add	r3, r2
  400e8a:	3304      	adds	r3, #4
  400e8c:	681b      	ldr	r3, [r3, #0]
  400e8e:	43db      	mvns	r3, r3
  400e90:	68fa      	ldr	r2, [r7, #12]
  400e92:	4013      	ands	r3, r2
  400e94:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400e96:	68bb      	ldr	r3, [r7, #8]
  400e98:	3301      	adds	r3, #1
  400e9a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e9c:	68bb      	ldr	r3, [r7, #8]
  400e9e:	2b06      	cmp	r3, #6
  400ea0:	d803      	bhi.n	400eaa <pio_handler_process+0x9e>
		while (status != 0) {
  400ea2:	68fb      	ldr	r3, [r7, #12]
  400ea4:	2b00      	cmp	r3, #0
  400ea6:	d1c7      	bne.n	400e38 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400ea8:	e000      	b.n	400eac <pio_handler_process+0xa0>
				break;
  400eaa:	bf00      	nop
}
  400eac:	bf00      	nop
  400eae:	3710      	adds	r7, #16
  400eb0:	46bd      	mov	sp, r7
  400eb2:	bd80      	pop	{r7, pc}
  400eb4:	00400ddd 	.word	0x00400ddd
  400eb8:	00400df5 	.word	0x00400df5
  400ebc:	204009dc 	.word	0x204009dc

00400ec0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ec0:	b580      	push	{r7, lr}
  400ec2:	b086      	sub	sp, #24
  400ec4:	af00      	add	r7, sp, #0
  400ec6:	60f8      	str	r0, [r7, #12]
  400ec8:	60b9      	str	r1, [r7, #8]
  400eca:	607a      	str	r2, [r7, #4]
  400ecc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ece:	4b21      	ldr	r3, [pc, #132]	; (400f54 <pio_handler_set+0x94>)
  400ed0:	681b      	ldr	r3, [r3, #0]
  400ed2:	2b06      	cmp	r3, #6
  400ed4:	d901      	bls.n	400eda <pio_handler_set+0x1a>
		return 1;
  400ed6:	2301      	movs	r3, #1
  400ed8:	e038      	b.n	400f4c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400eda:	2300      	movs	r3, #0
  400edc:	75fb      	strb	r3, [r7, #23]
  400ede:	e011      	b.n	400f04 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ee0:	7dfb      	ldrb	r3, [r7, #23]
  400ee2:	011b      	lsls	r3, r3, #4
  400ee4:	4a1c      	ldr	r2, [pc, #112]	; (400f58 <pio_handler_set+0x98>)
  400ee6:	4413      	add	r3, r2
  400ee8:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400eea:	693b      	ldr	r3, [r7, #16]
  400eec:	681a      	ldr	r2, [r3, #0]
  400eee:	68bb      	ldr	r3, [r7, #8]
  400ef0:	429a      	cmp	r2, r3
  400ef2:	d104      	bne.n	400efe <pio_handler_set+0x3e>
  400ef4:	693b      	ldr	r3, [r7, #16]
  400ef6:	685a      	ldr	r2, [r3, #4]
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	429a      	cmp	r2, r3
  400efc:	d008      	beq.n	400f10 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400efe:	7dfb      	ldrb	r3, [r7, #23]
  400f00:	3301      	adds	r3, #1
  400f02:	75fb      	strb	r3, [r7, #23]
  400f04:	7dfa      	ldrb	r2, [r7, #23]
  400f06:	4b13      	ldr	r3, [pc, #76]	; (400f54 <pio_handler_set+0x94>)
  400f08:	681b      	ldr	r3, [r3, #0]
  400f0a:	429a      	cmp	r2, r3
  400f0c:	d9e8      	bls.n	400ee0 <pio_handler_set+0x20>
  400f0e:	e000      	b.n	400f12 <pio_handler_set+0x52>
			break;
  400f10:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f12:	693b      	ldr	r3, [r7, #16]
  400f14:	68ba      	ldr	r2, [r7, #8]
  400f16:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400f18:	693b      	ldr	r3, [r7, #16]
  400f1a:	687a      	ldr	r2, [r7, #4]
  400f1c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400f1e:	693b      	ldr	r3, [r7, #16]
  400f20:	683a      	ldr	r2, [r7, #0]
  400f22:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400f24:	693b      	ldr	r3, [r7, #16]
  400f26:	6a3a      	ldr	r2, [r7, #32]
  400f28:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400f2a:	7dfa      	ldrb	r2, [r7, #23]
  400f2c:	4b09      	ldr	r3, [pc, #36]	; (400f54 <pio_handler_set+0x94>)
  400f2e:	681b      	ldr	r3, [r3, #0]
  400f30:	3301      	adds	r3, #1
  400f32:	429a      	cmp	r2, r3
  400f34:	d104      	bne.n	400f40 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400f36:	4b07      	ldr	r3, [pc, #28]	; (400f54 <pio_handler_set+0x94>)
  400f38:	681b      	ldr	r3, [r3, #0]
  400f3a:	3301      	adds	r3, #1
  400f3c:	4a05      	ldr	r2, [pc, #20]	; (400f54 <pio_handler_set+0x94>)
  400f3e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f40:	683a      	ldr	r2, [r7, #0]
  400f42:	6879      	ldr	r1, [r7, #4]
  400f44:	68f8      	ldr	r0, [r7, #12]
  400f46:	4b05      	ldr	r3, [pc, #20]	; (400f5c <pio_handler_set+0x9c>)
  400f48:	4798      	blx	r3

	return 0;
  400f4a:	2300      	movs	r3, #0
}
  400f4c:	4618      	mov	r0, r3
  400f4e:	3718      	adds	r7, #24
  400f50:	46bd      	mov	sp, r7
  400f52:	bd80      	pop	{r7, pc}
  400f54:	20400a4c 	.word	0x20400a4c
  400f58:	204009dc 	.word	0x204009dc
  400f5c:	00400d39 	.word	0x00400d39

00400f60 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f60:	b580      	push	{r7, lr}
  400f62:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400f64:	210a      	movs	r1, #10
  400f66:	4802      	ldr	r0, [pc, #8]	; (400f70 <PIOA_Handler+0x10>)
  400f68:	4b02      	ldr	r3, [pc, #8]	; (400f74 <PIOA_Handler+0x14>)
  400f6a:	4798      	blx	r3
}
  400f6c:	bf00      	nop
  400f6e:	bd80      	pop	{r7, pc}
  400f70:	400e0e00 	.word	0x400e0e00
  400f74:	00400e0d 	.word	0x00400e0d

00400f78 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f78:	b580      	push	{r7, lr}
  400f7a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400f7c:	210b      	movs	r1, #11
  400f7e:	4802      	ldr	r0, [pc, #8]	; (400f88 <PIOB_Handler+0x10>)
  400f80:	4b02      	ldr	r3, [pc, #8]	; (400f8c <PIOB_Handler+0x14>)
  400f82:	4798      	blx	r3
}
  400f84:	bf00      	nop
  400f86:	bd80      	pop	{r7, pc}
  400f88:	400e1000 	.word	0x400e1000
  400f8c:	00400e0d 	.word	0x00400e0d

00400f90 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f90:	b580      	push	{r7, lr}
  400f92:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400f94:	210c      	movs	r1, #12
  400f96:	4802      	ldr	r0, [pc, #8]	; (400fa0 <PIOC_Handler+0x10>)
  400f98:	4b02      	ldr	r3, [pc, #8]	; (400fa4 <PIOC_Handler+0x14>)
  400f9a:	4798      	blx	r3
}
  400f9c:	bf00      	nop
  400f9e:	bd80      	pop	{r7, pc}
  400fa0:	400e1200 	.word	0x400e1200
  400fa4:	00400e0d 	.word	0x00400e0d

00400fa8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400fa8:	b580      	push	{r7, lr}
  400faa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400fac:	2110      	movs	r1, #16
  400fae:	4802      	ldr	r0, [pc, #8]	; (400fb8 <PIOD_Handler+0x10>)
  400fb0:	4b02      	ldr	r3, [pc, #8]	; (400fbc <PIOD_Handler+0x14>)
  400fb2:	4798      	blx	r3
}
  400fb4:	bf00      	nop
  400fb6:	bd80      	pop	{r7, pc}
  400fb8:	400e1400 	.word	0x400e1400
  400fbc:	00400e0d 	.word	0x00400e0d

00400fc0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400fc0:	b580      	push	{r7, lr}
  400fc2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400fc4:	2111      	movs	r1, #17
  400fc6:	4802      	ldr	r0, [pc, #8]	; (400fd0 <PIOE_Handler+0x10>)
  400fc8:	4b02      	ldr	r3, [pc, #8]	; (400fd4 <PIOE_Handler+0x14>)
  400fca:	4798      	blx	r3
}
  400fcc:	bf00      	nop
  400fce:	bd80      	pop	{r7, pc}
  400fd0:	400e1600 	.word	0x400e1600
  400fd4:	00400e0d 	.word	0x00400e0d

00400fd8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400fd8:	b480      	push	{r7}
  400fda:	b083      	sub	sp, #12
  400fdc:	af00      	add	r7, sp, #0
  400fde:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400fe0:	687b      	ldr	r3, [r7, #4]
  400fe2:	3b01      	subs	r3, #1
  400fe4:	2b03      	cmp	r3, #3
  400fe6:	d81a      	bhi.n	40101e <pmc_mck_set_division+0x46>
  400fe8:	a201      	add	r2, pc, #4	; (adr r2, 400ff0 <pmc_mck_set_division+0x18>)
  400fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400fee:	bf00      	nop
  400ff0:	00401001 	.word	0x00401001
  400ff4:	00401007 	.word	0x00401007
  400ff8:	0040100f 	.word	0x0040100f
  400ffc:	00401017 	.word	0x00401017
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401000:	2300      	movs	r3, #0
  401002:	607b      	str	r3, [r7, #4]
			break;
  401004:	e00e      	b.n	401024 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401006:	f44f 7380 	mov.w	r3, #256	; 0x100
  40100a:	607b      	str	r3, [r7, #4]
			break;
  40100c:	e00a      	b.n	401024 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40100e:	f44f 7340 	mov.w	r3, #768	; 0x300
  401012:	607b      	str	r3, [r7, #4]
			break;
  401014:	e006      	b.n	401024 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401016:	f44f 7300 	mov.w	r3, #512	; 0x200
  40101a:	607b      	str	r3, [r7, #4]
			break;
  40101c:	e002      	b.n	401024 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40101e:	2300      	movs	r3, #0
  401020:	607b      	str	r3, [r7, #4]
			break;
  401022:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401024:	490a      	ldr	r1, [pc, #40]	; (401050 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401026:	4b0a      	ldr	r3, [pc, #40]	; (401050 <pmc_mck_set_division+0x78>)
  401028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40102a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40102e:	687b      	ldr	r3, [r7, #4]
  401030:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401032:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401034:	bf00      	nop
  401036:	4b06      	ldr	r3, [pc, #24]	; (401050 <pmc_mck_set_division+0x78>)
  401038:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40103a:	f003 0308 	and.w	r3, r3, #8
  40103e:	2b00      	cmp	r3, #0
  401040:	d0f9      	beq.n	401036 <pmc_mck_set_division+0x5e>
}
  401042:	bf00      	nop
  401044:	370c      	adds	r7, #12
  401046:	46bd      	mov	sp, r7
  401048:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104c:	4770      	bx	lr
  40104e:	bf00      	nop
  401050:	400e0600 	.word	0x400e0600

00401054 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401054:	b480      	push	{r7}
  401056:	b085      	sub	sp, #20
  401058:	af00      	add	r7, sp, #0
  40105a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40105c:	491d      	ldr	r1, [pc, #116]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  40105e:	4b1d      	ldr	r3, [pc, #116]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  401060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401062:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401066:	687b      	ldr	r3, [r7, #4]
  401068:	4313      	orrs	r3, r2
  40106a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40106c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401070:	60fb      	str	r3, [r7, #12]
  401072:	e007      	b.n	401084 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401074:	68fb      	ldr	r3, [r7, #12]
  401076:	2b00      	cmp	r3, #0
  401078:	d101      	bne.n	40107e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40107a:	2301      	movs	r3, #1
  40107c:	e023      	b.n	4010c6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40107e:	68fb      	ldr	r3, [r7, #12]
  401080:	3b01      	subs	r3, #1
  401082:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401084:	4b13      	ldr	r3, [pc, #76]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  401086:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401088:	f003 0308 	and.w	r3, r3, #8
  40108c:	2b00      	cmp	r3, #0
  40108e:	d0f1      	beq.n	401074 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401090:	4a10      	ldr	r2, [pc, #64]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  401092:	4b10      	ldr	r3, [pc, #64]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  401094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401096:	f023 0303 	bic.w	r3, r3, #3
  40109a:	f043 0302 	orr.w	r3, r3, #2
  40109e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010a4:	60fb      	str	r3, [r7, #12]
  4010a6:	e007      	b.n	4010b8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	d101      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4010ae:	2301      	movs	r3, #1
  4010b0:	e009      	b.n	4010c6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4010b2:	68fb      	ldr	r3, [r7, #12]
  4010b4:	3b01      	subs	r3, #1
  4010b6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010b8:	4b06      	ldr	r3, [pc, #24]	; (4010d4 <pmc_switch_mck_to_pllack+0x80>)
  4010ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010bc:	f003 0308 	and.w	r3, r3, #8
  4010c0:	2b00      	cmp	r3, #0
  4010c2:	d0f1      	beq.n	4010a8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4010c4:	2300      	movs	r3, #0
}
  4010c6:	4618      	mov	r0, r3
  4010c8:	3714      	adds	r7, #20
  4010ca:	46bd      	mov	sp, r7
  4010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d0:	4770      	bx	lr
  4010d2:	bf00      	nop
  4010d4:	400e0600 	.word	0x400e0600

004010d8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4010d8:	b480      	push	{r7}
  4010da:	b083      	sub	sp, #12
  4010dc:	af00      	add	r7, sp, #0
  4010de:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4010e0:	687b      	ldr	r3, [r7, #4]
  4010e2:	2b01      	cmp	r3, #1
  4010e4:	d105      	bne.n	4010f2 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4010e6:	4907      	ldr	r1, [pc, #28]	; (401104 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4010e8:	4b06      	ldr	r3, [pc, #24]	; (401104 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4010ea:	689a      	ldr	r2, [r3, #8]
  4010ec:	4b06      	ldr	r3, [pc, #24]	; (401108 <pmc_switch_sclk_to_32kxtal+0x30>)
  4010ee:	4313      	orrs	r3, r2
  4010f0:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4010f2:	4b04      	ldr	r3, [pc, #16]	; (401104 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4010f4:	4a05      	ldr	r2, [pc, #20]	; (40110c <pmc_switch_sclk_to_32kxtal+0x34>)
  4010f6:	601a      	str	r2, [r3, #0]
}
  4010f8:	bf00      	nop
  4010fa:	370c      	adds	r7, #12
  4010fc:	46bd      	mov	sp, r7
  4010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401102:	4770      	bx	lr
  401104:	400e1810 	.word	0x400e1810
  401108:	a5100000 	.word	0xa5100000
  40110c:	a5000008 	.word	0xa5000008

00401110 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401110:	b480      	push	{r7}
  401112:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401114:	4b09      	ldr	r3, [pc, #36]	; (40113c <pmc_osc_is_ready_32kxtal+0x2c>)
  401116:	695b      	ldr	r3, [r3, #20]
  401118:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40111c:	2b00      	cmp	r3, #0
  40111e:	d007      	beq.n	401130 <pmc_osc_is_ready_32kxtal+0x20>
  401120:	4b07      	ldr	r3, [pc, #28]	; (401140 <pmc_osc_is_ready_32kxtal+0x30>)
  401122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401124:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401128:	2b00      	cmp	r3, #0
  40112a:	d001      	beq.n	401130 <pmc_osc_is_ready_32kxtal+0x20>
  40112c:	2301      	movs	r3, #1
  40112e:	e000      	b.n	401132 <pmc_osc_is_ready_32kxtal+0x22>
  401130:	2300      	movs	r3, #0
}
  401132:	4618      	mov	r0, r3
  401134:	46bd      	mov	sp, r7
  401136:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113a:	4770      	bx	lr
  40113c:	400e1810 	.word	0x400e1810
  401140:	400e0600 	.word	0x400e0600

00401144 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401144:	b480      	push	{r7}
  401146:	b083      	sub	sp, #12
  401148:	af00      	add	r7, sp, #0
  40114a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40114c:	4915      	ldr	r1, [pc, #84]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40114e:	4b15      	ldr	r3, [pc, #84]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  401150:	6a1a      	ldr	r2, [r3, #32]
  401152:	4b15      	ldr	r3, [pc, #84]	; (4011a8 <pmc_switch_mainck_to_fastrc+0x64>)
  401154:	4313      	orrs	r3, r2
  401156:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401158:	bf00      	nop
  40115a:	4b12      	ldr	r3, [pc, #72]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40115c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401162:	2b00      	cmp	r3, #0
  401164:	d0f9      	beq.n	40115a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401166:	490f      	ldr	r1, [pc, #60]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  401168:	4b0e      	ldr	r3, [pc, #56]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40116a:	6a1a      	ldr	r2, [r3, #32]
  40116c:	4b0f      	ldr	r3, [pc, #60]	; (4011ac <pmc_switch_mainck_to_fastrc+0x68>)
  40116e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401170:	687a      	ldr	r2, [r7, #4]
  401172:	4313      	orrs	r3, r2
  401174:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401178:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40117a:	bf00      	nop
  40117c:	4b09      	ldr	r3, [pc, #36]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40117e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401184:	2b00      	cmp	r3, #0
  401186:	d0f9      	beq.n	40117c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401188:	4906      	ldr	r1, [pc, #24]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <pmc_switch_mainck_to_fastrc+0x60>)
  40118c:	6a1a      	ldr	r2, [r3, #32]
  40118e:	4b08      	ldr	r3, [pc, #32]	; (4011b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  401190:	4013      	ands	r3, r2
  401192:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401196:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401198:	bf00      	nop
  40119a:	370c      	adds	r7, #12
  40119c:	46bd      	mov	sp, r7
  40119e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a2:	4770      	bx	lr
  4011a4:	400e0600 	.word	0x400e0600
  4011a8:	00370008 	.word	0x00370008
  4011ac:	ffc8ff8f 	.word	0xffc8ff8f
  4011b0:	fec8ffff 	.word	0xfec8ffff

004011b4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4011b4:	b480      	push	{r7}
  4011b6:	b083      	sub	sp, #12
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	6078      	str	r0, [r7, #4]
  4011bc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011be:	687b      	ldr	r3, [r7, #4]
  4011c0:	2b00      	cmp	r3, #0
  4011c2:	d008      	beq.n	4011d6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011c4:	4913      	ldr	r1, [pc, #76]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011c6:	4b13      	ldr	r3, [pc, #76]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011c8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011ca:	4a13      	ldr	r2, [pc, #76]	; (401218 <pmc_switch_mainck_to_xtal+0x64>)
  4011cc:	401a      	ands	r2, r3
  4011ce:	4b13      	ldr	r3, [pc, #76]	; (40121c <pmc_switch_mainck_to_xtal+0x68>)
  4011d0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011d2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4011d4:	e018      	b.n	401208 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011d6:	490f      	ldr	r1, [pc, #60]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011d8:	4b0e      	ldr	r3, [pc, #56]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011da:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011dc:	4b10      	ldr	r3, [pc, #64]	; (401220 <pmc_switch_mainck_to_xtal+0x6c>)
  4011de:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011e0:	683a      	ldr	r2, [r7, #0]
  4011e2:	0212      	lsls	r2, r2, #8
  4011e4:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011e6:	431a      	orrs	r2, r3
  4011e8:	4b0e      	ldr	r3, [pc, #56]	; (401224 <pmc_switch_mainck_to_xtal+0x70>)
  4011ea:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011ec:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011ee:	bf00      	nop
  4011f0:	4b08      	ldr	r3, [pc, #32]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011f4:	f003 0301 	and.w	r3, r3, #1
  4011f8:	2b00      	cmp	r3, #0
  4011fa:	d0f9      	beq.n	4011f0 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011fc:	4905      	ldr	r1, [pc, #20]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  4011fe:	4b05      	ldr	r3, [pc, #20]	; (401214 <pmc_switch_mainck_to_xtal+0x60>)
  401200:	6a1a      	ldr	r2, [r3, #32]
  401202:	4b09      	ldr	r3, [pc, #36]	; (401228 <pmc_switch_mainck_to_xtal+0x74>)
  401204:	4313      	orrs	r3, r2
  401206:	620b      	str	r3, [r1, #32]
}
  401208:	bf00      	nop
  40120a:	370c      	adds	r7, #12
  40120c:	46bd      	mov	sp, r7
  40120e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401212:	4770      	bx	lr
  401214:	400e0600 	.word	0x400e0600
  401218:	fec8fffc 	.word	0xfec8fffc
  40121c:	01370002 	.word	0x01370002
  401220:	ffc8fffc 	.word	0xffc8fffc
  401224:	00370001 	.word	0x00370001
  401228:	01370000 	.word	0x01370000

0040122c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40122c:	b480      	push	{r7}
  40122e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401230:	4b04      	ldr	r3, [pc, #16]	; (401244 <pmc_osc_is_ready_mainck+0x18>)
  401232:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401234:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401238:	4618      	mov	r0, r3
  40123a:	46bd      	mov	sp, r7
  40123c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401240:	4770      	bx	lr
  401242:	bf00      	nop
  401244:	400e0600 	.word	0x400e0600

00401248 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401248:	b480      	push	{r7}
  40124a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40124c:	4b04      	ldr	r3, [pc, #16]	; (401260 <pmc_disable_pllack+0x18>)
  40124e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401252:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401254:	bf00      	nop
  401256:	46bd      	mov	sp, r7
  401258:	f85d 7b04 	ldr.w	r7, [sp], #4
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop
  401260:	400e0600 	.word	0x400e0600

00401264 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401264:	b480      	push	{r7}
  401266:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401268:	4b04      	ldr	r3, [pc, #16]	; (40127c <pmc_is_locked_pllack+0x18>)
  40126a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40126c:	f003 0302 	and.w	r3, r3, #2
}
  401270:	4618      	mov	r0, r3
  401272:	46bd      	mov	sp, r7
  401274:	f85d 7b04 	ldr.w	r7, [sp], #4
  401278:	4770      	bx	lr
  40127a:	bf00      	nop
  40127c:	400e0600 	.word	0x400e0600

00401280 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401280:	b480      	push	{r7}
  401282:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401284:	4b04      	ldr	r3, [pc, #16]	; (401298 <pmc_is_locked_upll+0x18>)
  401286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401288:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  40128c:	4618      	mov	r0, r3
  40128e:	46bd      	mov	sp, r7
  401290:	f85d 7b04 	ldr.w	r7, [sp], #4
  401294:	4770      	bx	lr
  401296:	bf00      	nop
  401298:	400e0600 	.word	0x400e0600

0040129c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40129c:	b480      	push	{r7}
  40129e:	b085      	sub	sp, #20
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4012a4:	4a0b      	ldr	r2, [pc, #44]	; (4012d4 <pmc_enable_periph_clk+0x38>)
  4012a6:	687b      	ldr	r3, [r7, #4]
  4012a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4012ac:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4012b0:	4b08      	ldr	r3, [pc, #32]	; (4012d4 <pmc_enable_periph_clk+0x38>)
  4012b2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  4012b6:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
  4012ba:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
  4012bc:	4a05      	ldr	r2, [pc, #20]	; (4012d4 <pmc_enable_periph_clk+0x38>)
  4012be:	68fb      	ldr	r3, [r7, #12]
  4012c0:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
  4012c4:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4012c6:	4618      	mov	r0, r3
  4012c8:	3714      	adds	r7, #20
  4012ca:	46bd      	mov	sp, r7
  4012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d0:	4770      	bx	lr
  4012d2:	bf00      	nop
  4012d4:	400e0600 	.word	0x400e0600

004012d8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4012d8:	b480      	push	{r7}
  4012da:	b083      	sub	sp, #12
  4012dc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012de:	f3ef 8310 	mrs	r3, PRIMASK
  4012e2:	607b      	str	r3, [r7, #4]
  return(result);
  4012e4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012e6:	2b00      	cmp	r3, #0
  4012e8:	bf0c      	ite	eq
  4012ea:	2301      	moveq	r3, #1
  4012ec:	2300      	movne	r3, #0
  4012ee:	b2db      	uxtb	r3, r3
  4012f0:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4012f2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4012f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012f8:	4b04      	ldr	r3, [pc, #16]	; (40130c <cpu_irq_save+0x34>)
  4012fa:	2200      	movs	r2, #0
  4012fc:	701a      	strb	r2, [r3, #0]
	return flags;
  4012fe:	683b      	ldr	r3, [r7, #0]
}
  401300:	4618      	mov	r0, r3
  401302:	370c      	adds	r7, #12
  401304:	46bd      	mov	sp, r7
  401306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40130a:	4770      	bx	lr
  40130c:	2040000a 	.word	0x2040000a

00401310 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401310:	b480      	push	{r7}
  401312:	b083      	sub	sp, #12
  401314:	af00      	add	r7, sp, #0
  401316:	6078      	str	r0, [r7, #4]
	return (flags);
  401318:	687b      	ldr	r3, [r7, #4]
  40131a:	2b00      	cmp	r3, #0
  40131c:	bf14      	ite	ne
  40131e:	2301      	movne	r3, #1
  401320:	2300      	moveq	r3, #0
  401322:	b2db      	uxtb	r3, r3
}
  401324:	4618      	mov	r0, r3
  401326:	370c      	adds	r7, #12
  401328:	46bd      	mov	sp, r7
  40132a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40132e:	4770      	bx	lr

00401330 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401330:	b580      	push	{r7, lr}
  401332:	b082      	sub	sp, #8
  401334:	af00      	add	r7, sp, #0
  401336:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401338:	6878      	ldr	r0, [r7, #4]
  40133a:	4b07      	ldr	r3, [pc, #28]	; (401358 <cpu_irq_restore+0x28>)
  40133c:	4798      	blx	r3
  40133e:	4603      	mov	r3, r0
  401340:	2b00      	cmp	r3, #0
  401342:	d005      	beq.n	401350 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401344:	4b05      	ldr	r3, [pc, #20]	; (40135c <cpu_irq_restore+0x2c>)
  401346:	2201      	movs	r2, #1
  401348:	701a      	strb	r2, [r3, #0]
  40134a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40134e:	b662      	cpsie	i
}
  401350:	bf00      	nop
  401352:	3708      	adds	r7, #8
  401354:	46bd      	mov	sp, r7
  401356:	bd80      	pop	{r7, pc}
  401358:	00401311 	.word	0x00401311
  40135c:	2040000a 	.word	0x2040000a

00401360 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401360:	b580      	push	{r7, lr}
  401362:	b084      	sub	sp, #16
  401364:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401366:	4b1e      	ldr	r3, [pc, #120]	; (4013e0 <Reset_Handler+0x80>)
  401368:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40136a:	4b1e      	ldr	r3, [pc, #120]	; (4013e4 <Reset_Handler+0x84>)
  40136c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40136e:	68fa      	ldr	r2, [r7, #12]
  401370:	68bb      	ldr	r3, [r7, #8]
  401372:	429a      	cmp	r2, r3
  401374:	d00c      	beq.n	401390 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401376:	e007      	b.n	401388 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401378:	68bb      	ldr	r3, [r7, #8]
  40137a:	1d1a      	adds	r2, r3, #4
  40137c:	60ba      	str	r2, [r7, #8]
  40137e:	68fa      	ldr	r2, [r7, #12]
  401380:	1d11      	adds	r1, r2, #4
  401382:	60f9      	str	r1, [r7, #12]
  401384:	6812      	ldr	r2, [r2, #0]
  401386:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401388:	68bb      	ldr	r3, [r7, #8]
  40138a:	4a17      	ldr	r2, [pc, #92]	; (4013e8 <Reset_Handler+0x88>)
  40138c:	4293      	cmp	r3, r2
  40138e:	d3f3      	bcc.n	401378 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401390:	4b16      	ldr	r3, [pc, #88]	; (4013ec <Reset_Handler+0x8c>)
  401392:	60bb      	str	r3, [r7, #8]
  401394:	e004      	b.n	4013a0 <Reset_Handler+0x40>
                *pDest++ = 0;
  401396:	68bb      	ldr	r3, [r7, #8]
  401398:	1d1a      	adds	r2, r3, #4
  40139a:	60ba      	str	r2, [r7, #8]
  40139c:	2200      	movs	r2, #0
  40139e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4013a0:	68bb      	ldr	r3, [r7, #8]
  4013a2:	4a13      	ldr	r2, [pc, #76]	; (4013f0 <Reset_Handler+0x90>)
  4013a4:	4293      	cmp	r3, r2
  4013a6:	d3f6      	bcc.n	401396 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4013a8:	4b12      	ldr	r3, [pc, #72]	; (4013f4 <Reset_Handler+0x94>)
  4013aa:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013ac:	4a12      	ldr	r2, [pc, #72]	; (4013f8 <Reset_Handler+0x98>)
  4013ae:	68fb      	ldr	r3, [r7, #12]
  4013b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013b4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4013b6:	4b11      	ldr	r3, [pc, #68]	; (4013fc <Reset_Handler+0x9c>)
  4013b8:	4798      	blx	r3
  4013ba:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4013bc:	4a10      	ldr	r2, [pc, #64]	; (401400 <Reset_Handler+0xa0>)
  4013be:	4b10      	ldr	r3, [pc, #64]	; (401400 <Reset_Handler+0xa0>)
  4013c0:	681b      	ldr	r3, [r3, #0]
  4013c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4013c6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4013c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4013cc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4013d0:	6878      	ldr	r0, [r7, #4]
  4013d2:	4b0c      	ldr	r3, [pc, #48]	; (401404 <Reset_Handler+0xa4>)
  4013d4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4013d6:	4b0c      	ldr	r3, [pc, #48]	; (401408 <Reset_Handler+0xa8>)
  4013d8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4013da:	4b0c      	ldr	r3, [pc, #48]	; (40140c <Reset_Handler+0xac>)
  4013dc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4013de:	e7fe      	b.n	4013de <Reset_Handler+0x7e>
  4013e0:	00405b18 	.word	0x00405b18
  4013e4:	20400000 	.word	0x20400000
  4013e8:	204009c0 	.word	0x204009c0
  4013ec:	204009c0 	.word	0x204009c0
  4013f0:	20400ac0 	.word	0x20400ac0
  4013f4:	00400000 	.word	0x00400000
  4013f8:	e000ed00 	.word	0xe000ed00
  4013fc:	004012d9 	.word	0x004012d9
  401400:	e000ed88 	.word	0xe000ed88
  401404:	00401331 	.word	0x00401331
  401408:	00402c45 	.word	0x00402c45
  40140c:	00402715 	.word	0x00402715

00401410 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401410:	b480      	push	{r7}
  401412:	af00      	add	r7, sp, #0
        while (1) {
  401414:	e7fe      	b.n	401414 <Dummy_Handler+0x4>
	...

00401418 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401418:	b480      	push	{r7}
  40141a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40141c:	4b52      	ldr	r3, [pc, #328]	; (401568 <SystemCoreClockUpdate+0x150>)
  40141e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401420:	f003 0303 	and.w	r3, r3, #3
  401424:	2b01      	cmp	r3, #1
  401426:	d014      	beq.n	401452 <SystemCoreClockUpdate+0x3a>
  401428:	2b01      	cmp	r3, #1
  40142a:	d302      	bcc.n	401432 <SystemCoreClockUpdate+0x1a>
  40142c:	2b02      	cmp	r3, #2
  40142e:	d038      	beq.n	4014a2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401430:	e07a      	b.n	401528 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401432:	4b4e      	ldr	r3, [pc, #312]	; (40156c <SystemCoreClockUpdate+0x154>)
  401434:	695b      	ldr	r3, [r3, #20]
  401436:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40143a:	2b00      	cmp	r3, #0
  40143c:	d004      	beq.n	401448 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40143e:	4b4c      	ldr	r3, [pc, #304]	; (401570 <SystemCoreClockUpdate+0x158>)
  401440:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401444:	601a      	str	r2, [r3, #0]
    break;
  401446:	e06f      	b.n	401528 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401448:	4b49      	ldr	r3, [pc, #292]	; (401570 <SystemCoreClockUpdate+0x158>)
  40144a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40144e:	601a      	str	r2, [r3, #0]
    break;
  401450:	e06a      	b.n	401528 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401452:	4b45      	ldr	r3, [pc, #276]	; (401568 <SystemCoreClockUpdate+0x150>)
  401454:	6a1b      	ldr	r3, [r3, #32]
  401456:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40145a:	2b00      	cmp	r3, #0
  40145c:	d003      	beq.n	401466 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40145e:	4b44      	ldr	r3, [pc, #272]	; (401570 <SystemCoreClockUpdate+0x158>)
  401460:	4a44      	ldr	r2, [pc, #272]	; (401574 <SystemCoreClockUpdate+0x15c>)
  401462:	601a      	str	r2, [r3, #0]
    break;
  401464:	e060      	b.n	401528 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401466:	4b42      	ldr	r3, [pc, #264]	; (401570 <SystemCoreClockUpdate+0x158>)
  401468:	4a43      	ldr	r2, [pc, #268]	; (401578 <SystemCoreClockUpdate+0x160>)
  40146a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40146c:	4b3e      	ldr	r3, [pc, #248]	; (401568 <SystemCoreClockUpdate+0x150>)
  40146e:	6a1b      	ldr	r3, [r3, #32]
  401470:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401474:	2b10      	cmp	r3, #16
  401476:	d004      	beq.n	401482 <SystemCoreClockUpdate+0x6a>
  401478:	2b20      	cmp	r3, #32
  40147a:	d008      	beq.n	40148e <SystemCoreClockUpdate+0x76>
  40147c:	2b00      	cmp	r3, #0
  40147e:	d00e      	beq.n	40149e <SystemCoreClockUpdate+0x86>
          break;
  401480:	e00e      	b.n	4014a0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401482:	4b3b      	ldr	r3, [pc, #236]	; (401570 <SystemCoreClockUpdate+0x158>)
  401484:	681b      	ldr	r3, [r3, #0]
  401486:	005b      	lsls	r3, r3, #1
  401488:	4a39      	ldr	r2, [pc, #228]	; (401570 <SystemCoreClockUpdate+0x158>)
  40148a:	6013      	str	r3, [r2, #0]
          break;
  40148c:	e008      	b.n	4014a0 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40148e:	4b38      	ldr	r3, [pc, #224]	; (401570 <SystemCoreClockUpdate+0x158>)
  401490:	681a      	ldr	r2, [r3, #0]
  401492:	4613      	mov	r3, r2
  401494:	005b      	lsls	r3, r3, #1
  401496:	4413      	add	r3, r2
  401498:	4a35      	ldr	r2, [pc, #212]	; (401570 <SystemCoreClockUpdate+0x158>)
  40149a:	6013      	str	r3, [r2, #0]
          break;
  40149c:	e000      	b.n	4014a0 <SystemCoreClockUpdate+0x88>
          break;
  40149e:	bf00      	nop
    break;
  4014a0:	e042      	b.n	401528 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014a2:	4b31      	ldr	r3, [pc, #196]	; (401568 <SystemCoreClockUpdate+0x150>)
  4014a4:	6a1b      	ldr	r3, [r3, #32]
  4014a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014aa:	2b00      	cmp	r3, #0
  4014ac:	d003      	beq.n	4014b6 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4014ae:	4b30      	ldr	r3, [pc, #192]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014b0:	4a30      	ldr	r2, [pc, #192]	; (401574 <SystemCoreClockUpdate+0x15c>)
  4014b2:	601a      	str	r2, [r3, #0]
  4014b4:	e01c      	b.n	4014f0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014b6:	4b2e      	ldr	r3, [pc, #184]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014b8:	4a2f      	ldr	r2, [pc, #188]	; (401578 <SystemCoreClockUpdate+0x160>)
  4014ba:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014bc:	4b2a      	ldr	r3, [pc, #168]	; (401568 <SystemCoreClockUpdate+0x150>)
  4014be:	6a1b      	ldr	r3, [r3, #32]
  4014c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c4:	2b10      	cmp	r3, #16
  4014c6:	d004      	beq.n	4014d2 <SystemCoreClockUpdate+0xba>
  4014c8:	2b20      	cmp	r3, #32
  4014ca:	d008      	beq.n	4014de <SystemCoreClockUpdate+0xc6>
  4014cc:	2b00      	cmp	r3, #0
  4014ce:	d00e      	beq.n	4014ee <SystemCoreClockUpdate+0xd6>
          break;
  4014d0:	e00e      	b.n	4014f0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4014d2:	4b27      	ldr	r3, [pc, #156]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014d4:	681b      	ldr	r3, [r3, #0]
  4014d6:	005b      	lsls	r3, r3, #1
  4014d8:	4a25      	ldr	r2, [pc, #148]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014da:	6013      	str	r3, [r2, #0]
          break;
  4014dc:	e008      	b.n	4014f0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4014de:	4b24      	ldr	r3, [pc, #144]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014e0:	681a      	ldr	r2, [r3, #0]
  4014e2:	4613      	mov	r3, r2
  4014e4:	005b      	lsls	r3, r3, #1
  4014e6:	4413      	add	r3, r2
  4014e8:	4a21      	ldr	r2, [pc, #132]	; (401570 <SystemCoreClockUpdate+0x158>)
  4014ea:	6013      	str	r3, [r2, #0]
          break;
  4014ec:	e000      	b.n	4014f0 <SystemCoreClockUpdate+0xd8>
          break;
  4014ee:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4014f0:	4b1d      	ldr	r3, [pc, #116]	; (401568 <SystemCoreClockUpdate+0x150>)
  4014f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014f4:	f003 0303 	and.w	r3, r3, #3
  4014f8:	2b02      	cmp	r3, #2
  4014fa:	d114      	bne.n	401526 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014fc:	4b1a      	ldr	r3, [pc, #104]	; (401568 <SystemCoreClockUpdate+0x150>)
  4014fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401500:	0c1b      	lsrs	r3, r3, #16
  401502:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401506:	3301      	adds	r3, #1
  401508:	4a19      	ldr	r2, [pc, #100]	; (401570 <SystemCoreClockUpdate+0x158>)
  40150a:	6812      	ldr	r2, [r2, #0]
  40150c:	fb02 f303 	mul.w	r3, r2, r3
  401510:	4a17      	ldr	r2, [pc, #92]	; (401570 <SystemCoreClockUpdate+0x158>)
  401512:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401514:	4b14      	ldr	r3, [pc, #80]	; (401568 <SystemCoreClockUpdate+0x150>)
  401516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401518:	b2db      	uxtb	r3, r3
  40151a:	4a15      	ldr	r2, [pc, #84]	; (401570 <SystemCoreClockUpdate+0x158>)
  40151c:	6812      	ldr	r2, [r2, #0]
  40151e:	fbb2 f3f3 	udiv	r3, r2, r3
  401522:	4a13      	ldr	r2, [pc, #76]	; (401570 <SystemCoreClockUpdate+0x158>)
  401524:	6013      	str	r3, [r2, #0]
    break;
  401526:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401528:	4b0f      	ldr	r3, [pc, #60]	; (401568 <SystemCoreClockUpdate+0x150>)
  40152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40152c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401530:	2b70      	cmp	r3, #112	; 0x70
  401532:	d108      	bne.n	401546 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401534:	4b0e      	ldr	r3, [pc, #56]	; (401570 <SystemCoreClockUpdate+0x158>)
  401536:	681b      	ldr	r3, [r3, #0]
  401538:	4a10      	ldr	r2, [pc, #64]	; (40157c <SystemCoreClockUpdate+0x164>)
  40153a:	fba2 2303 	umull	r2, r3, r2, r3
  40153e:	085b      	lsrs	r3, r3, #1
  401540:	4a0b      	ldr	r2, [pc, #44]	; (401570 <SystemCoreClockUpdate+0x158>)
  401542:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401544:	e00a      	b.n	40155c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401546:	4b08      	ldr	r3, [pc, #32]	; (401568 <SystemCoreClockUpdate+0x150>)
  401548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40154a:	091b      	lsrs	r3, r3, #4
  40154c:	f003 0307 	and.w	r3, r3, #7
  401550:	4a07      	ldr	r2, [pc, #28]	; (401570 <SystemCoreClockUpdate+0x158>)
  401552:	6812      	ldr	r2, [r2, #0]
  401554:	fa22 f303 	lsr.w	r3, r2, r3
  401558:	4a05      	ldr	r2, [pc, #20]	; (401570 <SystemCoreClockUpdate+0x158>)
  40155a:	6013      	str	r3, [r2, #0]
}
  40155c:	bf00      	nop
  40155e:	46bd      	mov	sp, r7
  401560:	f85d 7b04 	ldr.w	r7, [sp], #4
  401564:	4770      	bx	lr
  401566:	bf00      	nop
  401568:	400e0600 	.word	0x400e0600
  40156c:	400e1810 	.word	0x400e1810
  401570:	2040000c 	.word	0x2040000c
  401574:	00b71b00 	.word	0x00b71b00
  401578:	003d0900 	.word	0x003d0900
  40157c:	aaaaaaab 	.word	0xaaaaaaab

00401580 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401580:	b480      	push	{r7}
  401582:	b083      	sub	sp, #12
  401584:	af00      	add	r7, sp, #0
  401586:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401588:	687b      	ldr	r3, [r7, #4]
  40158a:	4a1d      	ldr	r2, [pc, #116]	; (401600 <system_init_flash+0x80>)
  40158c:	4293      	cmp	r3, r2
  40158e:	d804      	bhi.n	40159a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401590:	4b1c      	ldr	r3, [pc, #112]	; (401604 <system_init_flash+0x84>)
  401592:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401596:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401598:	e02b      	b.n	4015f2 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40159a:	687b      	ldr	r3, [r7, #4]
  40159c:	4a1a      	ldr	r2, [pc, #104]	; (401608 <system_init_flash+0x88>)
  40159e:	4293      	cmp	r3, r2
  4015a0:	d803      	bhi.n	4015aa <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015a2:	4b18      	ldr	r3, [pc, #96]	; (401604 <system_init_flash+0x84>)
  4015a4:	4a19      	ldr	r2, [pc, #100]	; (40160c <system_init_flash+0x8c>)
  4015a6:	601a      	str	r2, [r3, #0]
}
  4015a8:	e023      	b.n	4015f2 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4015aa:	687b      	ldr	r3, [r7, #4]
  4015ac:	4a18      	ldr	r2, [pc, #96]	; (401610 <system_init_flash+0x90>)
  4015ae:	4293      	cmp	r3, r2
  4015b0:	d803      	bhi.n	4015ba <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015b2:	4b14      	ldr	r3, [pc, #80]	; (401604 <system_init_flash+0x84>)
  4015b4:	4a17      	ldr	r2, [pc, #92]	; (401614 <system_init_flash+0x94>)
  4015b6:	601a      	str	r2, [r3, #0]
}
  4015b8:	e01b      	b.n	4015f2 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4015ba:	687b      	ldr	r3, [r7, #4]
  4015bc:	4a16      	ldr	r2, [pc, #88]	; (401618 <system_init_flash+0x98>)
  4015be:	4293      	cmp	r3, r2
  4015c0:	d803      	bhi.n	4015ca <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015c2:	4b10      	ldr	r3, [pc, #64]	; (401604 <system_init_flash+0x84>)
  4015c4:	4a15      	ldr	r2, [pc, #84]	; (40161c <system_init_flash+0x9c>)
  4015c6:	601a      	str	r2, [r3, #0]
}
  4015c8:	e013      	b.n	4015f2 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4015ca:	687b      	ldr	r3, [r7, #4]
  4015cc:	4a14      	ldr	r2, [pc, #80]	; (401620 <system_init_flash+0xa0>)
  4015ce:	4293      	cmp	r3, r2
  4015d0:	d804      	bhi.n	4015dc <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015d2:	4b0c      	ldr	r3, [pc, #48]	; (401604 <system_init_flash+0x84>)
  4015d4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4015d8:	601a      	str	r2, [r3, #0]
}
  4015da:	e00a      	b.n	4015f2 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4015dc:	687b      	ldr	r3, [r7, #4]
  4015de:	4a11      	ldr	r2, [pc, #68]	; (401624 <system_init_flash+0xa4>)
  4015e0:	4293      	cmp	r3, r2
  4015e2:	d803      	bhi.n	4015ec <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015e4:	4b07      	ldr	r3, [pc, #28]	; (401604 <system_init_flash+0x84>)
  4015e6:	4a10      	ldr	r2, [pc, #64]	; (401628 <system_init_flash+0xa8>)
  4015e8:	601a      	str	r2, [r3, #0]
}
  4015ea:	e002      	b.n	4015f2 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4015ec:	4b05      	ldr	r3, [pc, #20]	; (401604 <system_init_flash+0x84>)
  4015ee:	4a0f      	ldr	r2, [pc, #60]	; (40162c <system_init_flash+0xac>)
  4015f0:	601a      	str	r2, [r3, #0]
}
  4015f2:	bf00      	nop
  4015f4:	370c      	adds	r7, #12
  4015f6:	46bd      	mov	sp, r7
  4015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	015ef3bf 	.word	0x015ef3bf
  401604:	400e0c00 	.word	0x400e0c00
  401608:	02bde77f 	.word	0x02bde77f
  40160c:	04000100 	.word	0x04000100
  401610:	041cdb3f 	.word	0x041cdb3f
  401614:	04000200 	.word	0x04000200
  401618:	057bceff 	.word	0x057bceff
  40161c:	04000300 	.word	0x04000300
  401620:	06dac2bf 	.word	0x06dac2bf
  401624:	0839b67f 	.word	0x0839b67f
  401628:	04000500 	.word	0x04000500
  40162c:	04000600 	.word	0x04000600

00401630 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401630:	b480      	push	{r7}
  401632:	b085      	sub	sp, #20
  401634:	af00      	add	r7, sp, #0
  401636:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401638:	4b10      	ldr	r3, [pc, #64]	; (40167c <_sbrk+0x4c>)
  40163a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40163c:	4b10      	ldr	r3, [pc, #64]	; (401680 <_sbrk+0x50>)
  40163e:	681b      	ldr	r3, [r3, #0]
  401640:	2b00      	cmp	r3, #0
  401642:	d102      	bne.n	40164a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401644:	4b0e      	ldr	r3, [pc, #56]	; (401680 <_sbrk+0x50>)
  401646:	4a0f      	ldr	r2, [pc, #60]	; (401684 <_sbrk+0x54>)
  401648:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40164a:	4b0d      	ldr	r3, [pc, #52]	; (401680 <_sbrk+0x50>)
  40164c:	681b      	ldr	r3, [r3, #0]
  40164e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401650:	68ba      	ldr	r2, [r7, #8]
  401652:	687b      	ldr	r3, [r7, #4]
  401654:	441a      	add	r2, r3
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	429a      	cmp	r2, r3
  40165a:	dd02      	ble.n	401662 <_sbrk+0x32>
		return (caddr_t) -1;	
  40165c:	f04f 33ff 	mov.w	r3, #4294967295
  401660:	e006      	b.n	401670 <_sbrk+0x40>
	}

	heap += incr;
  401662:	4b07      	ldr	r3, [pc, #28]	; (401680 <_sbrk+0x50>)
  401664:	681a      	ldr	r2, [r3, #0]
  401666:	687b      	ldr	r3, [r7, #4]
  401668:	4413      	add	r3, r2
  40166a:	4a05      	ldr	r2, [pc, #20]	; (401680 <_sbrk+0x50>)
  40166c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40166e:	68bb      	ldr	r3, [r7, #8]
}
  401670:	4618      	mov	r0, r3
  401672:	3714      	adds	r7, #20
  401674:	46bd      	mov	sp, r7
  401676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40167a:	4770      	bx	lr
  40167c:	2045fffc 	.word	0x2045fffc
  401680:	20400a50 	.word	0x20400a50
  401684:	20402cc0 	.word	0x20402cc0

00401688 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401688:	b480      	push	{r7}
  40168a:	b083      	sub	sp, #12
  40168c:	af00      	add	r7, sp, #0
  40168e:	6078      	str	r0, [r7, #4]
	return -1;
  401690:	f04f 33ff 	mov.w	r3, #4294967295
}
  401694:	4618      	mov	r0, r3
  401696:	370c      	adds	r7, #12
  401698:	46bd      	mov	sp, r7
  40169a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40169e:	4770      	bx	lr

004016a0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4016a0:	b480      	push	{r7}
  4016a2:	b083      	sub	sp, #12
  4016a4:	af00      	add	r7, sp, #0
  4016a6:	6078      	str	r0, [r7, #4]
  4016a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4016aa:	683b      	ldr	r3, [r7, #0]
  4016ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4016b0:	605a      	str	r2, [r3, #4]

	return 0;
  4016b2:	2300      	movs	r3, #0
}
  4016b4:	4618      	mov	r0, r3
  4016b6:	370c      	adds	r7, #12
  4016b8:	46bd      	mov	sp, r7
  4016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016be:	4770      	bx	lr

004016c0 <_isatty>:

extern int _isatty(int file)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b083      	sub	sp, #12
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
	return 1;
  4016c8:	2301      	movs	r3, #1
}
  4016ca:	4618      	mov	r0, r3
  4016cc:	370c      	adds	r7, #12
  4016ce:	46bd      	mov	sp, r7
  4016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016d4:	4770      	bx	lr

004016d6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4016d6:	b480      	push	{r7}
  4016d8:	b085      	sub	sp, #20
  4016da:	af00      	add	r7, sp, #0
  4016dc:	60f8      	str	r0, [r7, #12]
  4016de:	60b9      	str	r1, [r7, #8]
  4016e0:	607a      	str	r2, [r7, #4]
	return 0;
  4016e2:	2300      	movs	r3, #0
}
  4016e4:	4618      	mov	r0, r3
  4016e6:	3714      	adds	r7, #20
  4016e8:	46bd      	mov	sp, r7
  4016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ee:	4770      	bx	lr

004016f0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4016f0:	b580      	push	{r7, lr}
  4016f2:	b086      	sub	sp, #24
  4016f4:	af00      	add	r7, sp, #0
  4016f6:	60f8      	str	r0, [r7, #12]
  4016f8:	60b9      	str	r1, [r7, #8]
  4016fa:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4016fc:	2300      	movs	r3, #0
  4016fe:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401700:	68fb      	ldr	r3, [r7, #12]
  401702:	2b00      	cmp	r3, #0
  401704:	d012      	beq.n	40172c <_read+0x3c>
		return -1;
  401706:	f04f 33ff 	mov.w	r3, #4294967295
  40170a:	e013      	b.n	401734 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40170c:	4b0b      	ldr	r3, [pc, #44]	; (40173c <_read+0x4c>)
  40170e:	681b      	ldr	r3, [r3, #0]
  401710:	4a0b      	ldr	r2, [pc, #44]	; (401740 <_read+0x50>)
  401712:	6812      	ldr	r2, [r2, #0]
  401714:	68b9      	ldr	r1, [r7, #8]
  401716:	4610      	mov	r0, r2
  401718:	4798      	blx	r3
		ptr++;
  40171a:	68bb      	ldr	r3, [r7, #8]
  40171c:	3301      	adds	r3, #1
  40171e:	60bb      	str	r3, [r7, #8]
		nChars++;
  401720:	697b      	ldr	r3, [r7, #20]
  401722:	3301      	adds	r3, #1
  401724:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	3b01      	subs	r3, #1
  40172a:	607b      	str	r3, [r7, #4]
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	2b00      	cmp	r3, #0
  401730:	dcec      	bgt.n	40170c <_read+0x1c>
	}
	return nChars;
  401732:	697b      	ldr	r3, [r7, #20]
}
  401734:	4618      	mov	r0, r3
  401736:	3718      	adds	r7, #24
  401738:	46bd      	mov	sp, r7
  40173a:	bd80      	pop	{r7, pc}
  40173c:	20400a8c 	.word	0x20400a8c
  401740:	20400a94 	.word	0x20400a94

00401744 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401744:	b580      	push	{r7, lr}
  401746:	b086      	sub	sp, #24
  401748:	af00      	add	r7, sp, #0
  40174a:	60f8      	str	r0, [r7, #12]
  40174c:	60b9      	str	r1, [r7, #8]
  40174e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401750:	2300      	movs	r3, #0
  401752:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401754:	68fb      	ldr	r3, [r7, #12]
  401756:	2b01      	cmp	r3, #1
  401758:	d01e      	beq.n	401798 <_write+0x54>
  40175a:	68fb      	ldr	r3, [r7, #12]
  40175c:	2b02      	cmp	r3, #2
  40175e:	d01b      	beq.n	401798 <_write+0x54>
  401760:	68fb      	ldr	r3, [r7, #12]
  401762:	2b03      	cmp	r3, #3
  401764:	d018      	beq.n	401798 <_write+0x54>
		return -1;
  401766:	f04f 33ff 	mov.w	r3, #4294967295
  40176a:	e019      	b.n	4017a0 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40176c:	4b0e      	ldr	r3, [pc, #56]	; (4017a8 <_write+0x64>)
  40176e:	681a      	ldr	r2, [r3, #0]
  401770:	4b0e      	ldr	r3, [pc, #56]	; (4017ac <_write+0x68>)
  401772:	6818      	ldr	r0, [r3, #0]
  401774:	68bb      	ldr	r3, [r7, #8]
  401776:	1c59      	adds	r1, r3, #1
  401778:	60b9      	str	r1, [r7, #8]
  40177a:	781b      	ldrb	r3, [r3, #0]
  40177c:	4619      	mov	r1, r3
  40177e:	4790      	blx	r2
  401780:	4603      	mov	r3, r0
  401782:	2b00      	cmp	r3, #0
  401784:	da02      	bge.n	40178c <_write+0x48>
			return -1;
  401786:	f04f 33ff 	mov.w	r3, #4294967295
  40178a:	e009      	b.n	4017a0 <_write+0x5c>
		}
		++nChars;
  40178c:	697b      	ldr	r3, [r7, #20]
  40178e:	3301      	adds	r3, #1
  401790:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  401792:	687b      	ldr	r3, [r7, #4]
  401794:	3b01      	subs	r3, #1
  401796:	607b      	str	r3, [r7, #4]
  401798:	687b      	ldr	r3, [r7, #4]
  40179a:	2b00      	cmp	r3, #0
  40179c:	d1e6      	bne.n	40176c <_write+0x28>
	}
	return nChars;
  40179e:	697b      	ldr	r3, [r7, #20]
}
  4017a0:	4618      	mov	r0, r3
  4017a2:	3718      	adds	r7, #24
  4017a4:	46bd      	mov	sp, r7
  4017a6:	bd80      	pop	{r7, pc}
  4017a8:	20400a90 	.word	0x20400a90
  4017ac:	20400a94 	.word	0x20400a94

004017b0 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  4017b0:	b480      	push	{r7}
  4017b2:	b083      	sub	sp, #12
  4017b4:	af00      	add	r7, sp, #0
  4017b6:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4017b8:	687b      	ldr	r3, [r7, #4]
  4017ba:	2208      	movs	r2, #8
  4017bc:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4017be:	687b      	ldr	r3, [r7, #4]
  4017c0:	2220      	movs	r2, #32
  4017c2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4017c4:	687b      	ldr	r3, [r7, #4]
  4017c6:	2204      	movs	r2, #4
  4017c8:	601a      	str	r2, [r3, #0]
}
  4017ca:	bf00      	nop
  4017cc:	370c      	adds	r7, #12
  4017ce:	46bd      	mov	sp, r7
  4017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017d4:	4770      	bx	lr
	...

004017d8 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  4017d8:	b580      	push	{r7, lr}
  4017da:	b084      	sub	sp, #16
  4017dc:	af00      	add	r7, sp, #0
  4017de:	6078      	str	r0, [r7, #4]
  4017e0:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  4017e2:	2300      	movs	r3, #0
  4017e4:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4017e6:	687b      	ldr	r3, [r7, #4]
  4017e8:	f04f 32ff 	mov.w	r2, #4294967295
  4017ec:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4017ee:	687b      	ldr	r3, [r7, #4]
  4017f0:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4017f2:	6878      	ldr	r0, [r7, #4]
  4017f4:	4b0b      	ldr	r3, [pc, #44]	; (401824 <twihs_master_init+0x4c>)
  4017f6:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  4017f8:	6878      	ldr	r0, [r7, #4]
  4017fa:	4b0b      	ldr	r3, [pc, #44]	; (401828 <twihs_master_init+0x50>)
  4017fc:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4017fe:	683b      	ldr	r3, [r7, #0]
  401800:	6859      	ldr	r1, [r3, #4]
  401802:	683b      	ldr	r3, [r7, #0]
  401804:	681b      	ldr	r3, [r3, #0]
  401806:	461a      	mov	r2, r3
  401808:	6878      	ldr	r0, [r7, #4]
  40180a:	4b08      	ldr	r3, [pc, #32]	; (40182c <twihs_master_init+0x54>)
  40180c:	4798      	blx	r3
  40180e:	4603      	mov	r3, r0
  401810:	2b01      	cmp	r3, #1
  401812:	d101      	bne.n	401818 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401814:	2301      	movs	r3, #1
  401816:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401818:	68fb      	ldr	r3, [r7, #12]
}
  40181a:	4618      	mov	r0, r3
  40181c:	3710      	adds	r7, #16
  40181e:	46bd      	mov	sp, r7
  401820:	bd80      	pop	{r7, pc}
  401822:	bf00      	nop
  401824:	00401b35 	.word	0x00401b35
  401828:	004017b1 	.word	0x004017b1
  40182c:	00401831 	.word	0x00401831

00401830 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401830:	b480      	push	{r7}
  401832:	b089      	sub	sp, #36	; 0x24
  401834:	af00      	add	r7, sp, #0
  401836:	60f8      	str	r0, [r7, #12]
  401838:	60b9      	str	r1, [r7, #8]
  40183a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  40183c:	2300      	movs	r3, #0
  40183e:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401840:	68bb      	ldr	r3, [r7, #8]
  401842:	4a34      	ldr	r2, [pc, #208]	; (401914 <twihs_set_speed+0xe4>)
  401844:	4293      	cmp	r3, r2
  401846:	d901      	bls.n	40184c <twihs_set_speed+0x1c>
		return FAIL;
  401848:	2301      	movs	r3, #1
  40184a:	e05d      	b.n	401908 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40184c:	68bb      	ldr	r3, [r7, #8]
  40184e:	4a32      	ldr	r2, [pc, #200]	; (401918 <twihs_set_speed+0xe8>)
  401850:	4293      	cmp	r3, r2
  401852:	d937      	bls.n	4018c4 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401854:	687b      	ldr	r3, [r7, #4]
  401856:	4a31      	ldr	r2, [pc, #196]	; (40191c <twihs_set_speed+0xec>)
  401858:	fba2 2303 	umull	r2, r3, r2, r3
  40185c:	0b9b      	lsrs	r3, r3, #14
  40185e:	3b03      	subs	r3, #3
  401860:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401862:	68ba      	ldr	r2, [r7, #8]
  401864:	4b2e      	ldr	r3, [pc, #184]	; (401920 <twihs_set_speed+0xf0>)
  401866:	4413      	add	r3, r2
  401868:	009b      	lsls	r3, r3, #2
  40186a:	687a      	ldr	r2, [r7, #4]
  40186c:	fbb2 f3f3 	udiv	r3, r2, r3
  401870:	3b03      	subs	r3, #3
  401872:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401874:	e005      	b.n	401882 <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401876:	69fb      	ldr	r3, [r7, #28]
  401878:	3301      	adds	r3, #1
  40187a:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  40187c:	697b      	ldr	r3, [r7, #20]
  40187e:	085b      	lsrs	r3, r3, #1
  401880:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401882:	697b      	ldr	r3, [r7, #20]
  401884:	2bff      	cmp	r3, #255	; 0xff
  401886:	d909      	bls.n	40189c <twihs_set_speed+0x6c>
  401888:	69fb      	ldr	r3, [r7, #28]
  40188a:	2b06      	cmp	r3, #6
  40188c:	d9f3      	bls.n	401876 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40188e:	e005      	b.n	40189c <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401890:	69fb      	ldr	r3, [r7, #28]
  401892:	3301      	adds	r3, #1
  401894:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401896:	693b      	ldr	r3, [r7, #16]
  401898:	085b      	lsrs	r3, r3, #1
  40189a:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40189c:	693b      	ldr	r3, [r7, #16]
  40189e:	2bff      	cmp	r3, #255	; 0xff
  4018a0:	d902      	bls.n	4018a8 <twihs_set_speed+0x78>
  4018a2:	69fb      	ldr	r3, [r7, #28]
  4018a4:	2b06      	cmp	r3, #6
  4018a6:	d9f3      	bls.n	401890 <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4018a8:	697b      	ldr	r3, [r7, #20]
  4018aa:	b2da      	uxtb	r2, r3
  4018ac:	693b      	ldr	r3, [r7, #16]
  4018ae:	021b      	lsls	r3, r3, #8
  4018b0:	b29b      	uxth	r3, r3
  4018b2:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4018b4:	69fb      	ldr	r3, [r7, #28]
  4018b6:	041b      	lsls	r3, r3, #16
  4018b8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4018bc:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	611a      	str	r2, [r3, #16]
  4018c2:	e020      	b.n	401906 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4018c4:	68bb      	ldr	r3, [r7, #8]
  4018c6:	005b      	lsls	r3, r3, #1
  4018c8:	687a      	ldr	r2, [r7, #4]
  4018ca:	fbb2 f3f3 	udiv	r3, r2, r3
  4018ce:	3b03      	subs	r3, #3
  4018d0:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018d2:	e005      	b.n	4018e0 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4018d4:	69fb      	ldr	r3, [r7, #28]
  4018d6:	3301      	adds	r3, #1
  4018d8:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4018da:	69bb      	ldr	r3, [r7, #24]
  4018dc:	085b      	lsrs	r3, r3, #1
  4018de:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4018e0:	69bb      	ldr	r3, [r7, #24]
  4018e2:	2bff      	cmp	r3, #255	; 0xff
  4018e4:	d902      	bls.n	4018ec <twihs_set_speed+0xbc>
  4018e6:	69fb      	ldr	r3, [r7, #28]
  4018e8:	2b06      	cmp	r3, #6
  4018ea:	d9f3      	bls.n	4018d4 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4018ec:	69bb      	ldr	r3, [r7, #24]
  4018ee:	b2da      	uxtb	r2, r3
  4018f0:	69bb      	ldr	r3, [r7, #24]
  4018f2:	021b      	lsls	r3, r3, #8
  4018f4:	b29b      	uxth	r3, r3
  4018f6:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4018f8:	69fb      	ldr	r3, [r7, #28]
  4018fa:	041b      	lsls	r3, r3, #16
  4018fc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401900:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401902:	68fb      	ldr	r3, [r7, #12]
  401904:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401906:	2300      	movs	r3, #0
}
  401908:	4618      	mov	r0, r3
  40190a:	3724      	adds	r7, #36	; 0x24
  40190c:	46bd      	mov	sp, r7
  40190e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401912:	4770      	bx	lr
  401914:	00061a80 	.word	0x00061a80
  401918:	0005dc00 	.word	0x0005dc00
  40191c:	057619f1 	.word	0x057619f1
  401920:	3ffd1200 	.word	0x3ffd1200

00401924 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401924:	b480      	push	{r7}
  401926:	b085      	sub	sp, #20
  401928:	af00      	add	r7, sp, #0
  40192a:	6078      	str	r0, [r7, #4]
  40192c:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40192e:	683b      	ldr	r3, [r7, #0]
  401930:	2b00      	cmp	r3, #0
  401932:	d101      	bne.n	401938 <twihs_mk_addr+0x14>
		return 0;
  401934:	2300      	movs	r3, #0
  401936:	e01d      	b.n	401974 <twihs_mk_addr+0x50>

	val = addr[0];
  401938:	687b      	ldr	r3, [r7, #4]
  40193a:	781b      	ldrb	r3, [r3, #0]
  40193c:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40193e:	683b      	ldr	r3, [r7, #0]
  401940:	2b01      	cmp	r3, #1
  401942:	dd09      	ble.n	401958 <twihs_mk_addr+0x34>
		val <<= 8;
  401944:	68fb      	ldr	r3, [r7, #12]
  401946:	021b      	lsls	r3, r3, #8
  401948:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  40194a:	687b      	ldr	r3, [r7, #4]
  40194c:	3301      	adds	r3, #1
  40194e:	781b      	ldrb	r3, [r3, #0]
  401950:	461a      	mov	r2, r3
  401952:	68fb      	ldr	r3, [r7, #12]
  401954:	4313      	orrs	r3, r2
  401956:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401958:	683b      	ldr	r3, [r7, #0]
  40195a:	2b02      	cmp	r3, #2
  40195c:	dd09      	ble.n	401972 <twihs_mk_addr+0x4e>
		val <<= 8;
  40195e:	68fb      	ldr	r3, [r7, #12]
  401960:	021b      	lsls	r3, r3, #8
  401962:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	3302      	adds	r3, #2
  401968:	781b      	ldrb	r3, [r3, #0]
  40196a:	461a      	mov	r2, r3
  40196c:	68fb      	ldr	r3, [r7, #12]
  40196e:	4313      	orrs	r3, r2
  401970:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401972:	68fb      	ldr	r3, [r7, #12]
}
  401974:	4618      	mov	r0, r3
  401976:	3714      	adds	r7, #20
  401978:	46bd      	mov	sp, r7
  40197a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40197e:	4770      	bx	lr

00401980 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401980:	b580      	push	{r7, lr}
  401982:	b086      	sub	sp, #24
  401984:	af00      	add	r7, sp, #0
  401986:	6078      	str	r0, [r7, #4]
  401988:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40198a:	683b      	ldr	r3, [r7, #0]
  40198c:	68db      	ldr	r3, [r3, #12]
  40198e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401990:	683b      	ldr	r3, [r7, #0]
  401992:	689b      	ldr	r3, [r3, #8]
  401994:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401996:	f247 5330 	movw	r3, #30000	; 0x7530
  40199a:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  40199c:	697b      	ldr	r3, [r7, #20]
  40199e:	2b00      	cmp	r3, #0
  4019a0:	d101      	bne.n	4019a6 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  4019a2:	2301      	movs	r3, #1
  4019a4:	e052      	b.n	401a4c <twihs_master_read+0xcc>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  4019a6:	687b      	ldr	r3, [r7, #4]
  4019a8:	2200      	movs	r2, #0
  4019aa:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4019ac:	683b      	ldr	r3, [r7, #0]
  4019ae:	7c1b      	ldrb	r3, [r3, #16]
  4019b0:	041b      	lsls	r3, r3, #16
  4019b2:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4019b6:	683b      	ldr	r3, [r7, #0]
  4019b8:	685b      	ldr	r3, [r3, #4]
  4019ba:	021b      	lsls	r3, r3, #8
  4019bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4019c0:	4313      	orrs	r3, r2
  4019c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4019c6:	687b      	ldr	r3, [r7, #4]
  4019c8:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4019ca:	687b      	ldr	r3, [r7, #4]
  4019cc:	2200      	movs	r2, #0
  4019ce:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4019d0:	683a      	ldr	r2, [r7, #0]
  4019d2:	683b      	ldr	r3, [r7, #0]
  4019d4:	685b      	ldr	r3, [r3, #4]
  4019d6:	4619      	mov	r1, r3
  4019d8:	4610      	mov	r0, r2
  4019da:	4b1e      	ldr	r3, [pc, #120]	; (401a54 <twihs_master_read+0xd4>)
  4019dc:	4798      	blx	r3
  4019de:	4602      	mov	r2, r0
  4019e0:	687b      	ldr	r3, [r7, #4]
  4019e2:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4019e4:	687b      	ldr	r3, [r7, #4]
  4019e6:	2201      	movs	r2, #1
  4019e8:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  4019ea:	e022      	b.n	401a32 <twihs_master_read+0xb2>
		status = p_twihs->TWIHS_SR;
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	6a1b      	ldr	r3, [r3, #32]
  4019f0:	60bb      	str	r3, [r7, #8]
		//if (status & TWIHS_SR_NACK) {
		//	return TWIHS_RECEIVE_NACK;
		//}
		if (!timeout--) {
  4019f2:	68fb      	ldr	r3, [r7, #12]
  4019f4:	1e5a      	subs	r2, r3, #1
  4019f6:	60fa      	str	r2, [r7, #12]
  4019f8:	2b00      	cmp	r3, #0
  4019fa:	d101      	bne.n	401a00 <twihs_master_read+0x80>
			return TWIHS_ERROR_TIMEOUT;
  4019fc:	2309      	movs	r3, #9
  4019fe:	e025      	b.n	401a4c <twihs_master_read+0xcc>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401a00:	697b      	ldr	r3, [r7, #20]
  401a02:	2b01      	cmp	r3, #1
  401a04:	d102      	bne.n	401a0c <twihs_master_read+0x8c>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a06:	687b      	ldr	r3, [r7, #4]
  401a08:	2202      	movs	r2, #2
  401a0a:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401a0c:	68bb      	ldr	r3, [r7, #8]
  401a0e:	f003 0302 	and.w	r3, r3, #2
  401a12:	2b00      	cmp	r3, #0
  401a14:	d100      	bne.n	401a18 <twihs_master_read+0x98>
			continue;
  401a16:	e00c      	b.n	401a32 <twihs_master_read+0xb2>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401a18:	693b      	ldr	r3, [r7, #16]
  401a1a:	1c5a      	adds	r2, r3, #1
  401a1c:	613a      	str	r2, [r7, #16]
  401a1e:	687a      	ldr	r2, [r7, #4]
  401a20:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401a22:	b2d2      	uxtb	r2, r2
  401a24:	701a      	strb	r2, [r3, #0]

		cnt--;
  401a26:	697b      	ldr	r3, [r7, #20]
  401a28:	3b01      	subs	r3, #1
  401a2a:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401a2c:	f247 5330 	movw	r3, #30000	; 0x7530
  401a30:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401a32:	697b      	ldr	r3, [r7, #20]
  401a34:	2b00      	cmp	r3, #0
  401a36:	d1d9      	bne.n	4019ec <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401a38:	bf00      	nop
  401a3a:	687b      	ldr	r3, [r7, #4]
  401a3c:	6a1b      	ldr	r3, [r3, #32]
  401a3e:	f003 0301 	and.w	r3, r3, #1
  401a42:	2b00      	cmp	r3, #0
  401a44:	d0f9      	beq.n	401a3a <twihs_master_read+0xba>
	}

	p_twihs->TWIHS_SR;
  401a46:	687b      	ldr	r3, [r7, #4]
  401a48:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401a4a:	2300      	movs	r3, #0
}
  401a4c:	4618      	mov	r0, r3
  401a4e:	3718      	adds	r7, #24
  401a50:	46bd      	mov	sp, r7
  401a52:	bd80      	pop	{r7, pc}
  401a54:	00401925 	.word	0x00401925

00401a58 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401a58:	b580      	push	{r7, lr}
  401a5a:	b086      	sub	sp, #24
  401a5c:	af00      	add	r7, sp, #0
  401a5e:	6078      	str	r0, [r7, #4]
  401a60:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401a62:	683b      	ldr	r3, [r7, #0]
  401a64:	68db      	ldr	r3, [r3, #12]
  401a66:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401a68:	683b      	ldr	r3, [r7, #0]
  401a6a:	689b      	ldr	r3, [r3, #8]
  401a6c:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401a6e:	697b      	ldr	r3, [r7, #20]
  401a70:	2b00      	cmp	r3, #0
  401a72:	d101      	bne.n	401a78 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401a74:	2301      	movs	r3, #1
  401a76:	e056      	b.n	401b26 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401a78:	687b      	ldr	r3, [r7, #4]
  401a7a:	2200      	movs	r2, #0
  401a7c:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401a7e:	683b      	ldr	r3, [r7, #0]
  401a80:	7c1b      	ldrb	r3, [r3, #16]
  401a82:	041b      	lsls	r3, r3, #16
  401a84:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401a88:	683b      	ldr	r3, [r7, #0]
  401a8a:	685b      	ldr	r3, [r3, #4]
  401a8c:	021b      	lsls	r3, r3, #8
  401a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401a92:	431a      	orrs	r2, r3
  401a94:	687b      	ldr	r3, [r7, #4]
  401a96:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401a98:	687b      	ldr	r3, [r7, #4]
  401a9a:	2200      	movs	r2, #0
  401a9c:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a9e:	683a      	ldr	r2, [r7, #0]
  401aa0:	683b      	ldr	r3, [r7, #0]
  401aa2:	685b      	ldr	r3, [r3, #4]
  401aa4:	4619      	mov	r1, r3
  401aa6:	4610      	mov	r0, r2
  401aa8:	4b21      	ldr	r3, [pc, #132]	; (401b30 <twihs_master_write+0xd8>)
  401aaa:	4798      	blx	r3
  401aac:	4602      	mov	r2, r0
  401aae:	687b      	ldr	r3, [r7, #4]
  401ab0:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401ab2:	e019      	b.n	401ae8 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401ab4:	687b      	ldr	r3, [r7, #4]
  401ab6:	6a1b      	ldr	r3, [r3, #32]
  401ab8:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401aba:	68fb      	ldr	r3, [r7, #12]
  401abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401ac0:	2b00      	cmp	r3, #0
  401ac2:	d001      	beq.n	401ac8 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401ac4:	2305      	movs	r3, #5
  401ac6:	e02e      	b.n	401b26 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ac8:	68fb      	ldr	r3, [r7, #12]
  401aca:	f003 0304 	and.w	r3, r3, #4
  401ace:	2b00      	cmp	r3, #0
  401ad0:	d100      	bne.n	401ad4 <twihs_master_write+0x7c>
			continue;
  401ad2:	e009      	b.n	401ae8 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401ad4:	693b      	ldr	r3, [r7, #16]
  401ad6:	1c5a      	adds	r2, r3, #1
  401ad8:	613a      	str	r2, [r7, #16]
  401ada:	781b      	ldrb	r3, [r3, #0]
  401adc:	461a      	mov	r2, r3
  401ade:	687b      	ldr	r3, [r7, #4]
  401ae0:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401ae2:	697b      	ldr	r3, [r7, #20]
  401ae4:	3b01      	subs	r3, #1
  401ae6:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401ae8:	697b      	ldr	r3, [r7, #20]
  401aea:	2b00      	cmp	r3, #0
  401aec:	d1e2      	bne.n	401ab4 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401aee:	687b      	ldr	r3, [r7, #4]
  401af0:	6a1b      	ldr	r3, [r3, #32]
  401af2:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401af4:	68fb      	ldr	r3, [r7, #12]
  401af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401afa:	2b00      	cmp	r3, #0
  401afc:	d001      	beq.n	401b02 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401afe:	2305      	movs	r3, #5
  401b00:	e011      	b.n	401b26 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401b02:	68fb      	ldr	r3, [r7, #12]
  401b04:	f003 0304 	and.w	r3, r3, #4
  401b08:	2b00      	cmp	r3, #0
  401b0a:	d100      	bne.n	401b0e <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401b0c:	e7ef      	b.n	401aee <twihs_master_write+0x96>
			break;
  401b0e:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401b10:	687b      	ldr	r3, [r7, #4]
  401b12:	2202      	movs	r2, #2
  401b14:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401b16:	bf00      	nop
  401b18:	687b      	ldr	r3, [r7, #4]
  401b1a:	6a1b      	ldr	r3, [r3, #32]
  401b1c:	f003 0301 	and.w	r3, r3, #1
  401b20:	2b00      	cmp	r3, #0
  401b22:	d0f9      	beq.n	401b18 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401b24:	2300      	movs	r3, #0
}
  401b26:	4618      	mov	r0, r3
  401b28:	3718      	adds	r7, #24
  401b2a:	46bd      	mov	sp, r7
  401b2c:	bd80      	pop	{r7, pc}
  401b2e:	bf00      	nop
  401b30:	00401925 	.word	0x00401925

00401b34 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401b34:	b480      	push	{r7}
  401b36:	b083      	sub	sp, #12
  401b38:	af00      	add	r7, sp, #0
  401b3a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401b3c:	687b      	ldr	r3, [r7, #4]
  401b3e:	2280      	movs	r2, #128	; 0x80
  401b40:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401b42:	687b      	ldr	r3, [r7, #4]
  401b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401b46:	bf00      	nop
  401b48:	370c      	adds	r7, #12
  401b4a:	46bd      	mov	sp, r7
  401b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b50:	4770      	bx	lr

00401b52 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401b52:	b480      	push	{r7}
  401b54:	b085      	sub	sp, #20
  401b56:	af00      	add	r7, sp, #0
  401b58:	6078      	str	r0, [r7, #4]
  401b5a:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401b5c:	2300      	movs	r3, #0
  401b5e:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401b60:	687b      	ldr	r3, [r7, #4]
  401b62:	22ac      	movs	r2, #172	; 0xac
  401b64:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401b66:	683b      	ldr	r3, [r7, #0]
  401b68:	681a      	ldr	r2, [r3, #0]
  401b6a:	683b      	ldr	r3, [r7, #0]
  401b6c:	685b      	ldr	r3, [r3, #4]
  401b6e:	fbb2 f3f3 	udiv	r3, r2, r3
  401b72:	091b      	lsrs	r3, r3, #4
  401b74:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401b76:	68fb      	ldr	r3, [r7, #12]
  401b78:	2b00      	cmp	r3, #0
  401b7a:	d003      	beq.n	401b84 <uart_init+0x32>
  401b7c:	68fb      	ldr	r3, [r7, #12]
  401b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401b82:	d301      	bcc.n	401b88 <uart_init+0x36>
		return 1;
  401b84:	2301      	movs	r3, #1
  401b86:	e00a      	b.n	401b9e <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401b88:	687b      	ldr	r3, [r7, #4]
  401b8a:	68fa      	ldr	r2, [r7, #12]
  401b8c:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401b8e:	683b      	ldr	r3, [r7, #0]
  401b90:	689a      	ldr	r2, [r3, #8]
  401b92:	687b      	ldr	r3, [r7, #4]
  401b94:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401b96:	687b      	ldr	r3, [r7, #4]
  401b98:	2250      	movs	r2, #80	; 0x50
  401b9a:	601a      	str	r2, [r3, #0]

	return 0;
  401b9c:	2300      	movs	r3, #0
}
  401b9e:	4618      	mov	r0, r3
  401ba0:	3714      	adds	r7, #20
  401ba2:	46bd      	mov	sp, r7
  401ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ba8:	4770      	bx	lr

00401baa <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401baa:	b480      	push	{r7}
  401bac:	b083      	sub	sp, #12
  401bae:	af00      	add	r7, sp, #0
  401bb0:	6078      	str	r0, [r7, #4]
  401bb2:	460b      	mov	r3, r1
  401bb4:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401bb6:	687b      	ldr	r3, [r7, #4]
  401bb8:	695b      	ldr	r3, [r3, #20]
  401bba:	f003 0302 	and.w	r3, r3, #2
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d101      	bne.n	401bc6 <uart_write+0x1c>
		return 1;
  401bc2:	2301      	movs	r3, #1
  401bc4:	e003      	b.n	401bce <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401bc6:	78fa      	ldrb	r2, [r7, #3]
  401bc8:	687b      	ldr	r3, [r7, #4]
  401bca:	61da      	str	r2, [r3, #28]
	return 0;
  401bcc:	2300      	movs	r3, #0
}
  401bce:	4618      	mov	r0, r3
  401bd0:	370c      	adds	r7, #12
  401bd2:	46bd      	mov	sp, r7
  401bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bd8:	4770      	bx	lr

00401bda <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401bda:	b480      	push	{r7}
  401bdc:	b083      	sub	sp, #12
  401bde:	af00      	add	r7, sp, #0
  401be0:	6078      	str	r0, [r7, #4]
  401be2:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401be4:	687b      	ldr	r3, [r7, #4]
  401be6:	695b      	ldr	r3, [r3, #20]
  401be8:	f003 0301 	and.w	r3, r3, #1
  401bec:	2b00      	cmp	r3, #0
  401bee:	d101      	bne.n	401bf4 <uart_read+0x1a>
		return 1;
  401bf0:	2301      	movs	r3, #1
  401bf2:	e005      	b.n	401c00 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401bf4:	687b      	ldr	r3, [r7, #4]
  401bf6:	699b      	ldr	r3, [r3, #24]
  401bf8:	b2da      	uxtb	r2, r3
  401bfa:	683b      	ldr	r3, [r7, #0]
  401bfc:	701a      	strb	r2, [r3, #0]
	return 0;
  401bfe:	2300      	movs	r3, #0
}
  401c00:	4618      	mov	r0, r3
  401c02:	370c      	adds	r7, #12
  401c04:	46bd      	mov	sp, r7
  401c06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0a:	4770      	bx	lr

00401c0c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401c0c:	b480      	push	{r7}
  401c0e:	b089      	sub	sp, #36	; 0x24
  401c10:	af00      	add	r7, sp, #0
  401c12:	60f8      	str	r0, [r7, #12]
  401c14:	60b9      	str	r1, [r7, #8]
  401c16:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401c18:	68bb      	ldr	r3, [r7, #8]
  401c1a:	011a      	lsls	r2, r3, #4
  401c1c:	687b      	ldr	r3, [r7, #4]
  401c1e:	429a      	cmp	r2, r3
  401c20:	d802      	bhi.n	401c28 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401c22:	2310      	movs	r3, #16
  401c24:	61fb      	str	r3, [r7, #28]
  401c26:	e001      	b.n	401c2c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401c28:	2308      	movs	r3, #8
  401c2a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401c2c:	687b      	ldr	r3, [r7, #4]
  401c2e:	00da      	lsls	r2, r3, #3
  401c30:	69fb      	ldr	r3, [r7, #28]
  401c32:	68b9      	ldr	r1, [r7, #8]
  401c34:	fb01 f303 	mul.w	r3, r1, r3
  401c38:	085b      	lsrs	r3, r3, #1
  401c3a:	441a      	add	r2, r3
  401c3c:	69fb      	ldr	r3, [r7, #28]
  401c3e:	68b9      	ldr	r1, [r7, #8]
  401c40:	fb01 f303 	mul.w	r3, r1, r3
  401c44:	fbb2 f3f3 	udiv	r3, r2, r3
  401c48:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401c4a:	69bb      	ldr	r3, [r7, #24]
  401c4c:	08db      	lsrs	r3, r3, #3
  401c4e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401c50:	69bb      	ldr	r3, [r7, #24]
  401c52:	f003 0307 	and.w	r3, r3, #7
  401c56:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401c58:	697b      	ldr	r3, [r7, #20]
  401c5a:	2b00      	cmp	r3, #0
  401c5c:	d003      	beq.n	401c66 <usart_set_async_baudrate+0x5a>
  401c5e:	697b      	ldr	r3, [r7, #20]
  401c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401c64:	d301      	bcc.n	401c6a <usart_set_async_baudrate+0x5e>
		return 1;
  401c66:	2301      	movs	r3, #1
  401c68:	e00f      	b.n	401c8a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401c6a:	69fb      	ldr	r3, [r7, #28]
  401c6c:	2b08      	cmp	r3, #8
  401c6e:	d105      	bne.n	401c7c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401c70:	68fb      	ldr	r3, [r7, #12]
  401c72:	685b      	ldr	r3, [r3, #4]
  401c74:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401c78:	68fb      	ldr	r3, [r7, #12]
  401c7a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401c7c:	693b      	ldr	r3, [r7, #16]
  401c7e:	041a      	lsls	r2, r3, #16
  401c80:	697b      	ldr	r3, [r7, #20]
  401c82:	431a      	orrs	r2, r3
  401c84:	68fb      	ldr	r3, [r7, #12]
  401c86:	621a      	str	r2, [r3, #32]

	return 0;
  401c88:	2300      	movs	r3, #0
}
  401c8a:	4618      	mov	r0, r3
  401c8c:	3724      	adds	r7, #36	; 0x24
  401c8e:	46bd      	mov	sp, r7
  401c90:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c94:	4770      	bx	lr
	...

00401c98 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401c98:	b580      	push	{r7, lr}
  401c9a:	b082      	sub	sp, #8
  401c9c:	af00      	add	r7, sp, #0
  401c9e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401ca0:	6878      	ldr	r0, [r7, #4]
  401ca2:	4b0d      	ldr	r3, [pc, #52]	; (401cd8 <usart_reset+0x40>)
  401ca4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401ca6:	687b      	ldr	r3, [r7, #4]
  401ca8:	2200      	movs	r2, #0
  401caa:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401cac:	687b      	ldr	r3, [r7, #4]
  401cae:	2200      	movs	r2, #0
  401cb0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401cb2:	687b      	ldr	r3, [r7, #4]
  401cb4:	2200      	movs	r2, #0
  401cb6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401cb8:	6878      	ldr	r0, [r7, #4]
  401cba:	4b08      	ldr	r3, [pc, #32]	; (401cdc <usart_reset+0x44>)
  401cbc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401cbe:	6878      	ldr	r0, [r7, #4]
  401cc0:	4b07      	ldr	r3, [pc, #28]	; (401ce0 <usart_reset+0x48>)
  401cc2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401cc4:	6878      	ldr	r0, [r7, #4]
  401cc6:	4b07      	ldr	r3, [pc, #28]	; (401ce4 <usart_reset+0x4c>)
  401cc8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401cca:	6878      	ldr	r0, [r7, #4]
  401ccc:	4b06      	ldr	r3, [pc, #24]	; (401ce8 <usart_reset+0x50>)
  401cce:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401cd0:	bf00      	nop
  401cd2:	3708      	adds	r7, #8
  401cd4:	46bd      	mov	sp, r7
  401cd6:	bd80      	pop	{r7, pc}
  401cd8:	00401e79 	.word	0x00401e79
  401cdc:	00401d8b 	.word	0x00401d8b
  401ce0:	00401dbf 	.word	0x00401dbf
  401ce4:	00401dd9 	.word	0x00401dd9
  401ce8:	00401df5 	.word	0x00401df5

00401cec <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401cec:	b580      	push	{r7, lr}
  401cee:	b084      	sub	sp, #16
  401cf0:	af00      	add	r7, sp, #0
  401cf2:	60f8      	str	r0, [r7, #12]
  401cf4:	60b9      	str	r1, [r7, #8]
  401cf6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401cf8:	68f8      	ldr	r0, [r7, #12]
  401cfa:	4b1a      	ldr	r3, [pc, #104]	; (401d64 <usart_init_rs232+0x78>)
  401cfc:	4798      	blx	r3

	ul_reg_val = 0;
  401cfe:	4b1a      	ldr	r3, [pc, #104]	; (401d68 <usart_init_rs232+0x7c>)
  401d00:	2200      	movs	r2, #0
  401d02:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401d04:	68bb      	ldr	r3, [r7, #8]
  401d06:	2b00      	cmp	r3, #0
  401d08:	d009      	beq.n	401d1e <usart_init_rs232+0x32>
  401d0a:	68bb      	ldr	r3, [r7, #8]
  401d0c:	681b      	ldr	r3, [r3, #0]
  401d0e:	687a      	ldr	r2, [r7, #4]
  401d10:	4619      	mov	r1, r3
  401d12:	68f8      	ldr	r0, [r7, #12]
  401d14:	4b15      	ldr	r3, [pc, #84]	; (401d6c <usart_init_rs232+0x80>)
  401d16:	4798      	blx	r3
  401d18:	4603      	mov	r3, r0
  401d1a:	2b00      	cmp	r3, #0
  401d1c:	d001      	beq.n	401d22 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401d1e:	2301      	movs	r3, #1
  401d20:	e01b      	b.n	401d5a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401d22:	68bb      	ldr	r3, [r7, #8]
  401d24:	685a      	ldr	r2, [r3, #4]
  401d26:	68bb      	ldr	r3, [r7, #8]
  401d28:	689b      	ldr	r3, [r3, #8]
  401d2a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401d2c:	68bb      	ldr	r3, [r7, #8]
  401d2e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401d30:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401d32:	68bb      	ldr	r3, [r7, #8]
  401d34:	68db      	ldr	r3, [r3, #12]
  401d36:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401d38:	4b0b      	ldr	r3, [pc, #44]	; (401d68 <usart_init_rs232+0x7c>)
  401d3a:	681b      	ldr	r3, [r3, #0]
  401d3c:	4313      	orrs	r3, r2
  401d3e:	4a0a      	ldr	r2, [pc, #40]	; (401d68 <usart_init_rs232+0x7c>)
  401d40:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401d42:	4b09      	ldr	r3, [pc, #36]	; (401d68 <usart_init_rs232+0x7c>)
  401d44:	681b      	ldr	r3, [r3, #0]
  401d46:	4a08      	ldr	r2, [pc, #32]	; (401d68 <usart_init_rs232+0x7c>)
  401d48:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401d4a:	68fb      	ldr	r3, [r7, #12]
  401d4c:	685a      	ldr	r2, [r3, #4]
  401d4e:	4b06      	ldr	r3, [pc, #24]	; (401d68 <usart_init_rs232+0x7c>)
  401d50:	681b      	ldr	r3, [r3, #0]
  401d52:	431a      	orrs	r2, r3
  401d54:	68fb      	ldr	r3, [r7, #12]
  401d56:	605a      	str	r2, [r3, #4]

	return 0;
  401d58:	2300      	movs	r3, #0
}
  401d5a:	4618      	mov	r0, r3
  401d5c:	3710      	adds	r7, #16
  401d5e:	46bd      	mov	sp, r7
  401d60:	bd80      	pop	{r7, pc}
  401d62:	bf00      	nop
  401d64:	00401c99 	.word	0x00401c99
  401d68:	20400a54 	.word	0x20400a54
  401d6c:	00401c0d 	.word	0x00401c0d

00401d70 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401d70:	b480      	push	{r7}
  401d72:	b083      	sub	sp, #12
  401d74:	af00      	add	r7, sp, #0
  401d76:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401d78:	687b      	ldr	r3, [r7, #4]
  401d7a:	2240      	movs	r2, #64	; 0x40
  401d7c:	601a      	str	r2, [r3, #0]
}
  401d7e:	bf00      	nop
  401d80:	370c      	adds	r7, #12
  401d82:	46bd      	mov	sp, r7
  401d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d88:	4770      	bx	lr

00401d8a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401d8a:	b480      	push	{r7}
  401d8c:	b083      	sub	sp, #12
  401d8e:	af00      	add	r7, sp, #0
  401d90:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401d92:	687b      	ldr	r3, [r7, #4]
  401d94:	2288      	movs	r2, #136	; 0x88
  401d96:	601a      	str	r2, [r3, #0]
}
  401d98:	bf00      	nop
  401d9a:	370c      	adds	r7, #12
  401d9c:	46bd      	mov	sp, r7
  401d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401da2:	4770      	bx	lr

00401da4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401da4:	b480      	push	{r7}
  401da6:	b083      	sub	sp, #12
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401dac:	687b      	ldr	r3, [r7, #4]
  401dae:	2210      	movs	r2, #16
  401db0:	601a      	str	r2, [r3, #0]
}
  401db2:	bf00      	nop
  401db4:	370c      	adds	r7, #12
  401db6:	46bd      	mov	sp, r7
  401db8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dbc:	4770      	bx	lr

00401dbe <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401dbe:	b480      	push	{r7}
  401dc0:	b083      	sub	sp, #12
  401dc2:	af00      	add	r7, sp, #0
  401dc4:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401dc6:	687b      	ldr	r3, [r7, #4]
  401dc8:	2224      	movs	r2, #36	; 0x24
  401dca:	601a      	str	r2, [r3, #0]
}
  401dcc:	bf00      	nop
  401dce:	370c      	adds	r7, #12
  401dd0:	46bd      	mov	sp, r7
  401dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dd6:	4770      	bx	lr

00401dd8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401dd8:	b480      	push	{r7}
  401dda:	b083      	sub	sp, #12
  401ddc:	af00      	add	r7, sp, #0
  401dde:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401de0:	687b      	ldr	r3, [r7, #4]
  401de2:	f44f 7280 	mov.w	r2, #256	; 0x100
  401de6:	601a      	str	r2, [r3, #0]
}
  401de8:	bf00      	nop
  401dea:	370c      	adds	r7, #12
  401dec:	46bd      	mov	sp, r7
  401dee:	f85d 7b04 	ldr.w	r7, [sp], #4
  401df2:	4770      	bx	lr

00401df4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401df4:	b480      	push	{r7}
  401df6:	b083      	sub	sp, #12
  401df8:	af00      	add	r7, sp, #0
  401dfa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401dfc:	687b      	ldr	r3, [r7, #4]
  401dfe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401e02:	601a      	str	r2, [r3, #0]
}
  401e04:	bf00      	nop
  401e06:	370c      	adds	r7, #12
  401e08:	46bd      	mov	sp, r7
  401e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0e:	4770      	bx	lr

00401e10 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401e10:	b480      	push	{r7}
  401e12:	b083      	sub	sp, #12
  401e14:	af00      	add	r7, sp, #0
  401e16:	6078      	str	r0, [r7, #4]
  401e18:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401e1a:	687b      	ldr	r3, [r7, #4]
  401e1c:	695b      	ldr	r3, [r3, #20]
  401e1e:	f003 0302 	and.w	r3, r3, #2
  401e22:	2b00      	cmp	r3, #0
  401e24:	d101      	bne.n	401e2a <usart_write+0x1a>
		return 1;
  401e26:	2301      	movs	r3, #1
  401e28:	e005      	b.n	401e36 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401e2a:	683b      	ldr	r3, [r7, #0]
  401e2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401e30:	687b      	ldr	r3, [r7, #4]
  401e32:	61da      	str	r2, [r3, #28]
	return 0;
  401e34:	2300      	movs	r3, #0
}
  401e36:	4618      	mov	r0, r3
  401e38:	370c      	adds	r7, #12
  401e3a:	46bd      	mov	sp, r7
  401e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e40:	4770      	bx	lr

00401e42 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401e42:	b480      	push	{r7}
  401e44:	b083      	sub	sp, #12
  401e46:	af00      	add	r7, sp, #0
  401e48:	6078      	str	r0, [r7, #4]
  401e4a:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401e4c:	687b      	ldr	r3, [r7, #4]
  401e4e:	695b      	ldr	r3, [r3, #20]
  401e50:	f003 0301 	and.w	r3, r3, #1
  401e54:	2b00      	cmp	r3, #0
  401e56:	d101      	bne.n	401e5c <usart_read+0x1a>
		return 1;
  401e58:	2301      	movs	r3, #1
  401e5a:	e006      	b.n	401e6a <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401e5c:	687b      	ldr	r3, [r7, #4]
  401e5e:	699b      	ldr	r3, [r3, #24]
  401e60:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401e64:	683b      	ldr	r3, [r7, #0]
  401e66:	601a      	str	r2, [r3, #0]

	return 0;
  401e68:	2300      	movs	r3, #0
}
  401e6a:	4618      	mov	r0, r3
  401e6c:	370c      	adds	r7, #12
  401e6e:	46bd      	mov	sp, r7
  401e70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e74:	4770      	bx	lr
	...

00401e78 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401e78:	b480      	push	{r7}
  401e7a:	b083      	sub	sp, #12
  401e7c:	af00      	add	r7, sp, #0
  401e7e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401e80:	687b      	ldr	r3, [r7, #4]
  401e82:	4a04      	ldr	r2, [pc, #16]	; (401e94 <usart_disable_writeprotect+0x1c>)
  401e84:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401e88:	bf00      	nop
  401e8a:	370c      	adds	r7, #12
  401e8c:	46bd      	mov	sp, r7
  401e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e92:	4770      	bx	lr
  401e94:	55534100 	.word	0x55534100

00401e98 <NVIC_EnableIRQ>:
{
  401e98:	b480      	push	{r7}
  401e9a:	b083      	sub	sp, #12
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	4603      	mov	r3, r0
  401ea0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401ea2:	4909      	ldr	r1, [pc, #36]	; (401ec8 <NVIC_EnableIRQ+0x30>)
  401ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ea8:	095b      	lsrs	r3, r3, #5
  401eaa:	79fa      	ldrb	r2, [r7, #7]
  401eac:	f002 021f 	and.w	r2, r2, #31
  401eb0:	2001      	movs	r0, #1
  401eb2:	fa00 f202 	lsl.w	r2, r0, r2
  401eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401eba:	bf00      	nop
  401ebc:	370c      	adds	r7, #12
  401ebe:	46bd      	mov	sp, r7
  401ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec4:	4770      	bx	lr
  401ec6:	bf00      	nop
  401ec8:	e000e100 	.word	0xe000e100

00401ecc <NVIC_SetPriority>:
{
  401ecc:	b480      	push	{r7}
  401ece:	b083      	sub	sp, #12
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	4603      	mov	r3, r0
  401ed4:	6039      	str	r1, [r7, #0]
  401ed6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401edc:	2b00      	cmp	r3, #0
  401ede:	da0b      	bge.n	401ef8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401ee0:	490d      	ldr	r1, [pc, #52]	; (401f18 <NVIC_SetPriority+0x4c>)
  401ee2:	79fb      	ldrb	r3, [r7, #7]
  401ee4:	f003 030f 	and.w	r3, r3, #15
  401ee8:	3b04      	subs	r3, #4
  401eea:	683a      	ldr	r2, [r7, #0]
  401eec:	b2d2      	uxtb	r2, r2
  401eee:	0152      	lsls	r2, r2, #5
  401ef0:	b2d2      	uxtb	r2, r2
  401ef2:	440b      	add	r3, r1
  401ef4:	761a      	strb	r2, [r3, #24]
}
  401ef6:	e009      	b.n	401f0c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401ef8:	4908      	ldr	r1, [pc, #32]	; (401f1c <NVIC_SetPriority+0x50>)
  401efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401efe:	683a      	ldr	r2, [r7, #0]
  401f00:	b2d2      	uxtb	r2, r2
  401f02:	0152      	lsls	r2, r2, #5
  401f04:	b2d2      	uxtb	r2, r2
  401f06:	440b      	add	r3, r1
  401f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401f0c:	bf00      	nop
  401f0e:	370c      	adds	r7, #12
  401f10:	46bd      	mov	sp, r7
  401f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f16:	4770      	bx	lr
  401f18:	e000ed00 	.word	0xe000ed00
  401f1c:	e000e100 	.word	0xe000e100

00401f20 <osc_get_rate>:
{
  401f20:	b480      	push	{r7}
  401f22:	b083      	sub	sp, #12
  401f24:	af00      	add	r7, sp, #0
  401f26:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f28:	687b      	ldr	r3, [r7, #4]
  401f2a:	2b07      	cmp	r3, #7
  401f2c:	d825      	bhi.n	401f7a <osc_get_rate+0x5a>
  401f2e:	a201      	add	r2, pc, #4	; (adr r2, 401f34 <osc_get_rate+0x14>)
  401f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f34:	00401f55 	.word	0x00401f55
  401f38:	00401f5b 	.word	0x00401f5b
  401f3c:	00401f61 	.word	0x00401f61
  401f40:	00401f67 	.word	0x00401f67
  401f44:	00401f6b 	.word	0x00401f6b
  401f48:	00401f6f 	.word	0x00401f6f
  401f4c:	00401f73 	.word	0x00401f73
  401f50:	00401f77 	.word	0x00401f77
		return OSC_SLCK_32K_RC_HZ;
  401f54:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f58:	e010      	b.n	401f7c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f5e:	e00d      	b.n	401f7c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f64:	e00a      	b.n	401f7c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f66:	4b08      	ldr	r3, [pc, #32]	; (401f88 <osc_get_rate+0x68>)
  401f68:	e008      	b.n	401f7c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f6a:	4b08      	ldr	r3, [pc, #32]	; (401f8c <osc_get_rate+0x6c>)
  401f6c:	e006      	b.n	401f7c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f6e:	4b08      	ldr	r3, [pc, #32]	; (401f90 <osc_get_rate+0x70>)
  401f70:	e004      	b.n	401f7c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f72:	4b07      	ldr	r3, [pc, #28]	; (401f90 <osc_get_rate+0x70>)
  401f74:	e002      	b.n	401f7c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f76:	4b06      	ldr	r3, [pc, #24]	; (401f90 <osc_get_rate+0x70>)
  401f78:	e000      	b.n	401f7c <osc_get_rate+0x5c>
	return 0;
  401f7a:	2300      	movs	r3, #0
}
  401f7c:	4618      	mov	r0, r3
  401f7e:	370c      	adds	r7, #12
  401f80:	46bd      	mov	sp, r7
  401f82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f86:	4770      	bx	lr
  401f88:	003d0900 	.word	0x003d0900
  401f8c:	007a1200 	.word	0x007a1200
  401f90:	00b71b00 	.word	0x00b71b00

00401f94 <sysclk_get_main_hz>:
{
  401f94:	b580      	push	{r7, lr}
  401f96:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401f98:	2006      	movs	r0, #6
  401f9a:	4b05      	ldr	r3, [pc, #20]	; (401fb0 <sysclk_get_main_hz+0x1c>)
  401f9c:	4798      	blx	r3
  401f9e:	4602      	mov	r2, r0
  401fa0:	4613      	mov	r3, r2
  401fa2:	009b      	lsls	r3, r3, #2
  401fa4:	4413      	add	r3, r2
  401fa6:	009a      	lsls	r2, r3, #2
  401fa8:	4413      	add	r3, r2
}
  401faa:	4618      	mov	r0, r3
  401fac:	bd80      	pop	{r7, pc}
  401fae:	bf00      	nop
  401fb0:	00401f21 	.word	0x00401f21

00401fb4 <sysclk_get_cpu_hz>:
{
  401fb4:	b580      	push	{r7, lr}
  401fb6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fb8:	4b02      	ldr	r3, [pc, #8]	; (401fc4 <sysclk_get_cpu_hz+0x10>)
  401fba:	4798      	blx	r3
  401fbc:	4603      	mov	r3, r0
}
  401fbe:	4618      	mov	r0, r3
  401fc0:	bd80      	pop	{r7, pc}
  401fc2:	bf00      	nop
  401fc4:	00401f95 	.word	0x00401f95

00401fc8 <sysclk_get_peripheral_hz>:
{
  401fc8:	b580      	push	{r7, lr}
  401fca:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401fcc:	4b02      	ldr	r3, [pc, #8]	; (401fd8 <sysclk_get_peripheral_hz+0x10>)
  401fce:	4798      	blx	r3
  401fd0:	4603      	mov	r3, r0
  401fd2:	085b      	lsrs	r3, r3, #1
}
  401fd4:	4618      	mov	r0, r3
  401fd6:	bd80      	pop	{r7, pc}
  401fd8:	00401f95 	.word	0x00401f95

00401fdc <sysclk_enable_peripheral_clock>:
{
  401fdc:	b580      	push	{r7, lr}
  401fde:	b082      	sub	sp, #8
  401fe0:	af00      	add	r7, sp, #0
  401fe2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401fe4:	6878      	ldr	r0, [r7, #4]
  401fe6:	4b03      	ldr	r3, [pc, #12]	; (401ff4 <sysclk_enable_peripheral_clock+0x18>)
  401fe8:	4798      	blx	r3
}
  401fea:	bf00      	nop
  401fec:	3708      	adds	r7, #8
  401fee:	46bd      	mov	sp, r7
  401ff0:	bd80      	pop	{r7, pc}
  401ff2:	bf00      	nop
  401ff4:	0040129d 	.word	0x0040129d

00401ff8 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401ff8:	b580      	push	{r7, lr}
  401ffa:	b08c      	sub	sp, #48	; 0x30
  401ffc:	af00      	add	r7, sp, #0
  401ffe:	6078      	str	r0, [r7, #4]
  402000:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  402002:	4b49      	ldr	r3, [pc, #292]	; (402128 <usart_serial_init+0x130>)
  402004:	4798      	blx	r3
  402006:	4603      	mov	r3, r0
  402008:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40200a:	683b      	ldr	r3, [r7, #0]
  40200c:	681b      	ldr	r3, [r3, #0]
  40200e:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402010:	683b      	ldr	r3, [r7, #0]
  402012:	689b      	ldr	r3, [r3, #8]
  402014:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  402016:	683b      	ldr	r3, [r7, #0]
  402018:	681b      	ldr	r3, [r3, #0]
  40201a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  40201c:	683b      	ldr	r3, [r7, #0]
  40201e:	685b      	ldr	r3, [r3, #4]
  402020:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  402022:	683b      	ldr	r3, [r7, #0]
  402024:	689b      	ldr	r3, [r3, #8]
  402026:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402028:	683b      	ldr	r3, [r7, #0]
  40202a:	68db      	ldr	r3, [r3, #12]
  40202c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40202e:	2300      	movs	r3, #0
  402030:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402032:	687b      	ldr	r3, [r7, #4]
  402034:	4a3d      	ldr	r2, [pc, #244]	; (40212c <usart_serial_init+0x134>)
  402036:	4293      	cmp	r3, r2
  402038:	d108      	bne.n	40204c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40203a:	2007      	movs	r0, #7
  40203c:	4b3c      	ldr	r3, [pc, #240]	; (402130 <usart_serial_init+0x138>)
  40203e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402040:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402044:	4619      	mov	r1, r3
  402046:	6878      	ldr	r0, [r7, #4]
  402048:	4b3a      	ldr	r3, [pc, #232]	; (402134 <usart_serial_init+0x13c>)
  40204a:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40204c:	687b      	ldr	r3, [r7, #4]
  40204e:	4a3a      	ldr	r2, [pc, #232]	; (402138 <usart_serial_init+0x140>)
  402050:	4293      	cmp	r3, r2
  402052:	d108      	bne.n	402066 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402054:	2008      	movs	r0, #8
  402056:	4b36      	ldr	r3, [pc, #216]	; (402130 <usart_serial_init+0x138>)
  402058:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40205a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40205e:	4619      	mov	r1, r3
  402060:	6878      	ldr	r0, [r7, #4]
  402062:	4b34      	ldr	r3, [pc, #208]	; (402134 <usart_serial_init+0x13c>)
  402064:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402066:	687b      	ldr	r3, [r7, #4]
  402068:	4a34      	ldr	r2, [pc, #208]	; (40213c <usart_serial_init+0x144>)
  40206a:	4293      	cmp	r3, r2
  40206c:	d108      	bne.n	402080 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40206e:	202c      	movs	r0, #44	; 0x2c
  402070:	4b2f      	ldr	r3, [pc, #188]	; (402130 <usart_serial_init+0x138>)
  402072:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402074:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402078:	4619      	mov	r1, r3
  40207a:	6878      	ldr	r0, [r7, #4]
  40207c:	4b2d      	ldr	r3, [pc, #180]	; (402134 <usart_serial_init+0x13c>)
  40207e:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402080:	687b      	ldr	r3, [r7, #4]
  402082:	4a2f      	ldr	r2, [pc, #188]	; (402140 <usart_serial_init+0x148>)
  402084:	4293      	cmp	r3, r2
  402086:	d108      	bne.n	40209a <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  402088:	202d      	movs	r0, #45	; 0x2d
  40208a:	4b29      	ldr	r3, [pc, #164]	; (402130 <usart_serial_init+0x138>)
  40208c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40208e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402092:	4619      	mov	r1, r3
  402094:	6878      	ldr	r0, [r7, #4]
  402096:	4b27      	ldr	r3, [pc, #156]	; (402134 <usart_serial_init+0x13c>)
  402098:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40209a:	687b      	ldr	r3, [r7, #4]
  40209c:	4a29      	ldr	r2, [pc, #164]	; (402144 <usart_serial_init+0x14c>)
  40209e:	4293      	cmp	r3, r2
  4020a0:	d111      	bne.n	4020c6 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4020a2:	200d      	movs	r0, #13
  4020a4:	4b22      	ldr	r3, [pc, #136]	; (402130 <usart_serial_init+0x138>)
  4020a6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020a8:	4b1f      	ldr	r3, [pc, #124]	; (402128 <usart_serial_init+0x130>)
  4020aa:	4798      	blx	r3
  4020ac:	4602      	mov	r2, r0
  4020ae:	f107 030c 	add.w	r3, r7, #12
  4020b2:	4619      	mov	r1, r3
  4020b4:	6878      	ldr	r0, [r7, #4]
  4020b6:	4b24      	ldr	r3, [pc, #144]	; (402148 <usart_serial_init+0x150>)
  4020b8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020ba:	6878      	ldr	r0, [r7, #4]
  4020bc:	4b23      	ldr	r3, [pc, #140]	; (40214c <usart_serial_init+0x154>)
  4020be:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020c0:	6878      	ldr	r0, [r7, #4]
  4020c2:	4b23      	ldr	r3, [pc, #140]	; (402150 <usart_serial_init+0x158>)
  4020c4:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4020c6:	687b      	ldr	r3, [r7, #4]
  4020c8:	4a22      	ldr	r2, [pc, #136]	; (402154 <usart_serial_init+0x15c>)
  4020ca:	4293      	cmp	r3, r2
  4020cc:	d111      	bne.n	4020f2 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4020ce:	200e      	movs	r0, #14
  4020d0:	4b17      	ldr	r3, [pc, #92]	; (402130 <usart_serial_init+0x138>)
  4020d2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4020d4:	4b14      	ldr	r3, [pc, #80]	; (402128 <usart_serial_init+0x130>)
  4020d6:	4798      	blx	r3
  4020d8:	4602      	mov	r2, r0
  4020da:	f107 030c 	add.w	r3, r7, #12
  4020de:	4619      	mov	r1, r3
  4020e0:	6878      	ldr	r0, [r7, #4]
  4020e2:	4b19      	ldr	r3, [pc, #100]	; (402148 <usart_serial_init+0x150>)
  4020e4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020e6:	6878      	ldr	r0, [r7, #4]
  4020e8:	4b18      	ldr	r3, [pc, #96]	; (40214c <usart_serial_init+0x154>)
  4020ea:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020ec:	6878      	ldr	r0, [r7, #4]
  4020ee:	4b18      	ldr	r3, [pc, #96]	; (402150 <usart_serial_init+0x158>)
  4020f0:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4020f2:	687b      	ldr	r3, [r7, #4]
  4020f4:	4a18      	ldr	r2, [pc, #96]	; (402158 <usart_serial_init+0x160>)
  4020f6:	4293      	cmp	r3, r2
  4020f8:	d111      	bne.n	40211e <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4020fa:	200f      	movs	r0, #15
  4020fc:	4b0c      	ldr	r3, [pc, #48]	; (402130 <usart_serial_init+0x138>)
  4020fe:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402100:	4b09      	ldr	r3, [pc, #36]	; (402128 <usart_serial_init+0x130>)
  402102:	4798      	blx	r3
  402104:	4602      	mov	r2, r0
  402106:	f107 030c 	add.w	r3, r7, #12
  40210a:	4619      	mov	r1, r3
  40210c:	6878      	ldr	r0, [r7, #4]
  40210e:	4b0e      	ldr	r3, [pc, #56]	; (402148 <usart_serial_init+0x150>)
  402110:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402112:	6878      	ldr	r0, [r7, #4]
  402114:	4b0d      	ldr	r3, [pc, #52]	; (40214c <usart_serial_init+0x154>)
  402116:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402118:	6878      	ldr	r0, [r7, #4]
  40211a:	4b0d      	ldr	r3, [pc, #52]	; (402150 <usart_serial_init+0x158>)
  40211c:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40211e:	bf00      	nop
  402120:	3730      	adds	r7, #48	; 0x30
  402122:	46bd      	mov	sp, r7
  402124:	bd80      	pop	{r7, pc}
  402126:	bf00      	nop
  402128:	00401fc9 	.word	0x00401fc9
  40212c:	400e0800 	.word	0x400e0800
  402130:	00401fdd 	.word	0x00401fdd
  402134:	00401b53 	.word	0x00401b53
  402138:	400e0a00 	.word	0x400e0a00
  40213c:	400e1a00 	.word	0x400e1a00
  402140:	400e1c00 	.word	0x400e1c00
  402144:	40024000 	.word	0x40024000
  402148:	00401ced 	.word	0x00401ced
  40214c:	00401d71 	.word	0x00401d71
  402150:	00401da5 	.word	0x00401da5
  402154:	40028000 	.word	0x40028000
  402158:	4002c000 	.word	0x4002c000

0040215c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40215c:	b580      	push	{r7, lr}
  40215e:	b082      	sub	sp, #8
  402160:	af00      	add	r7, sp, #0
  402162:	6078      	str	r0, [r7, #4]
  402164:	460b      	mov	r3, r1
  402166:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402168:	687b      	ldr	r3, [r7, #4]
  40216a:	4a36      	ldr	r2, [pc, #216]	; (402244 <usart_serial_putchar+0xe8>)
  40216c:	4293      	cmp	r3, r2
  40216e:	d10a      	bne.n	402186 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402170:	bf00      	nop
  402172:	78fb      	ldrb	r3, [r7, #3]
  402174:	4619      	mov	r1, r3
  402176:	6878      	ldr	r0, [r7, #4]
  402178:	4b33      	ldr	r3, [pc, #204]	; (402248 <usart_serial_putchar+0xec>)
  40217a:	4798      	blx	r3
  40217c:	4603      	mov	r3, r0
  40217e:	2b00      	cmp	r3, #0
  402180:	d1f7      	bne.n	402172 <usart_serial_putchar+0x16>
		return 1;
  402182:	2301      	movs	r3, #1
  402184:	e05a      	b.n	40223c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402186:	687b      	ldr	r3, [r7, #4]
  402188:	4a30      	ldr	r2, [pc, #192]	; (40224c <usart_serial_putchar+0xf0>)
  40218a:	4293      	cmp	r3, r2
  40218c:	d10a      	bne.n	4021a4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40218e:	bf00      	nop
  402190:	78fb      	ldrb	r3, [r7, #3]
  402192:	4619      	mov	r1, r3
  402194:	6878      	ldr	r0, [r7, #4]
  402196:	4b2c      	ldr	r3, [pc, #176]	; (402248 <usart_serial_putchar+0xec>)
  402198:	4798      	blx	r3
  40219a:	4603      	mov	r3, r0
  40219c:	2b00      	cmp	r3, #0
  40219e:	d1f7      	bne.n	402190 <usart_serial_putchar+0x34>
		return 1;
  4021a0:	2301      	movs	r3, #1
  4021a2:	e04b      	b.n	40223c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4021a4:	687b      	ldr	r3, [r7, #4]
  4021a6:	4a2a      	ldr	r2, [pc, #168]	; (402250 <usart_serial_putchar+0xf4>)
  4021a8:	4293      	cmp	r3, r2
  4021aa:	d10a      	bne.n	4021c2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021ac:	bf00      	nop
  4021ae:	78fb      	ldrb	r3, [r7, #3]
  4021b0:	4619      	mov	r1, r3
  4021b2:	6878      	ldr	r0, [r7, #4]
  4021b4:	4b24      	ldr	r3, [pc, #144]	; (402248 <usart_serial_putchar+0xec>)
  4021b6:	4798      	blx	r3
  4021b8:	4603      	mov	r3, r0
  4021ba:	2b00      	cmp	r3, #0
  4021bc:	d1f7      	bne.n	4021ae <usart_serial_putchar+0x52>
		return 1;
  4021be:	2301      	movs	r3, #1
  4021c0:	e03c      	b.n	40223c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4021c2:	687b      	ldr	r3, [r7, #4]
  4021c4:	4a23      	ldr	r2, [pc, #140]	; (402254 <usart_serial_putchar+0xf8>)
  4021c6:	4293      	cmp	r3, r2
  4021c8:	d10a      	bne.n	4021e0 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4021ca:	bf00      	nop
  4021cc:	78fb      	ldrb	r3, [r7, #3]
  4021ce:	4619      	mov	r1, r3
  4021d0:	6878      	ldr	r0, [r7, #4]
  4021d2:	4b1d      	ldr	r3, [pc, #116]	; (402248 <usart_serial_putchar+0xec>)
  4021d4:	4798      	blx	r3
  4021d6:	4603      	mov	r3, r0
  4021d8:	2b00      	cmp	r3, #0
  4021da:	d1f7      	bne.n	4021cc <usart_serial_putchar+0x70>
		return 1;
  4021dc:	2301      	movs	r3, #1
  4021de:	e02d      	b.n	40223c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	4a1d      	ldr	r2, [pc, #116]	; (402258 <usart_serial_putchar+0xfc>)
  4021e4:	4293      	cmp	r3, r2
  4021e6:	d10a      	bne.n	4021fe <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4021e8:	bf00      	nop
  4021ea:	78fb      	ldrb	r3, [r7, #3]
  4021ec:	4619      	mov	r1, r3
  4021ee:	6878      	ldr	r0, [r7, #4]
  4021f0:	4b1a      	ldr	r3, [pc, #104]	; (40225c <usart_serial_putchar+0x100>)
  4021f2:	4798      	blx	r3
  4021f4:	4603      	mov	r3, r0
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d1f7      	bne.n	4021ea <usart_serial_putchar+0x8e>
		return 1;
  4021fa:	2301      	movs	r3, #1
  4021fc:	e01e      	b.n	40223c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4021fe:	687b      	ldr	r3, [r7, #4]
  402200:	4a17      	ldr	r2, [pc, #92]	; (402260 <usart_serial_putchar+0x104>)
  402202:	4293      	cmp	r3, r2
  402204:	d10a      	bne.n	40221c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  402206:	bf00      	nop
  402208:	78fb      	ldrb	r3, [r7, #3]
  40220a:	4619      	mov	r1, r3
  40220c:	6878      	ldr	r0, [r7, #4]
  40220e:	4b13      	ldr	r3, [pc, #76]	; (40225c <usart_serial_putchar+0x100>)
  402210:	4798      	blx	r3
  402212:	4603      	mov	r3, r0
  402214:	2b00      	cmp	r3, #0
  402216:	d1f7      	bne.n	402208 <usart_serial_putchar+0xac>
		return 1;
  402218:	2301      	movs	r3, #1
  40221a:	e00f      	b.n	40223c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40221c:	687b      	ldr	r3, [r7, #4]
  40221e:	4a11      	ldr	r2, [pc, #68]	; (402264 <usart_serial_putchar+0x108>)
  402220:	4293      	cmp	r3, r2
  402222:	d10a      	bne.n	40223a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  402224:	bf00      	nop
  402226:	78fb      	ldrb	r3, [r7, #3]
  402228:	4619      	mov	r1, r3
  40222a:	6878      	ldr	r0, [r7, #4]
  40222c:	4b0b      	ldr	r3, [pc, #44]	; (40225c <usart_serial_putchar+0x100>)
  40222e:	4798      	blx	r3
  402230:	4603      	mov	r3, r0
  402232:	2b00      	cmp	r3, #0
  402234:	d1f7      	bne.n	402226 <usart_serial_putchar+0xca>
		return 1;
  402236:	2301      	movs	r3, #1
  402238:	e000      	b.n	40223c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40223a:	2300      	movs	r3, #0
}
  40223c:	4618      	mov	r0, r3
  40223e:	3708      	adds	r7, #8
  402240:	46bd      	mov	sp, r7
  402242:	bd80      	pop	{r7, pc}
  402244:	400e0800 	.word	0x400e0800
  402248:	00401bab 	.word	0x00401bab
  40224c:	400e0a00 	.word	0x400e0a00
  402250:	400e1a00 	.word	0x400e1a00
  402254:	400e1c00 	.word	0x400e1c00
  402258:	40024000 	.word	0x40024000
  40225c:	00401e11 	.word	0x00401e11
  402260:	40028000 	.word	0x40028000
  402264:	4002c000 	.word	0x4002c000

00402268 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402268:	b580      	push	{r7, lr}
  40226a:	b084      	sub	sp, #16
  40226c:	af00      	add	r7, sp, #0
  40226e:	6078      	str	r0, [r7, #4]
  402270:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  402272:	2300      	movs	r3, #0
  402274:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402276:	687b      	ldr	r3, [r7, #4]
  402278:	4a34      	ldr	r2, [pc, #208]	; (40234c <usart_serial_getchar+0xe4>)
  40227a:	4293      	cmp	r3, r2
  40227c:	d107      	bne.n	40228e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40227e:	bf00      	nop
  402280:	6839      	ldr	r1, [r7, #0]
  402282:	6878      	ldr	r0, [r7, #4]
  402284:	4b32      	ldr	r3, [pc, #200]	; (402350 <usart_serial_getchar+0xe8>)
  402286:	4798      	blx	r3
  402288:	4603      	mov	r3, r0
  40228a:	2b00      	cmp	r3, #0
  40228c:	d1f8      	bne.n	402280 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40228e:	687b      	ldr	r3, [r7, #4]
  402290:	4a30      	ldr	r2, [pc, #192]	; (402354 <usart_serial_getchar+0xec>)
  402292:	4293      	cmp	r3, r2
  402294:	d107      	bne.n	4022a6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  402296:	bf00      	nop
  402298:	6839      	ldr	r1, [r7, #0]
  40229a:	6878      	ldr	r0, [r7, #4]
  40229c:	4b2c      	ldr	r3, [pc, #176]	; (402350 <usart_serial_getchar+0xe8>)
  40229e:	4798      	blx	r3
  4022a0:	4603      	mov	r3, r0
  4022a2:	2b00      	cmp	r3, #0
  4022a4:	d1f8      	bne.n	402298 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4022a6:	687b      	ldr	r3, [r7, #4]
  4022a8:	4a2b      	ldr	r2, [pc, #172]	; (402358 <usart_serial_getchar+0xf0>)
  4022aa:	4293      	cmp	r3, r2
  4022ac:	d107      	bne.n	4022be <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4022ae:	bf00      	nop
  4022b0:	6839      	ldr	r1, [r7, #0]
  4022b2:	6878      	ldr	r0, [r7, #4]
  4022b4:	4b26      	ldr	r3, [pc, #152]	; (402350 <usart_serial_getchar+0xe8>)
  4022b6:	4798      	blx	r3
  4022b8:	4603      	mov	r3, r0
  4022ba:	2b00      	cmp	r3, #0
  4022bc:	d1f8      	bne.n	4022b0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4022be:	687b      	ldr	r3, [r7, #4]
  4022c0:	4a26      	ldr	r2, [pc, #152]	; (40235c <usart_serial_getchar+0xf4>)
  4022c2:	4293      	cmp	r3, r2
  4022c4:	d107      	bne.n	4022d6 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4022c6:	bf00      	nop
  4022c8:	6839      	ldr	r1, [r7, #0]
  4022ca:	6878      	ldr	r0, [r7, #4]
  4022cc:	4b20      	ldr	r3, [pc, #128]	; (402350 <usart_serial_getchar+0xe8>)
  4022ce:	4798      	blx	r3
  4022d0:	4603      	mov	r3, r0
  4022d2:	2b00      	cmp	r3, #0
  4022d4:	d1f8      	bne.n	4022c8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4022d6:	687b      	ldr	r3, [r7, #4]
  4022d8:	4a21      	ldr	r2, [pc, #132]	; (402360 <usart_serial_getchar+0xf8>)
  4022da:	4293      	cmp	r3, r2
  4022dc:	d10d      	bne.n	4022fa <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4022de:	bf00      	nop
  4022e0:	f107 030c 	add.w	r3, r7, #12
  4022e4:	4619      	mov	r1, r3
  4022e6:	6878      	ldr	r0, [r7, #4]
  4022e8:	4b1e      	ldr	r3, [pc, #120]	; (402364 <usart_serial_getchar+0xfc>)
  4022ea:	4798      	blx	r3
  4022ec:	4603      	mov	r3, r0
  4022ee:	2b00      	cmp	r3, #0
  4022f0:	d1f6      	bne.n	4022e0 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4022f2:	68fb      	ldr	r3, [r7, #12]
  4022f4:	b2da      	uxtb	r2, r3
  4022f6:	683b      	ldr	r3, [r7, #0]
  4022f8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4022fa:	687b      	ldr	r3, [r7, #4]
  4022fc:	4a1a      	ldr	r2, [pc, #104]	; (402368 <usart_serial_getchar+0x100>)
  4022fe:	4293      	cmp	r3, r2
  402300:	d10d      	bne.n	40231e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  402302:	bf00      	nop
  402304:	f107 030c 	add.w	r3, r7, #12
  402308:	4619      	mov	r1, r3
  40230a:	6878      	ldr	r0, [r7, #4]
  40230c:	4b15      	ldr	r3, [pc, #84]	; (402364 <usart_serial_getchar+0xfc>)
  40230e:	4798      	blx	r3
  402310:	4603      	mov	r3, r0
  402312:	2b00      	cmp	r3, #0
  402314:	d1f6      	bne.n	402304 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402316:	68fb      	ldr	r3, [r7, #12]
  402318:	b2da      	uxtb	r2, r3
  40231a:	683b      	ldr	r3, [r7, #0]
  40231c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40231e:	687b      	ldr	r3, [r7, #4]
  402320:	4a12      	ldr	r2, [pc, #72]	; (40236c <usart_serial_getchar+0x104>)
  402322:	4293      	cmp	r3, r2
  402324:	d10d      	bne.n	402342 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402326:	bf00      	nop
  402328:	f107 030c 	add.w	r3, r7, #12
  40232c:	4619      	mov	r1, r3
  40232e:	6878      	ldr	r0, [r7, #4]
  402330:	4b0c      	ldr	r3, [pc, #48]	; (402364 <usart_serial_getchar+0xfc>)
  402332:	4798      	blx	r3
  402334:	4603      	mov	r3, r0
  402336:	2b00      	cmp	r3, #0
  402338:	d1f6      	bne.n	402328 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40233a:	68fb      	ldr	r3, [r7, #12]
  40233c:	b2da      	uxtb	r2, r3
  40233e:	683b      	ldr	r3, [r7, #0]
  402340:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402342:	bf00      	nop
  402344:	3710      	adds	r7, #16
  402346:	46bd      	mov	sp, r7
  402348:	bd80      	pop	{r7, pc}
  40234a:	bf00      	nop
  40234c:	400e0800 	.word	0x400e0800
  402350:	00401bdb 	.word	0x00401bdb
  402354:	400e0a00 	.word	0x400e0a00
  402358:	400e1a00 	.word	0x400e1a00
  40235c:	400e1c00 	.word	0x400e1c00
  402360:	40024000 	.word	0x40024000
  402364:	00401e43 	.word	0x00401e43
  402368:	40028000 	.word	0x40028000
  40236c:	4002c000 	.word	0x4002c000

00402370 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402370:	b580      	push	{r7, lr}
  402372:	b082      	sub	sp, #8
  402374:	af00      	add	r7, sp, #0
  402376:	6078      	str	r0, [r7, #4]
  402378:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40237a:	4a0f      	ldr	r2, [pc, #60]	; (4023b8 <stdio_serial_init+0x48>)
  40237c:	687b      	ldr	r3, [r7, #4]
  40237e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402380:	4b0e      	ldr	r3, [pc, #56]	; (4023bc <stdio_serial_init+0x4c>)
  402382:	4a0f      	ldr	r2, [pc, #60]	; (4023c0 <stdio_serial_init+0x50>)
  402384:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402386:	4b0f      	ldr	r3, [pc, #60]	; (4023c4 <stdio_serial_init+0x54>)
  402388:	4a0f      	ldr	r2, [pc, #60]	; (4023c8 <stdio_serial_init+0x58>)
  40238a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  40238c:	6839      	ldr	r1, [r7, #0]
  40238e:	6878      	ldr	r0, [r7, #4]
  402390:	4b0e      	ldr	r3, [pc, #56]	; (4023cc <stdio_serial_init+0x5c>)
  402392:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <stdio_serial_init+0x60>)
  402396:	681b      	ldr	r3, [r3, #0]
  402398:	689b      	ldr	r3, [r3, #8]
  40239a:	2100      	movs	r1, #0
  40239c:	4618      	mov	r0, r3
  40239e:	4b0d      	ldr	r3, [pc, #52]	; (4023d4 <stdio_serial_init+0x64>)
  4023a0:	4798      	blx	r3
	setbuf(stdin, NULL);
  4023a2:	4b0b      	ldr	r3, [pc, #44]	; (4023d0 <stdio_serial_init+0x60>)
  4023a4:	681b      	ldr	r3, [r3, #0]
  4023a6:	685b      	ldr	r3, [r3, #4]
  4023a8:	2100      	movs	r1, #0
  4023aa:	4618      	mov	r0, r3
  4023ac:	4b09      	ldr	r3, [pc, #36]	; (4023d4 <stdio_serial_init+0x64>)
  4023ae:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4023b0:	bf00      	nop
  4023b2:	3708      	adds	r7, #8
  4023b4:	46bd      	mov	sp, r7
  4023b6:	bd80      	pop	{r7, pc}
  4023b8:	20400a94 	.word	0x20400a94
  4023bc:	20400a90 	.word	0x20400a90
  4023c0:	0040215d 	.word	0x0040215d
  4023c4:	20400a8c 	.word	0x20400a8c
  4023c8:	00402269 	.word	0x00402269
  4023cc:	00401ff9 	.word	0x00401ff9
  4023d0:	20400010 	.word	0x20400010
  4023d4:	00402d59 	.word	0x00402d59

004023d8 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4023d8:	b580      	push	{r7, lr}
  4023da:	b082      	sub	sp, #8
  4023dc:	af00      	add	r7, sp, #0
  4023de:	6078      	str	r0, [r7, #4]
  4023e0:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4023e2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4023e6:	4806      	ldr	r0, [pc, #24]	; (402400 <Button1_Handler+0x28>)
  4023e8:	4b06      	ldr	r3, [pc, #24]	; (402404 <Button1_Handler+0x2c>)
  4023ea:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4023ec:	f44f 7180 	mov.w	r1, #256	; 0x100
  4023f0:	4805      	ldr	r0, [pc, #20]	; (402408 <Button1_Handler+0x30>)
  4023f2:	4b04      	ldr	r3, [pc, #16]	; (402404 <Button1_Handler+0x2c>)
  4023f4:	4798      	blx	r3
}
  4023f6:	bf00      	nop
  4023f8:	3708      	adds	r7, #8
  4023fa:	46bd      	mov	sp, r7
  4023fc:	bd80      	pop	{r7, pc}
  4023fe:	bf00      	nop
  402400:	400e1400 	.word	0x400e1400
  402404:	0040240d 	.word	0x0040240d
  402408:	400e1200 	.word	0x400e1200

0040240c <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  40240c:	b580      	push	{r7, lr}
  40240e:	b082      	sub	sp, #8
  402410:	af00      	add	r7, sp, #0
  402412:	6078      	str	r0, [r7, #4]
  402414:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  402416:	6839      	ldr	r1, [r7, #0]
  402418:	6878      	ldr	r0, [r7, #4]
  40241a:	4b09      	ldr	r3, [pc, #36]	; (402440 <pin_toggle+0x34>)
  40241c:	4798      	blx	r3
  40241e:	4603      	mov	r3, r0
  402420:	2b00      	cmp	r3, #0
  402422:	d004      	beq.n	40242e <pin_toggle+0x22>
    pio_clear(pio, mask);
  402424:	6839      	ldr	r1, [r7, #0]
  402426:	6878      	ldr	r0, [r7, #4]
  402428:	4b06      	ldr	r3, [pc, #24]	; (402444 <pin_toggle+0x38>)
  40242a:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  40242c:	e003      	b.n	402436 <pin_toggle+0x2a>
    pio_set(pio,mask);
  40242e:	6839      	ldr	r1, [r7, #0]
  402430:	6878      	ldr	r0, [r7, #4]
  402432:	4b05      	ldr	r3, [pc, #20]	; (402448 <pin_toggle+0x3c>)
  402434:	4798      	blx	r3
}
  402436:	bf00      	nop
  402438:	3708      	adds	r7, #8
  40243a:	46bd      	mov	sp, r7
  40243c:	bd80      	pop	{r7, pc}
  40243e:	bf00      	nop
  402440:	00400d11 	.word	0x00400d11
  402444:	00400b01 	.word	0x00400b01
  402448:	00400ae5 	.word	0x00400ae5

0040244c <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  40244c:	b590      	push	{r4, r7, lr}
  40244e:	b083      	sub	sp, #12
  402450:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  402452:	200a      	movs	r0, #10
  402454:	4b10      	ldr	r3, [pc, #64]	; (402498 <BUT_init+0x4c>)
  402456:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402458:	2209      	movs	r2, #9
  40245a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40245e:	480f      	ldr	r0, [pc, #60]	; (40249c <BUT_init+0x50>)
  402460:	4b0f      	ldr	r3, [pc, #60]	; (4024a0 <BUT_init+0x54>)
  402462:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402464:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402468:	480c      	ldr	r0, [pc, #48]	; (40249c <BUT_init+0x50>)
  40246a:	4b0e      	ldr	r3, [pc, #56]	; (4024a4 <BUT_init+0x58>)
  40246c:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  40246e:	4b0e      	ldr	r3, [pc, #56]	; (4024a8 <BUT_init+0x5c>)
  402470:	9300      	str	r3, [sp, #0]
  402472:	2350      	movs	r3, #80	; 0x50
  402474:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402478:	210a      	movs	r1, #10
  40247a:	4808      	ldr	r0, [pc, #32]	; (40249c <BUT_init+0x50>)
  40247c:	4c0b      	ldr	r4, [pc, #44]	; (4024ac <BUT_init+0x60>)
  40247e:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  402480:	200a      	movs	r0, #10
  402482:	4b0b      	ldr	r3, [pc, #44]	; (4024b0 <BUT_init+0x64>)
  402484:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  402486:	2101      	movs	r1, #1
  402488:	200a      	movs	r0, #10
  40248a:	4b0a      	ldr	r3, [pc, #40]	; (4024b4 <BUT_init+0x68>)
  40248c:	4798      	blx	r3
};
  40248e:	bf00      	nop
  402490:	3704      	adds	r7, #4
  402492:	46bd      	mov	sp, r7
  402494:	bd90      	pop	{r4, r7, pc}
  402496:	bf00      	nop
  402498:	0040129d 	.word	0x0040129d
  40249c:	400e0e00 	.word	0x400e0e00
  4024a0:	00400c2d 	.word	0x00400c2d
  4024a4:	00400da5 	.word	0x00400da5
  4024a8:	004023d9 	.word	0x004023d9
  4024ac:	00400ec1 	.word	0x00400ec1
  4024b0:	00401e99 	.word	0x00401e99
  4024b4:	00401ecd 	.word	0x00401ecd

004024b8 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4024b8:	b590      	push	{r4, r7, lr}
  4024ba:	b085      	sub	sp, #20
  4024bc:	af02      	add	r7, sp, #8
  4024be:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4024c0:	200c      	movs	r0, #12
  4024c2:	4b07      	ldr	r3, [pc, #28]	; (4024e0 <LED_init+0x28>)
  4024c4:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4024c6:	687a      	ldr	r2, [r7, #4]
  4024c8:	2300      	movs	r3, #0
  4024ca:	9300      	str	r3, [sp, #0]
  4024cc:	2300      	movs	r3, #0
  4024ce:	f44f 7180 	mov.w	r1, #256	; 0x100
  4024d2:	4804      	ldr	r0, [pc, #16]	; (4024e4 <LED_init+0x2c>)
  4024d4:	4c04      	ldr	r4, [pc, #16]	; (4024e8 <LED_init+0x30>)
  4024d6:	47a0      	blx	r4
};
  4024d8:	bf00      	nop
  4024da:	370c      	adds	r7, #12
  4024dc:	46bd      	mov	sp, r7
  4024de:	bd90      	pop	{r4, r7, pc}
  4024e0:	0040129d 	.word	0x0040129d
  4024e4:	400e1200 	.word	0x400e1200
  4024e8:	00400cad 	.word	0x00400cad

004024ec <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  4024ec:	b590      	push	{r4, r7, lr}
  4024ee:	b085      	sub	sp, #20
  4024f0:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  4024f2:	200b      	movs	r0, #11
  4024f4:	4b15      	ldr	r3, [pc, #84]	; (40254c <configure_console+0x60>)
  4024f6:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  4024f8:	200a      	movs	r0, #10
  4024fa:	4b14      	ldr	r3, [pc, #80]	; (40254c <configure_console+0x60>)
  4024fc:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  4024fe:	2210      	movs	r2, #16
  402500:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402504:	4812      	ldr	r0, [pc, #72]	; (402550 <configure_console+0x64>)
  402506:	4b13      	ldr	r3, [pc, #76]	; (402554 <configure_console+0x68>)
  402508:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40250a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40250e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402512:	4811      	ldr	r0, [pc, #68]	; (402558 <configure_console+0x6c>)
  402514:	4b0f      	ldr	r3, [pc, #60]	; (402554 <configure_console+0x68>)
  402516:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402518:	4a10      	ldr	r2, [pc, #64]	; (40255c <configure_console+0x70>)
  40251a:	4b10      	ldr	r3, [pc, #64]	; (40255c <configure_console+0x70>)
  40251c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402520:	f043 0310 	orr.w	r3, r3, #16
  402524:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402528:	4b0d      	ldr	r3, [pc, #52]	; (402560 <configure_console+0x74>)
  40252a:	463c      	mov	r4, r7
  40252c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40252e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402532:	200e      	movs	r0, #14
  402534:	4b05      	ldr	r3, [pc, #20]	; (40254c <configure_console+0x60>)
  402536:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402538:	463b      	mov	r3, r7
  40253a:	4619      	mov	r1, r3
  40253c:	4809      	ldr	r0, [pc, #36]	; (402564 <configure_console+0x78>)
  40253e:	4b0a      	ldr	r3, [pc, #40]	; (402568 <configure_console+0x7c>)
  402540:	4798      	blx	r3
}
  402542:	bf00      	nop
  402544:	3714      	adds	r7, #20
  402546:	46bd      	mov	sp, r7
  402548:	bd90      	pop	{r4, r7, pc}
  40254a:	bf00      	nop
  40254c:	00401fdd 	.word	0x00401fdd
  402550:	400e1000 	.word	0x400e1000
  402554:	00400b1d 	.word	0x00400b1d
  402558:	400e0e00 	.word	0x400e0e00
  40255c:	40088000 	.word	0x40088000
  402560:	004058b8 	.word	0x004058b8
  402564:	40028000 	.word	0x40028000
  402568:	00402371 	.word	0x00402371

0040256c <bme280_i2c_bus_init>:
/************************************************************************/ 
/*	
 *  \Brief: The function is used as I2C bus init
 */
void bme280_i2c_bus_init(void)
{
  40256c:	b580      	push	{r7, lr}
  40256e:	b084      	sub	sp, #16
  402570:	af00      	add	r7, sp, #0
	twihs_options_t bno055_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  402572:	2013      	movs	r0, #19
  402574:	4b08      	ldr	r3, [pc, #32]	; (402598 <bme280_i2c_bus_init+0x2c>)
  402576:	4798      	blx	r3

	/* Configure the options of TWI driver */
	bno055_option.master_clk = sysclk_get_cpu_hz();
  402578:	4b08      	ldr	r3, [pc, #32]	; (40259c <bme280_i2c_bus_init+0x30>)
  40257a:	4798      	blx	r3
  40257c:	4603      	mov	r3, r0
  40257e:	607b      	str	r3, [r7, #4]
	bno055_option.speed      = 10000;
  402580:	f242 7310 	movw	r3, #10000	; 0x2710
  402584:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  402586:	1d3b      	adds	r3, r7, #4
  402588:	4619      	mov	r1, r3
  40258a:	4805      	ldr	r0, [pc, #20]	; (4025a0 <bme280_i2c_bus_init+0x34>)
  40258c:	4b05      	ldr	r3, [pc, #20]	; (4025a4 <bme280_i2c_bus_init+0x38>)
  40258e:	4798      	blx	r3
}
  402590:	bf00      	nop
  402592:	3710      	adds	r7, #16
  402594:	46bd      	mov	sp, r7
  402596:	bd80      	pop	{r7, pc}
  402598:	0040129d 	.word	0x0040129d
  40259c:	00401fb5 	.word	0x00401fb5
  4025a0:	40018000 	.word	0x40018000
  4025a4:	004017d9 	.word	0x004017d9

004025a8 <bme280_i2c_read_reg>:

uint8_t bme280_i2c_read_reg(uint CHIP_ADDRESS, uint reg_address, char *value){
  4025a8:	b580      	push	{r7, lr}
  4025aa:	b08c      	sub	sp, #48	; 0x30
  4025ac:	af00      	add	r7, sp, #0
  4025ae:	60f8      	str	r0, [r7, #12]
  4025b0:	60b9      	str	r1, [r7, #8]
  4025b2:	607a      	str	r2, [r7, #4]
  	uint i = 1;
  4025b4:	2301      	movs	r3, #1
  4025b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    
  	  twihs_packet_t p_packet;
  	  p_packet.chip         = CHIP_ADDRESS;//BME280_ADDRESS;
  4025b8:	68fb      	ldr	r3, [r7, #12]
  4025ba:	b2db      	uxtb	r3, r3
  4025bc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  	  p_packet.addr_length  = 0;
  4025c0:	2300      	movs	r3, #0
  4025c2:	61fb      	str	r3, [r7, #28]

  	  char data = reg_address; //BME280_CHIP_ID_REG;
  4025c4:	68bb      	ldr	r3, [r7, #8]
  4025c6:	b2db      	uxtb	r3, r3
  4025c8:	75fb      	strb	r3, [r7, #23]
  	  p_packet.buffer       = &data;
  4025ca:	f107 0317 	add.w	r3, r7, #23
  4025ce:	623b      	str	r3, [r7, #32]
  	  p_packet.length       = 1;
  4025d0:	2301      	movs	r3, #1
  4025d2:	627b      	str	r3, [r7, #36]	; 0x24
  	
  	  if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  4025d4:	f107 0318 	add.w	r3, r7, #24
  4025d8:	4619      	mov	r1, r3
  4025da:	480f      	ldr	r0, [pc, #60]	; (402618 <bme280_i2c_read_reg+0x70>)
  4025dc:	4b0f      	ldr	r3, [pc, #60]	; (40261c <bme280_i2c_read_reg+0x74>)
  4025de:	4798      	blx	r3
  4025e0:	4603      	mov	r3, r0
  4025e2:	2b00      	cmp	r3, #0
  4025e4:	d001      	beq.n	4025ea <bme280_i2c_read_reg+0x42>
  	    return 1;
  4025e6:	2301      	movs	r3, #1
  4025e8:	e011      	b.n	40260e <bme280_i2c_read_reg+0x66>

  	  p_packet.addr_length  = 0;
  4025ea:	2300      	movs	r3, #0
  4025ec:	61fb      	str	r3, [r7, #28]
  	  p_packet.length       = 1;
  4025ee:	2301      	movs	r3, #1
  4025f0:	627b      	str	r3, [r7, #36]	; 0x24
      p_packet.buffer       = value;
  4025f2:	687b      	ldr	r3, [r7, #4]
  4025f4:	623b      	str	r3, [r7, #32]

  	  if(twihs_master_read(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  4025f6:	f107 0318 	add.w	r3, r7, #24
  4025fa:	4619      	mov	r1, r3
  4025fc:	4806      	ldr	r0, [pc, #24]	; (402618 <bme280_i2c_read_reg+0x70>)
  4025fe:	4b08      	ldr	r3, [pc, #32]	; (402620 <bme280_i2c_read_reg+0x78>)
  402600:	4798      	blx	r3
  402602:	4603      	mov	r3, r0
  402604:	2b00      	cmp	r3, #0
  402606:	d001      	beq.n	40260c <bme280_i2c_read_reg+0x64>
  	    return 1;
  402608:	2301      	movs	r3, #1
  40260a:	e000      	b.n	40260e <bme280_i2c_read_reg+0x66>
        
    return 0;  
  40260c:	2300      	movs	r3, #0
}
  40260e:	4618      	mov	r0, r3
  402610:	3730      	adds	r7, #48	; 0x30
  402612:	46bd      	mov	sp, r7
  402614:	bd80      	pop	{r7, pc}
  402616:	bf00      	nop
  402618:	40018000 	.word	0x40018000
  40261c:	00401a59 	.word	0x00401a59
  402620:	00401981 	.word	0x00401981

00402624 <bme280_i2c_config_temp>:

int8_t bme280_i2c_config_temp(void){
  402624:	b580      	push	{r7, lr}
  402626:	b088      	sub	sp, #32
  402628:	af00      	add	r7, sp, #0
  	int32_t ierror = 0x00;
  40262a:	2300      	movs	r3, #0
  40262c:	61fb      	str	r3, [r7, #28]
  	
  	twihs_packet_t p_packet;
  	p_packet.chip         = BME280_ADDRESS;//BME280_ADDRESS;
  40262e:	2377      	movs	r3, #119	; 0x77
  402630:	763b      	strb	r3, [r7, #24]
    p_packet.addr[0]      = BME280_CTRL_MEAS_REG;
  402632:	23f4      	movs	r3, #244	; 0xf4
  402634:	723b      	strb	r3, [r7, #8]
  	p_packet.addr_length  = 1;
  402636:	2301      	movs	r3, #1
  402638:	60fb      	str	r3, [r7, #12]

  	char data = 0b00100111; //BME280_CHIP_ID_REG;
  40263a:	2327      	movs	r3, #39	; 0x27
  40263c:	71fb      	strb	r3, [r7, #7]
  	p_packet.buffer       = &data;
  40263e:	1dfb      	adds	r3, r7, #7
  402640:	613b      	str	r3, [r7, #16]
  	p_packet.length       = 1;
  402642:	2301      	movs	r3, #1
  402644:	617b      	str	r3, [r7, #20]
  	
  	if(twihs_master_write(TWIHS_MCU6050, &p_packet) != TWIHS_SUCCESS)
  402646:	f107 0308 	add.w	r3, r7, #8
  40264a:	4619      	mov	r1, r3
  40264c:	4805      	ldr	r0, [pc, #20]	; (402664 <bme280_i2c_config_temp+0x40>)
  40264e:	4b06      	ldr	r3, [pc, #24]	; (402668 <bme280_i2c_config_temp+0x44>)
  402650:	4798      	blx	r3
  402652:	4603      	mov	r3, r0
  402654:	2b00      	cmp	r3, #0
  402656:	d001      	beq.n	40265c <bme280_i2c_config_temp+0x38>
  	return 1;
  402658:	2301      	movs	r3, #1
  40265a:	e7ff      	b.n	40265c <bme280_i2c_config_temp+0x38>
}
  40265c:	4618      	mov	r0, r3
  40265e:	3720      	adds	r7, #32
  402660:	46bd      	mov	sp, r7
  402662:	bd80      	pop	{r7, pc}
  402664:	40018000 	.word	0x40018000
  402668:	00401a59 	.word	0x00401a59

0040266c <bme280_i2c_read_temp>:

int8_t bme280_i2c_read_temp(uint *temp)
{
  40266c:	b580      	push	{r7, lr}
  40266e:	b084      	sub	sp, #16
  402670:	af00      	add	r7, sp, #0
  402672:	6078      	str	r0, [r7, #4]
	int32_t ierror = 0x00;
  402674:	2300      	movs	r3, #0
  402676:	60fb      	str	r3, [r7, #12]
  char tmp[3];
  
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  402678:	f107 0308 	add.w	r3, r7, #8
  40267c:	3302      	adds	r3, #2
  40267e:	461a      	mov	r2, r3
  402680:	21fa      	movs	r1, #250	; 0xfa
  402682:	2077      	movs	r0, #119	; 0x77
  402684:	4b12      	ldr	r3, [pc, #72]	; (4026d0 <bme280_i2c_read_temp+0x64>)
  402686:	4798      	blx	r3
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_MSB_REG, &tmp[2]);
  402688:	f107 0308 	add.w	r3, r7, #8
  40268c:	3302      	adds	r3, #2
  40268e:	461a      	mov	r2, r3
  402690:	21fa      	movs	r1, #250	; 0xfa
  402692:	2077      	movs	r0, #119	; 0x77
  402694:	4b0e      	ldr	r3, [pc, #56]	; (4026d0 <bme280_i2c_read_temp+0x64>)
  402696:	4798      	blx	r3
  
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  402698:	f107 0308 	add.w	r3, r7, #8
  40269c:	3301      	adds	r3, #1
  40269e:	461a      	mov	r2, r3
  4026a0:	21fb      	movs	r1, #251	; 0xfb
  4026a2:	2077      	movs	r0, #119	; 0x77
  4026a4:	4b0a      	ldr	r3, [pc, #40]	; (4026d0 <bme280_i2c_read_temp+0x64>)
  4026a6:	4798      	blx	r3
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_TEMPERATURE_LSB_REG, &tmp[1]);
  4026a8:	f107 0308 	add.w	r3, r7, #8
  4026ac:	3301      	adds	r3, #1
  4026ae:	461a      	mov	r2, r3
  4026b0:	21fb      	movs	r1, #251	; 0xfb
  4026b2:	2077      	movs	r0, #119	; 0x77
  4026b4:	4b06      	ldr	r3, [pc, #24]	; (4026d0 <bme280_i2c_read_temp+0x64>)
  4026b6:	4798      	blx	r3

  *temp = tmp[2] << 8 | tmp[1];
  4026b8:	7abb      	ldrb	r3, [r7, #10]
  4026ba:	021b      	lsls	r3, r3, #8
  4026bc:	7a7a      	ldrb	r2, [r7, #9]
  4026be:	4313      	orrs	r3, r2
  4026c0:	461a      	mov	r2, r3
  4026c2:	687b      	ldr	r3, [r7, #4]
  4026c4:	601a      	str	r2, [r3, #0]
	return 0;
  4026c6:	2300      	movs	r3, #0
}
  4026c8:	4618      	mov	r0, r3
  4026ca:	3710      	adds	r7, #16
  4026cc:	46bd      	mov	sp, r7
  4026ce:	bd80      	pop	{r7, pc}
  4026d0:	004025a9 	.word	0x004025a9

004026d4 <bme280_validate_id>:

uint8_t bme280_validate_id(void){
  4026d4:	b580      	push	{r7, lr}
  4026d6:	b082      	sub	sp, #8
  4026d8:	af00      	add	r7, sp, #0
  char id;
  bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id );
  4026da:	1dfb      	adds	r3, r7, #7
  4026dc:	461a      	mov	r2, r3
  4026de:	21d0      	movs	r1, #208	; 0xd0
  4026e0:	2077      	movs	r0, #119	; 0x77
  4026e2:	4b0b      	ldr	r3, [pc, #44]	; (402710 <bme280_validate_id+0x3c>)
  4026e4:	4798      	blx	r3
  if (bme280_i2c_read_reg(BME280_ADDRESS, BME280_CHIP_ID_REG, &id )) 
  4026e6:	1dfb      	adds	r3, r7, #7
  4026e8:	461a      	mov	r2, r3
  4026ea:	21d0      	movs	r1, #208	; 0xd0
  4026ec:	2077      	movs	r0, #119	; 0x77
  4026ee:	4b08      	ldr	r3, [pc, #32]	; (402710 <bme280_validate_id+0x3c>)
  4026f0:	4798      	blx	r3
  4026f2:	4603      	mov	r3, r0
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d001      	beq.n	4026fc <bme280_validate_id+0x28>
    return 1;
  4026f8:	2301      	movs	r3, #1
  4026fa:	e005      	b.n	402708 <bme280_validate_id+0x34>
  if (id != 0x60)
  4026fc:	79fb      	ldrb	r3, [r7, #7]
  4026fe:	2b60      	cmp	r3, #96	; 0x60
  402700:	d001      	beq.n	402706 <bme280_validate_id+0x32>
    return 1;
  402702:	2301      	movs	r3, #1
  402704:	e000      	b.n	402708 <bme280_validate_id+0x34>
  return 0; 
  402706:	2300      	movs	r3, #0
}
  402708:	4618      	mov	r0, r3
  40270a:	3708      	adds	r7, #8
  40270c:	46bd      	mov	sp, r7
  40270e:	bd80      	pop	{r7, pc}
  402710:	004025a9 	.word	0x004025a9

00402714 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402718:	b0bb      	sub	sp, #236	; 0xec
  40271a:	af00      	add	r7, sp, #0
  uint8_t bufferTX[100];
  
  uint8_t rtn;

  /* Initialize the SAM system */
  sysclk_init();
  40271c:	4b6f      	ldr	r3, [pc, #444]	; (4028dc <main+0x1c8>)
  40271e:	4798      	blx	r3
  board_init();
  402720:	4b6f      	ldr	r3, [pc, #444]	; (4028e0 <main+0x1cc>)
  402722:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  402724:	4b6f      	ldr	r3, [pc, #444]	; (4028e4 <main+0x1d0>)
  402726:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40272a:	605a      	str	r2, [r3, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  40272c:	4b6e      	ldr	r3, [pc, #440]	; (4028e8 <main+0x1d4>)
  40272e:	4798      	blx	r3
  printf("Demo do sensor BME280, sem calibracao! \n");
  402730:	486e      	ldr	r0, [pc, #440]	; (4028ec <main+0x1d8>)
  402732:	4b6f      	ldr	r3, [pc, #444]	; (4028f0 <main+0x1dc>)
  402734:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  402736:	2001      	movs	r0, #1
  402738:	4b6e      	ldr	r3, [pc, #440]	; (4028f4 <main+0x1e0>)
  40273a:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  40273c:	4b6e      	ldr	r3, [pc, #440]	; (4028f8 <main+0x1e4>)
  40273e:	4798      	blx	r3
  /************************************************************************/
  /* MPU                                                                  */
  /************************************************************************/
  
  /* Inicializa i2c */
  printf("Inicializando bus i2c \n");
  402740:	486e      	ldr	r0, [pc, #440]	; (4028fc <main+0x1e8>)
  402742:	4b6b      	ldr	r3, [pc, #428]	; (4028f0 <main+0x1dc>)
  402744:	4798      	blx	r3
  bme280_i2c_bus_init();
  402746:	4b6e      	ldr	r3, [pc, #440]	; (402900 <main+0x1ec>)
  402748:	4798      	blx	r3
  delay_ms(10);
  40274a:	4b6e      	ldr	r3, [pc, #440]	; (402904 <main+0x1f0>)
  40274c:	4798      	blx	r3
  40274e:	4603      	mov	r3, r0
  402750:	4619      	mov	r1, r3
  402752:	f04f 0200 	mov.w	r2, #0
  402756:	460b      	mov	r3, r1
  402758:	4614      	mov	r4, r2
  40275a:	00a6      	lsls	r6, r4, #2
  40275c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402760:	009d      	lsls	r5, r3, #2
  402762:	462b      	mov	r3, r5
  402764:	4634      	mov	r4, r6
  402766:	185b      	adds	r3, r3, r1
  402768:	eb44 0402 	adc.w	r4, r4, r2
  40276c:	18db      	adds	r3, r3, r3
  40276e:	eb44 0404 	adc.w	r4, r4, r4
  402772:	4619      	mov	r1, r3
  402774:	4622      	mov	r2, r4
  402776:	f241 732b 	movw	r3, #5931	; 0x172b
  40277a:	f04f 0400 	mov.w	r4, #0
  40277e:	18cd      	adds	r5, r1, r3
  402780:	eb42 0604 	adc.w	r6, r2, r4
  402784:	4628      	mov	r0, r5
  402786:	4631      	mov	r1, r6
  402788:	4c5f      	ldr	r4, [pc, #380]	; (402908 <main+0x1f4>)
  40278a:	f241 722c 	movw	r2, #5932	; 0x172c
  40278e:	f04f 0300 	mov.w	r3, #0
  402792:	47a0      	blx	r4
  402794:	4603      	mov	r3, r0
  402796:	460c      	mov	r4, r1
  402798:	4618      	mov	r0, r3
  40279a:	4b5c      	ldr	r3, [pc, #368]	; (40290c <main+0x1f8>)
  40279c:	4798      	blx	r3
  
  /* verificando presenca do chip */
  while(bme280_validate_id()){
  40279e:	e03d      	b.n	40281c <main+0x108>
    printf("Chip nao encontrado\n");
  4027a0:	485b      	ldr	r0, [pc, #364]	; (402910 <main+0x1fc>)
  4027a2:	4b53      	ldr	r3, [pc, #332]	; (4028f0 <main+0x1dc>)
  4027a4:	4798      	blx	r3
    delay_ms(200);
  4027a6:	4b57      	ldr	r3, [pc, #348]	; (402904 <main+0x1f0>)
  4027a8:	4798      	blx	r3
  4027aa:	4603      	mov	r3, r0
  4027ac:	4619      	mov	r1, r3
  4027ae:	f04f 0200 	mov.w	r2, #0
  4027b2:	460b      	mov	r3, r1
  4027b4:	4614      	mov	r4, r2
  4027b6:	18db      	adds	r3, r3, r3
  4027b8:	eb44 0404 	adc.w	r4, r4, r4
  4027bc:	185b      	adds	r3, r3, r1
  4027be:	eb44 0402 	adc.w	r4, r4, r2
  4027c2:	00e0      	lsls	r0, r4, #3
  4027c4:	6178      	str	r0, [r7, #20]
  4027c6:	6978      	ldr	r0, [r7, #20]
  4027c8:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  4027cc:	6178      	str	r0, [r7, #20]
  4027ce:	00db      	lsls	r3, r3, #3
  4027d0:	613b      	str	r3, [r7, #16]
  4027d2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  4027d6:	185b      	adds	r3, r3, r1
  4027d8:	eb44 0402 	adc.w	r4, r4, r2
  4027dc:	00e2      	lsls	r2, r4, #3
  4027de:	60fa      	str	r2, [r7, #12]
  4027e0:	68fa      	ldr	r2, [r7, #12]
  4027e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4027e6:	60fa      	str	r2, [r7, #12]
  4027e8:	00db      	lsls	r3, r3, #3
  4027ea:	60bb      	str	r3, [r7, #8]
  4027ec:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4027f0:	4619      	mov	r1, r3
  4027f2:	4622      	mov	r2, r4
  4027f4:	f241 732b 	movw	r3, #5931	; 0x172b
  4027f8:	f04f 0400 	mov.w	r4, #0
  4027fc:	18cd      	adds	r5, r1, r3
  4027fe:	eb42 0604 	adc.w	r6, r2, r4
  402802:	4628      	mov	r0, r5
  402804:	4631      	mov	r1, r6
  402806:	4c40      	ldr	r4, [pc, #256]	; (402908 <main+0x1f4>)
  402808:	f241 722c 	movw	r2, #5932	; 0x172c
  40280c:	f04f 0300 	mov.w	r3, #0
  402810:	47a0      	blx	r4
  402812:	4603      	mov	r3, r0
  402814:	460c      	mov	r4, r1
  402816:	4618      	mov	r0, r3
  402818:	4b3c      	ldr	r3, [pc, #240]	; (40290c <main+0x1f8>)
  40281a:	4798      	blx	r3
  while(bme280_validate_id()){
  40281c:	4b3d      	ldr	r3, [pc, #244]	; (402914 <main+0x200>)
  40281e:	4798      	blx	r3
  402820:	4603      	mov	r3, r0
  402822:	2b00      	cmp	r3, #0
  402824:	d1bc      	bne.n	4027a0 <main+0x8c>
  }    
   
  printf("Chip encontrado, inicializando temperatura \n");
  402826:	483c      	ldr	r0, [pc, #240]	; (402918 <main+0x204>)
  402828:	4b31      	ldr	r3, [pc, #196]	; (4028f0 <main+0x1dc>)
  40282a:	4798      	blx	r3
  bme280_i2c_config_temp();
  40282c:	4b3b      	ldr	r3, [pc, #236]	; (40291c <main+0x208>)
  40282e:	4798      	blx	r3
    
  uint temp;
  while (1) {
    if (bme280_i2c_read_temp(&temp))
  402830:	f107 031c 	add.w	r3, r7, #28
  402834:	4618      	mov	r0, r3
  402836:	4b3a      	ldr	r3, [pc, #232]	; (402920 <main+0x20c>)
  402838:	4798      	blx	r3
  40283a:	4603      	mov	r3, r0
  40283c:	2b00      	cmp	r3, #0
  40283e:	d003      	beq.n	402848 <main+0x134>
      printf("erro readinG temperature \n");
  402840:	4838      	ldr	r0, [pc, #224]	; (402924 <main+0x210>)
  402842:	4b2b      	ldr	r3, [pc, #172]	; (4028f0 <main+0x1dc>)
  402844:	4798      	blx	r3
  402846:	e004      	b.n	402852 <main+0x13e>
   else
      printf("Temperatura: %d \n", temp);
  402848:	69fb      	ldr	r3, [r7, #28]
  40284a:	4619      	mov	r1, r3
  40284c:	4836      	ldr	r0, [pc, #216]	; (402928 <main+0x214>)
  40284e:	4b28      	ldr	r3, [pc, #160]	; (4028f0 <main+0x1dc>)
  402850:	4798      	blx	r3
      
   pin_toggle(LED_PIO, LED_PIN_MASK);
  402852:	f44f 7180 	mov.w	r1, #256	; 0x100
  402856:	4835      	ldr	r0, [pc, #212]	; (40292c <main+0x218>)
  402858:	4b35      	ldr	r3, [pc, #212]	; (402930 <main+0x21c>)
  40285a:	4798      	blx	r3
   delay_ms(1000);
  40285c:	4b29      	ldr	r3, [pc, #164]	; (402904 <main+0x1f0>)
  40285e:	4798      	blx	r3
  402860:	4603      	mov	r3, r0
  402862:	4619      	mov	r1, r3
  402864:	f04f 0200 	mov.w	r2, #0
  402868:	460b      	mov	r3, r1
  40286a:	4614      	mov	r4, r2
  40286c:	0160      	lsls	r0, r4, #5
  40286e:	6078      	str	r0, [r7, #4]
  402870:	6878      	ldr	r0, [r7, #4]
  402872:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  402876:	6078      	str	r0, [r7, #4]
  402878:	015b      	lsls	r3, r3, #5
  40287a:	603b      	str	r3, [r7, #0]
  40287c:	e9d7 3400 	ldrd	r3, r4, [r7]
  402880:	1a5b      	subs	r3, r3, r1
  402882:	eb64 0402 	sbc.w	r4, r4, r2
  402886:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  40288a:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  40288e:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  402892:	4653      	mov	r3, sl
  402894:	465c      	mov	r4, fp
  402896:	185b      	adds	r3, r3, r1
  402898:	eb44 0402 	adc.w	r4, r4, r2
  40289c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  4028a0:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  4028a4:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4028a8:	4643      	mov	r3, r8
  4028aa:	464c      	mov	r4, r9
  4028ac:	4619      	mov	r1, r3
  4028ae:	4622      	mov	r2, r4
  4028b0:	f241 732b 	movw	r3, #5931	; 0x172b
  4028b4:	f04f 0400 	mov.w	r4, #0
  4028b8:	18cd      	adds	r5, r1, r3
  4028ba:	eb42 0604 	adc.w	r6, r2, r4
  4028be:	4628      	mov	r0, r5
  4028c0:	4631      	mov	r1, r6
  4028c2:	4c11      	ldr	r4, [pc, #68]	; (402908 <main+0x1f4>)
  4028c4:	f241 722c 	movw	r2, #5932	; 0x172c
  4028c8:	f04f 0300 	mov.w	r3, #0
  4028cc:	47a0      	blx	r4
  4028ce:	4603      	mov	r3, r0
  4028d0:	460c      	mov	r4, r1
  4028d2:	4618      	mov	r0, r3
  4028d4:	4b0d      	ldr	r3, [pc, #52]	; (40290c <main+0x1f8>)
  4028d6:	4798      	blx	r3
    if (bme280_i2c_read_temp(&temp))
  4028d8:	e7aa      	b.n	402830 <main+0x11c>
  4028da:	bf00      	nop
  4028dc:	004004d5 	.word	0x004004d5
  4028e0:	004009e5 	.word	0x004009e5
  4028e4:	400e1850 	.word	0x400e1850
  4028e8:	004024ed 	.word	0x004024ed
  4028ec:	004058c8 	.word	0x004058c8
  4028f0:	00402c95 	.word	0x00402c95
  4028f4:	004024b9 	.word	0x004024b9
  4028f8:	0040244d 	.word	0x0040244d
  4028fc:	004058f4 	.word	0x004058f4
  402900:	0040256d 	.word	0x0040256d
  402904:	00401fb5 	.word	0x00401fb5
  402908:	00402935 	.word	0x00402935
  40290c:	20400001 	.word	0x20400001
  402910:	0040590c 	.word	0x0040590c
  402914:	004026d5 	.word	0x004026d5
  402918:	00405924 	.word	0x00405924
  40291c:	00402625 	.word	0x00402625
  402920:	0040266d 	.word	0x0040266d
  402924:	00405954 	.word	0x00405954
  402928:	00405970 	.word	0x00405970
  40292c:	400e1200 	.word	0x400e1200
  402930:	0040240d 	.word	0x0040240d

00402934 <__aeabi_uldivmod>:
  402934:	b953      	cbnz	r3, 40294c <__aeabi_uldivmod+0x18>
  402936:	b94a      	cbnz	r2, 40294c <__aeabi_uldivmod+0x18>
  402938:	2900      	cmp	r1, #0
  40293a:	bf08      	it	eq
  40293c:	2800      	cmpeq	r0, #0
  40293e:	bf1c      	itt	ne
  402940:	f04f 31ff 	movne.w	r1, #4294967295
  402944:	f04f 30ff 	movne.w	r0, #4294967295
  402948:	f000 b97a 	b.w	402c40 <__aeabi_idiv0>
  40294c:	f1ad 0c08 	sub.w	ip, sp, #8
  402950:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402954:	f000 f806 	bl	402964 <__udivmoddi4>
  402958:	f8dd e004 	ldr.w	lr, [sp, #4]
  40295c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402960:	b004      	add	sp, #16
  402962:	4770      	bx	lr

00402964 <__udivmoddi4>:
  402964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402968:	468c      	mov	ip, r1
  40296a:	460d      	mov	r5, r1
  40296c:	4604      	mov	r4, r0
  40296e:	9e08      	ldr	r6, [sp, #32]
  402970:	2b00      	cmp	r3, #0
  402972:	d151      	bne.n	402a18 <__udivmoddi4+0xb4>
  402974:	428a      	cmp	r2, r1
  402976:	4617      	mov	r7, r2
  402978:	d96d      	bls.n	402a56 <__udivmoddi4+0xf2>
  40297a:	fab2 fe82 	clz	lr, r2
  40297e:	f1be 0f00 	cmp.w	lr, #0
  402982:	d00b      	beq.n	40299c <__udivmoddi4+0x38>
  402984:	f1ce 0c20 	rsb	ip, lr, #32
  402988:	fa01 f50e 	lsl.w	r5, r1, lr
  40298c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402990:	fa02 f70e 	lsl.w	r7, r2, lr
  402994:	ea4c 0c05 	orr.w	ip, ip, r5
  402998:	fa00 f40e 	lsl.w	r4, r0, lr
  40299c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4029a0:	0c25      	lsrs	r5, r4, #16
  4029a2:	fbbc f8fa 	udiv	r8, ip, sl
  4029a6:	fa1f f987 	uxth.w	r9, r7
  4029aa:	fb0a cc18 	mls	ip, sl, r8, ip
  4029ae:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4029b2:	fb08 f309 	mul.w	r3, r8, r9
  4029b6:	42ab      	cmp	r3, r5
  4029b8:	d90a      	bls.n	4029d0 <__udivmoddi4+0x6c>
  4029ba:	19ed      	adds	r5, r5, r7
  4029bc:	f108 32ff 	add.w	r2, r8, #4294967295
  4029c0:	f080 8123 	bcs.w	402c0a <__udivmoddi4+0x2a6>
  4029c4:	42ab      	cmp	r3, r5
  4029c6:	f240 8120 	bls.w	402c0a <__udivmoddi4+0x2a6>
  4029ca:	f1a8 0802 	sub.w	r8, r8, #2
  4029ce:	443d      	add	r5, r7
  4029d0:	1aed      	subs	r5, r5, r3
  4029d2:	b2a4      	uxth	r4, r4
  4029d4:	fbb5 f0fa 	udiv	r0, r5, sl
  4029d8:	fb0a 5510 	mls	r5, sl, r0, r5
  4029dc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4029e0:	fb00 f909 	mul.w	r9, r0, r9
  4029e4:	45a1      	cmp	r9, r4
  4029e6:	d909      	bls.n	4029fc <__udivmoddi4+0x98>
  4029e8:	19e4      	adds	r4, r4, r7
  4029ea:	f100 33ff 	add.w	r3, r0, #4294967295
  4029ee:	f080 810a 	bcs.w	402c06 <__udivmoddi4+0x2a2>
  4029f2:	45a1      	cmp	r9, r4
  4029f4:	f240 8107 	bls.w	402c06 <__udivmoddi4+0x2a2>
  4029f8:	3802      	subs	r0, #2
  4029fa:	443c      	add	r4, r7
  4029fc:	eba4 0409 	sub.w	r4, r4, r9
  402a00:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a04:	2100      	movs	r1, #0
  402a06:	2e00      	cmp	r6, #0
  402a08:	d061      	beq.n	402ace <__udivmoddi4+0x16a>
  402a0a:	fa24 f40e 	lsr.w	r4, r4, lr
  402a0e:	2300      	movs	r3, #0
  402a10:	6034      	str	r4, [r6, #0]
  402a12:	6073      	str	r3, [r6, #4]
  402a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a18:	428b      	cmp	r3, r1
  402a1a:	d907      	bls.n	402a2c <__udivmoddi4+0xc8>
  402a1c:	2e00      	cmp	r6, #0
  402a1e:	d054      	beq.n	402aca <__udivmoddi4+0x166>
  402a20:	2100      	movs	r1, #0
  402a22:	e886 0021 	stmia.w	r6, {r0, r5}
  402a26:	4608      	mov	r0, r1
  402a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a2c:	fab3 f183 	clz	r1, r3
  402a30:	2900      	cmp	r1, #0
  402a32:	f040 808e 	bne.w	402b52 <__udivmoddi4+0x1ee>
  402a36:	42ab      	cmp	r3, r5
  402a38:	d302      	bcc.n	402a40 <__udivmoddi4+0xdc>
  402a3a:	4282      	cmp	r2, r0
  402a3c:	f200 80fa 	bhi.w	402c34 <__udivmoddi4+0x2d0>
  402a40:	1a84      	subs	r4, r0, r2
  402a42:	eb65 0503 	sbc.w	r5, r5, r3
  402a46:	2001      	movs	r0, #1
  402a48:	46ac      	mov	ip, r5
  402a4a:	2e00      	cmp	r6, #0
  402a4c:	d03f      	beq.n	402ace <__udivmoddi4+0x16a>
  402a4e:	e886 1010 	stmia.w	r6, {r4, ip}
  402a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a56:	b912      	cbnz	r2, 402a5e <__udivmoddi4+0xfa>
  402a58:	2701      	movs	r7, #1
  402a5a:	fbb7 f7f2 	udiv	r7, r7, r2
  402a5e:	fab7 fe87 	clz	lr, r7
  402a62:	f1be 0f00 	cmp.w	lr, #0
  402a66:	d134      	bne.n	402ad2 <__udivmoddi4+0x16e>
  402a68:	1beb      	subs	r3, r5, r7
  402a6a:	0c3a      	lsrs	r2, r7, #16
  402a6c:	fa1f fc87 	uxth.w	ip, r7
  402a70:	2101      	movs	r1, #1
  402a72:	fbb3 f8f2 	udiv	r8, r3, r2
  402a76:	0c25      	lsrs	r5, r4, #16
  402a78:	fb02 3318 	mls	r3, r2, r8, r3
  402a7c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402a80:	fb0c f308 	mul.w	r3, ip, r8
  402a84:	42ab      	cmp	r3, r5
  402a86:	d907      	bls.n	402a98 <__udivmoddi4+0x134>
  402a88:	19ed      	adds	r5, r5, r7
  402a8a:	f108 30ff 	add.w	r0, r8, #4294967295
  402a8e:	d202      	bcs.n	402a96 <__udivmoddi4+0x132>
  402a90:	42ab      	cmp	r3, r5
  402a92:	f200 80d1 	bhi.w	402c38 <__udivmoddi4+0x2d4>
  402a96:	4680      	mov	r8, r0
  402a98:	1aed      	subs	r5, r5, r3
  402a9a:	b2a3      	uxth	r3, r4
  402a9c:	fbb5 f0f2 	udiv	r0, r5, r2
  402aa0:	fb02 5510 	mls	r5, r2, r0, r5
  402aa4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402aa8:	fb0c fc00 	mul.w	ip, ip, r0
  402aac:	45a4      	cmp	ip, r4
  402aae:	d907      	bls.n	402ac0 <__udivmoddi4+0x15c>
  402ab0:	19e4      	adds	r4, r4, r7
  402ab2:	f100 33ff 	add.w	r3, r0, #4294967295
  402ab6:	d202      	bcs.n	402abe <__udivmoddi4+0x15a>
  402ab8:	45a4      	cmp	ip, r4
  402aba:	f200 80b8 	bhi.w	402c2e <__udivmoddi4+0x2ca>
  402abe:	4618      	mov	r0, r3
  402ac0:	eba4 040c 	sub.w	r4, r4, ip
  402ac4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402ac8:	e79d      	b.n	402a06 <__udivmoddi4+0xa2>
  402aca:	4631      	mov	r1, r6
  402acc:	4630      	mov	r0, r6
  402ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ad2:	f1ce 0420 	rsb	r4, lr, #32
  402ad6:	fa05 f30e 	lsl.w	r3, r5, lr
  402ada:	fa07 f70e 	lsl.w	r7, r7, lr
  402ade:	fa20 f804 	lsr.w	r8, r0, r4
  402ae2:	0c3a      	lsrs	r2, r7, #16
  402ae4:	fa25 f404 	lsr.w	r4, r5, r4
  402ae8:	ea48 0803 	orr.w	r8, r8, r3
  402aec:	fbb4 f1f2 	udiv	r1, r4, r2
  402af0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402af4:	fb02 4411 	mls	r4, r2, r1, r4
  402af8:	fa1f fc87 	uxth.w	ip, r7
  402afc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402b00:	fb01 f30c 	mul.w	r3, r1, ip
  402b04:	42ab      	cmp	r3, r5
  402b06:	fa00 f40e 	lsl.w	r4, r0, lr
  402b0a:	d909      	bls.n	402b20 <__udivmoddi4+0x1bc>
  402b0c:	19ed      	adds	r5, r5, r7
  402b0e:	f101 30ff 	add.w	r0, r1, #4294967295
  402b12:	f080 808a 	bcs.w	402c2a <__udivmoddi4+0x2c6>
  402b16:	42ab      	cmp	r3, r5
  402b18:	f240 8087 	bls.w	402c2a <__udivmoddi4+0x2c6>
  402b1c:	3902      	subs	r1, #2
  402b1e:	443d      	add	r5, r7
  402b20:	1aeb      	subs	r3, r5, r3
  402b22:	fa1f f588 	uxth.w	r5, r8
  402b26:	fbb3 f0f2 	udiv	r0, r3, r2
  402b2a:	fb02 3310 	mls	r3, r2, r0, r3
  402b2e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402b32:	fb00 f30c 	mul.w	r3, r0, ip
  402b36:	42ab      	cmp	r3, r5
  402b38:	d907      	bls.n	402b4a <__udivmoddi4+0x1e6>
  402b3a:	19ed      	adds	r5, r5, r7
  402b3c:	f100 38ff 	add.w	r8, r0, #4294967295
  402b40:	d26f      	bcs.n	402c22 <__udivmoddi4+0x2be>
  402b42:	42ab      	cmp	r3, r5
  402b44:	d96d      	bls.n	402c22 <__udivmoddi4+0x2be>
  402b46:	3802      	subs	r0, #2
  402b48:	443d      	add	r5, r7
  402b4a:	1aeb      	subs	r3, r5, r3
  402b4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b50:	e78f      	b.n	402a72 <__udivmoddi4+0x10e>
  402b52:	f1c1 0720 	rsb	r7, r1, #32
  402b56:	fa22 f807 	lsr.w	r8, r2, r7
  402b5a:	408b      	lsls	r3, r1
  402b5c:	fa05 f401 	lsl.w	r4, r5, r1
  402b60:	ea48 0303 	orr.w	r3, r8, r3
  402b64:	fa20 fe07 	lsr.w	lr, r0, r7
  402b68:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b6c:	40fd      	lsrs	r5, r7
  402b6e:	ea4e 0e04 	orr.w	lr, lr, r4
  402b72:	fbb5 f9fc 	udiv	r9, r5, ip
  402b76:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b7a:	fb0c 5519 	mls	r5, ip, r9, r5
  402b7e:	fa1f f883 	uxth.w	r8, r3
  402b82:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402b86:	fb09 f408 	mul.w	r4, r9, r8
  402b8a:	42ac      	cmp	r4, r5
  402b8c:	fa02 f201 	lsl.w	r2, r2, r1
  402b90:	fa00 fa01 	lsl.w	sl, r0, r1
  402b94:	d908      	bls.n	402ba8 <__udivmoddi4+0x244>
  402b96:	18ed      	adds	r5, r5, r3
  402b98:	f109 30ff 	add.w	r0, r9, #4294967295
  402b9c:	d243      	bcs.n	402c26 <__udivmoddi4+0x2c2>
  402b9e:	42ac      	cmp	r4, r5
  402ba0:	d941      	bls.n	402c26 <__udivmoddi4+0x2c2>
  402ba2:	f1a9 0902 	sub.w	r9, r9, #2
  402ba6:	441d      	add	r5, r3
  402ba8:	1b2d      	subs	r5, r5, r4
  402baa:	fa1f fe8e 	uxth.w	lr, lr
  402bae:	fbb5 f0fc 	udiv	r0, r5, ip
  402bb2:	fb0c 5510 	mls	r5, ip, r0, r5
  402bb6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402bba:	fb00 f808 	mul.w	r8, r0, r8
  402bbe:	45a0      	cmp	r8, r4
  402bc0:	d907      	bls.n	402bd2 <__udivmoddi4+0x26e>
  402bc2:	18e4      	adds	r4, r4, r3
  402bc4:	f100 35ff 	add.w	r5, r0, #4294967295
  402bc8:	d229      	bcs.n	402c1e <__udivmoddi4+0x2ba>
  402bca:	45a0      	cmp	r8, r4
  402bcc:	d927      	bls.n	402c1e <__udivmoddi4+0x2ba>
  402bce:	3802      	subs	r0, #2
  402bd0:	441c      	add	r4, r3
  402bd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402bd6:	eba4 0408 	sub.w	r4, r4, r8
  402bda:	fba0 8902 	umull	r8, r9, r0, r2
  402bde:	454c      	cmp	r4, r9
  402be0:	46c6      	mov	lr, r8
  402be2:	464d      	mov	r5, r9
  402be4:	d315      	bcc.n	402c12 <__udivmoddi4+0x2ae>
  402be6:	d012      	beq.n	402c0e <__udivmoddi4+0x2aa>
  402be8:	b156      	cbz	r6, 402c00 <__udivmoddi4+0x29c>
  402bea:	ebba 030e 	subs.w	r3, sl, lr
  402bee:	eb64 0405 	sbc.w	r4, r4, r5
  402bf2:	fa04 f707 	lsl.w	r7, r4, r7
  402bf6:	40cb      	lsrs	r3, r1
  402bf8:	431f      	orrs	r7, r3
  402bfa:	40cc      	lsrs	r4, r1
  402bfc:	6037      	str	r7, [r6, #0]
  402bfe:	6074      	str	r4, [r6, #4]
  402c00:	2100      	movs	r1, #0
  402c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c06:	4618      	mov	r0, r3
  402c08:	e6f8      	b.n	4029fc <__udivmoddi4+0x98>
  402c0a:	4690      	mov	r8, r2
  402c0c:	e6e0      	b.n	4029d0 <__udivmoddi4+0x6c>
  402c0e:	45c2      	cmp	sl, r8
  402c10:	d2ea      	bcs.n	402be8 <__udivmoddi4+0x284>
  402c12:	ebb8 0e02 	subs.w	lr, r8, r2
  402c16:	eb69 0503 	sbc.w	r5, r9, r3
  402c1a:	3801      	subs	r0, #1
  402c1c:	e7e4      	b.n	402be8 <__udivmoddi4+0x284>
  402c1e:	4628      	mov	r0, r5
  402c20:	e7d7      	b.n	402bd2 <__udivmoddi4+0x26e>
  402c22:	4640      	mov	r0, r8
  402c24:	e791      	b.n	402b4a <__udivmoddi4+0x1e6>
  402c26:	4681      	mov	r9, r0
  402c28:	e7be      	b.n	402ba8 <__udivmoddi4+0x244>
  402c2a:	4601      	mov	r1, r0
  402c2c:	e778      	b.n	402b20 <__udivmoddi4+0x1bc>
  402c2e:	3802      	subs	r0, #2
  402c30:	443c      	add	r4, r7
  402c32:	e745      	b.n	402ac0 <__udivmoddi4+0x15c>
  402c34:	4608      	mov	r0, r1
  402c36:	e708      	b.n	402a4a <__udivmoddi4+0xe6>
  402c38:	f1a8 0802 	sub.w	r8, r8, #2
  402c3c:	443d      	add	r5, r7
  402c3e:	e72b      	b.n	402a98 <__udivmoddi4+0x134>

00402c40 <__aeabi_idiv0>:
  402c40:	4770      	bx	lr
  402c42:	bf00      	nop

00402c44 <__libc_init_array>:
  402c44:	b570      	push	{r4, r5, r6, lr}
  402c46:	4e0f      	ldr	r6, [pc, #60]	; (402c84 <__libc_init_array+0x40>)
  402c48:	4d0f      	ldr	r5, [pc, #60]	; (402c88 <__libc_init_array+0x44>)
  402c4a:	1b76      	subs	r6, r6, r5
  402c4c:	10b6      	asrs	r6, r6, #2
  402c4e:	bf18      	it	ne
  402c50:	2400      	movne	r4, #0
  402c52:	d005      	beq.n	402c60 <__libc_init_array+0x1c>
  402c54:	3401      	adds	r4, #1
  402c56:	f855 3b04 	ldr.w	r3, [r5], #4
  402c5a:	4798      	blx	r3
  402c5c:	42a6      	cmp	r6, r4
  402c5e:	d1f9      	bne.n	402c54 <__libc_init_array+0x10>
  402c60:	4e0a      	ldr	r6, [pc, #40]	; (402c8c <__libc_init_array+0x48>)
  402c62:	4d0b      	ldr	r5, [pc, #44]	; (402c90 <__libc_init_array+0x4c>)
  402c64:	1b76      	subs	r6, r6, r5
  402c66:	f002 ff41 	bl	405aec <_init>
  402c6a:	10b6      	asrs	r6, r6, #2
  402c6c:	bf18      	it	ne
  402c6e:	2400      	movne	r4, #0
  402c70:	d006      	beq.n	402c80 <__libc_init_array+0x3c>
  402c72:	3401      	adds	r4, #1
  402c74:	f855 3b04 	ldr.w	r3, [r5], #4
  402c78:	4798      	blx	r3
  402c7a:	42a6      	cmp	r6, r4
  402c7c:	d1f9      	bne.n	402c72 <__libc_init_array+0x2e>
  402c7e:	bd70      	pop	{r4, r5, r6, pc}
  402c80:	bd70      	pop	{r4, r5, r6, pc}
  402c82:	bf00      	nop
  402c84:	00405af8 	.word	0x00405af8
  402c88:	00405af8 	.word	0x00405af8
  402c8c:	00405b00 	.word	0x00405b00
  402c90:	00405af8 	.word	0x00405af8

00402c94 <iprintf>:
  402c94:	b40f      	push	{r0, r1, r2, r3}
  402c96:	b500      	push	{lr}
  402c98:	4907      	ldr	r1, [pc, #28]	; (402cb8 <iprintf+0x24>)
  402c9a:	b083      	sub	sp, #12
  402c9c:	ab04      	add	r3, sp, #16
  402c9e:	6808      	ldr	r0, [r1, #0]
  402ca0:	f853 2b04 	ldr.w	r2, [r3], #4
  402ca4:	6881      	ldr	r1, [r0, #8]
  402ca6:	9301      	str	r3, [sp, #4]
  402ca8:	f000 f966 	bl	402f78 <_vfiprintf_r>
  402cac:	b003      	add	sp, #12
  402cae:	f85d eb04 	ldr.w	lr, [sp], #4
  402cb2:	b004      	add	sp, #16
  402cb4:	4770      	bx	lr
  402cb6:	bf00      	nop
  402cb8:	20400010 	.word	0x20400010

00402cbc <memset>:
  402cbc:	b470      	push	{r4, r5, r6}
  402cbe:	0786      	lsls	r6, r0, #30
  402cc0:	d046      	beq.n	402d50 <memset+0x94>
  402cc2:	1e54      	subs	r4, r2, #1
  402cc4:	2a00      	cmp	r2, #0
  402cc6:	d041      	beq.n	402d4c <memset+0x90>
  402cc8:	b2ca      	uxtb	r2, r1
  402cca:	4603      	mov	r3, r0
  402ccc:	e002      	b.n	402cd4 <memset+0x18>
  402cce:	f114 34ff 	adds.w	r4, r4, #4294967295
  402cd2:	d33b      	bcc.n	402d4c <memset+0x90>
  402cd4:	f803 2b01 	strb.w	r2, [r3], #1
  402cd8:	079d      	lsls	r5, r3, #30
  402cda:	d1f8      	bne.n	402cce <memset+0x12>
  402cdc:	2c03      	cmp	r4, #3
  402cde:	d92e      	bls.n	402d3e <memset+0x82>
  402ce0:	b2cd      	uxtb	r5, r1
  402ce2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402ce6:	2c0f      	cmp	r4, #15
  402ce8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402cec:	d919      	bls.n	402d22 <memset+0x66>
  402cee:	f103 0210 	add.w	r2, r3, #16
  402cf2:	4626      	mov	r6, r4
  402cf4:	3e10      	subs	r6, #16
  402cf6:	2e0f      	cmp	r6, #15
  402cf8:	f842 5c10 	str.w	r5, [r2, #-16]
  402cfc:	f842 5c0c 	str.w	r5, [r2, #-12]
  402d00:	f842 5c08 	str.w	r5, [r2, #-8]
  402d04:	f842 5c04 	str.w	r5, [r2, #-4]
  402d08:	f102 0210 	add.w	r2, r2, #16
  402d0c:	d8f2      	bhi.n	402cf4 <memset+0x38>
  402d0e:	f1a4 0210 	sub.w	r2, r4, #16
  402d12:	f022 020f 	bic.w	r2, r2, #15
  402d16:	f004 040f 	and.w	r4, r4, #15
  402d1a:	3210      	adds	r2, #16
  402d1c:	2c03      	cmp	r4, #3
  402d1e:	4413      	add	r3, r2
  402d20:	d90d      	bls.n	402d3e <memset+0x82>
  402d22:	461e      	mov	r6, r3
  402d24:	4622      	mov	r2, r4
  402d26:	3a04      	subs	r2, #4
  402d28:	2a03      	cmp	r2, #3
  402d2a:	f846 5b04 	str.w	r5, [r6], #4
  402d2e:	d8fa      	bhi.n	402d26 <memset+0x6a>
  402d30:	1f22      	subs	r2, r4, #4
  402d32:	f022 0203 	bic.w	r2, r2, #3
  402d36:	3204      	adds	r2, #4
  402d38:	4413      	add	r3, r2
  402d3a:	f004 0403 	and.w	r4, r4, #3
  402d3e:	b12c      	cbz	r4, 402d4c <memset+0x90>
  402d40:	b2c9      	uxtb	r1, r1
  402d42:	441c      	add	r4, r3
  402d44:	f803 1b01 	strb.w	r1, [r3], #1
  402d48:	429c      	cmp	r4, r3
  402d4a:	d1fb      	bne.n	402d44 <memset+0x88>
  402d4c:	bc70      	pop	{r4, r5, r6}
  402d4e:	4770      	bx	lr
  402d50:	4614      	mov	r4, r2
  402d52:	4603      	mov	r3, r0
  402d54:	e7c2      	b.n	402cdc <memset+0x20>
  402d56:	bf00      	nop

00402d58 <setbuf>:
  402d58:	2900      	cmp	r1, #0
  402d5a:	bf0c      	ite	eq
  402d5c:	2202      	moveq	r2, #2
  402d5e:	2200      	movne	r2, #0
  402d60:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d64:	f000 b800 	b.w	402d68 <setvbuf>

00402d68 <setvbuf>:
  402d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402d6c:	4c61      	ldr	r4, [pc, #388]	; (402ef4 <setvbuf+0x18c>)
  402d6e:	6825      	ldr	r5, [r4, #0]
  402d70:	b083      	sub	sp, #12
  402d72:	4604      	mov	r4, r0
  402d74:	460f      	mov	r7, r1
  402d76:	4690      	mov	r8, r2
  402d78:	461e      	mov	r6, r3
  402d7a:	b115      	cbz	r5, 402d82 <setvbuf+0x1a>
  402d7c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402d7e:	2b00      	cmp	r3, #0
  402d80:	d064      	beq.n	402e4c <setvbuf+0xe4>
  402d82:	f1b8 0f02 	cmp.w	r8, #2
  402d86:	d006      	beq.n	402d96 <setvbuf+0x2e>
  402d88:	f1b8 0f01 	cmp.w	r8, #1
  402d8c:	f200 809f 	bhi.w	402ece <setvbuf+0x166>
  402d90:	2e00      	cmp	r6, #0
  402d92:	f2c0 809c 	blt.w	402ece <setvbuf+0x166>
  402d96:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402d98:	07d8      	lsls	r0, r3, #31
  402d9a:	d534      	bpl.n	402e06 <setvbuf+0x9e>
  402d9c:	4621      	mov	r1, r4
  402d9e:	4628      	mov	r0, r5
  402da0:	f001 f888 	bl	403eb4 <_fflush_r>
  402da4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402da6:	b141      	cbz	r1, 402dba <setvbuf+0x52>
  402da8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402dac:	4299      	cmp	r1, r3
  402dae:	d002      	beq.n	402db6 <setvbuf+0x4e>
  402db0:	4628      	mov	r0, r5
  402db2:	f001 f9fd 	bl	4041b0 <_free_r>
  402db6:	2300      	movs	r3, #0
  402db8:	6323      	str	r3, [r4, #48]	; 0x30
  402dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dbe:	2200      	movs	r2, #0
  402dc0:	61a2      	str	r2, [r4, #24]
  402dc2:	6062      	str	r2, [r4, #4]
  402dc4:	061a      	lsls	r2, r3, #24
  402dc6:	d43a      	bmi.n	402e3e <setvbuf+0xd6>
  402dc8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402dcc:	f023 0303 	bic.w	r3, r3, #3
  402dd0:	f1b8 0f02 	cmp.w	r8, #2
  402dd4:	81a3      	strh	r3, [r4, #12]
  402dd6:	d01d      	beq.n	402e14 <setvbuf+0xac>
  402dd8:	ab01      	add	r3, sp, #4
  402dda:	466a      	mov	r2, sp
  402ddc:	4621      	mov	r1, r4
  402dde:	4628      	mov	r0, r5
  402de0:	f001 fc84 	bl	4046ec <__swhatbuf_r>
  402de4:	89a3      	ldrh	r3, [r4, #12]
  402de6:	4318      	orrs	r0, r3
  402de8:	81a0      	strh	r0, [r4, #12]
  402dea:	2e00      	cmp	r6, #0
  402dec:	d132      	bne.n	402e54 <setvbuf+0xec>
  402dee:	9e00      	ldr	r6, [sp, #0]
  402df0:	4630      	mov	r0, r6
  402df2:	f001 fcf3 	bl	4047dc <malloc>
  402df6:	4607      	mov	r7, r0
  402df8:	2800      	cmp	r0, #0
  402dfa:	d06b      	beq.n	402ed4 <setvbuf+0x16c>
  402dfc:	89a3      	ldrh	r3, [r4, #12]
  402dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e02:	81a3      	strh	r3, [r4, #12]
  402e04:	e028      	b.n	402e58 <setvbuf+0xf0>
  402e06:	89a3      	ldrh	r3, [r4, #12]
  402e08:	0599      	lsls	r1, r3, #22
  402e0a:	d4c7      	bmi.n	402d9c <setvbuf+0x34>
  402e0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402e0e:	f001 fc69 	bl	4046e4 <__retarget_lock_acquire_recursive>
  402e12:	e7c3      	b.n	402d9c <setvbuf+0x34>
  402e14:	2500      	movs	r5, #0
  402e16:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402e18:	2600      	movs	r6, #0
  402e1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402e1e:	f043 0302 	orr.w	r3, r3, #2
  402e22:	2001      	movs	r0, #1
  402e24:	60a6      	str	r6, [r4, #8]
  402e26:	07ce      	lsls	r6, r1, #31
  402e28:	81a3      	strh	r3, [r4, #12]
  402e2a:	6022      	str	r2, [r4, #0]
  402e2c:	6122      	str	r2, [r4, #16]
  402e2e:	6160      	str	r0, [r4, #20]
  402e30:	d401      	bmi.n	402e36 <setvbuf+0xce>
  402e32:	0598      	lsls	r0, r3, #22
  402e34:	d53e      	bpl.n	402eb4 <setvbuf+0x14c>
  402e36:	4628      	mov	r0, r5
  402e38:	b003      	add	sp, #12
  402e3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402e3e:	6921      	ldr	r1, [r4, #16]
  402e40:	4628      	mov	r0, r5
  402e42:	f001 f9b5 	bl	4041b0 <_free_r>
  402e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e4a:	e7bd      	b.n	402dc8 <setvbuf+0x60>
  402e4c:	4628      	mov	r0, r5
  402e4e:	f001 f889 	bl	403f64 <__sinit>
  402e52:	e796      	b.n	402d82 <setvbuf+0x1a>
  402e54:	2f00      	cmp	r7, #0
  402e56:	d0cb      	beq.n	402df0 <setvbuf+0x88>
  402e58:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402e5a:	2b00      	cmp	r3, #0
  402e5c:	d033      	beq.n	402ec6 <setvbuf+0x15e>
  402e5e:	9b00      	ldr	r3, [sp, #0]
  402e60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402e64:	6027      	str	r7, [r4, #0]
  402e66:	429e      	cmp	r6, r3
  402e68:	bf1c      	itt	ne
  402e6a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402e6e:	81a2      	strhne	r2, [r4, #12]
  402e70:	f1b8 0f01 	cmp.w	r8, #1
  402e74:	bf04      	itt	eq
  402e76:	f042 0201 	orreq.w	r2, r2, #1
  402e7a:	81a2      	strheq	r2, [r4, #12]
  402e7c:	b292      	uxth	r2, r2
  402e7e:	f012 0308 	ands.w	r3, r2, #8
  402e82:	6127      	str	r7, [r4, #16]
  402e84:	6166      	str	r6, [r4, #20]
  402e86:	d00e      	beq.n	402ea6 <setvbuf+0x13e>
  402e88:	07d1      	lsls	r1, r2, #31
  402e8a:	d51a      	bpl.n	402ec2 <setvbuf+0x15a>
  402e8c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402e8e:	4276      	negs	r6, r6
  402e90:	2300      	movs	r3, #0
  402e92:	f015 0501 	ands.w	r5, r5, #1
  402e96:	61a6      	str	r6, [r4, #24]
  402e98:	60a3      	str	r3, [r4, #8]
  402e9a:	d009      	beq.n	402eb0 <setvbuf+0x148>
  402e9c:	2500      	movs	r5, #0
  402e9e:	4628      	mov	r0, r5
  402ea0:	b003      	add	sp, #12
  402ea2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402ea6:	60a3      	str	r3, [r4, #8]
  402ea8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402eaa:	f015 0501 	ands.w	r5, r5, #1
  402eae:	d1f5      	bne.n	402e9c <setvbuf+0x134>
  402eb0:	0593      	lsls	r3, r2, #22
  402eb2:	d4c0      	bmi.n	402e36 <setvbuf+0xce>
  402eb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402eb6:	f001 fc17 	bl	4046e8 <__retarget_lock_release_recursive>
  402eba:	4628      	mov	r0, r5
  402ebc:	b003      	add	sp, #12
  402ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402ec2:	60a6      	str	r6, [r4, #8]
  402ec4:	e7f0      	b.n	402ea8 <setvbuf+0x140>
  402ec6:	4628      	mov	r0, r5
  402ec8:	f001 f84c 	bl	403f64 <__sinit>
  402ecc:	e7c7      	b.n	402e5e <setvbuf+0xf6>
  402ece:	f04f 35ff 	mov.w	r5, #4294967295
  402ed2:	e7b0      	b.n	402e36 <setvbuf+0xce>
  402ed4:	f8dd 9000 	ldr.w	r9, [sp]
  402ed8:	45b1      	cmp	r9, r6
  402eda:	d004      	beq.n	402ee6 <setvbuf+0x17e>
  402edc:	4648      	mov	r0, r9
  402ede:	f001 fc7d 	bl	4047dc <malloc>
  402ee2:	4607      	mov	r7, r0
  402ee4:	b920      	cbnz	r0, 402ef0 <setvbuf+0x188>
  402ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402eea:	f04f 35ff 	mov.w	r5, #4294967295
  402eee:	e792      	b.n	402e16 <setvbuf+0xae>
  402ef0:	464e      	mov	r6, r9
  402ef2:	e783      	b.n	402dfc <setvbuf+0x94>
  402ef4:	20400010 	.word	0x20400010

00402ef8 <__sprint_r.part.0>:
  402ef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402efc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402efe:	049c      	lsls	r4, r3, #18
  402f00:	4693      	mov	fp, r2
  402f02:	d52f      	bpl.n	402f64 <__sprint_r.part.0+0x6c>
  402f04:	6893      	ldr	r3, [r2, #8]
  402f06:	6812      	ldr	r2, [r2, #0]
  402f08:	b353      	cbz	r3, 402f60 <__sprint_r.part.0+0x68>
  402f0a:	460e      	mov	r6, r1
  402f0c:	4607      	mov	r7, r0
  402f0e:	f102 0908 	add.w	r9, r2, #8
  402f12:	e919 0420 	ldmdb	r9, {r5, sl}
  402f16:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402f1a:	d017      	beq.n	402f4c <__sprint_r.part.0+0x54>
  402f1c:	3d04      	subs	r5, #4
  402f1e:	2400      	movs	r4, #0
  402f20:	e001      	b.n	402f26 <__sprint_r.part.0+0x2e>
  402f22:	45a0      	cmp	r8, r4
  402f24:	d010      	beq.n	402f48 <__sprint_r.part.0+0x50>
  402f26:	4632      	mov	r2, r6
  402f28:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402f2c:	4638      	mov	r0, r7
  402f2e:	f001 f8bb 	bl	4040a8 <_fputwc_r>
  402f32:	1c43      	adds	r3, r0, #1
  402f34:	f104 0401 	add.w	r4, r4, #1
  402f38:	d1f3      	bne.n	402f22 <__sprint_r.part.0+0x2a>
  402f3a:	2300      	movs	r3, #0
  402f3c:	f8cb 3008 	str.w	r3, [fp, #8]
  402f40:	f8cb 3004 	str.w	r3, [fp, #4]
  402f44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f48:	f8db 3008 	ldr.w	r3, [fp, #8]
  402f4c:	f02a 0a03 	bic.w	sl, sl, #3
  402f50:	eba3 030a 	sub.w	r3, r3, sl
  402f54:	f8cb 3008 	str.w	r3, [fp, #8]
  402f58:	f109 0908 	add.w	r9, r9, #8
  402f5c:	2b00      	cmp	r3, #0
  402f5e:	d1d8      	bne.n	402f12 <__sprint_r.part.0+0x1a>
  402f60:	2000      	movs	r0, #0
  402f62:	e7ea      	b.n	402f3a <__sprint_r.part.0+0x42>
  402f64:	f001 fa0a 	bl	40437c <__sfvwrite_r>
  402f68:	2300      	movs	r3, #0
  402f6a:	f8cb 3008 	str.w	r3, [fp, #8]
  402f6e:	f8cb 3004 	str.w	r3, [fp, #4]
  402f72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f76:	bf00      	nop

00402f78 <_vfiprintf_r>:
  402f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f7c:	b0ad      	sub	sp, #180	; 0xb4
  402f7e:	461d      	mov	r5, r3
  402f80:	468b      	mov	fp, r1
  402f82:	4690      	mov	r8, r2
  402f84:	9307      	str	r3, [sp, #28]
  402f86:	9006      	str	r0, [sp, #24]
  402f88:	b118      	cbz	r0, 402f92 <_vfiprintf_r+0x1a>
  402f8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f8c:	2b00      	cmp	r3, #0
  402f8e:	f000 80f3 	beq.w	403178 <_vfiprintf_r+0x200>
  402f92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f96:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402f9a:	07df      	lsls	r7, r3, #31
  402f9c:	b281      	uxth	r1, r0
  402f9e:	d402      	bmi.n	402fa6 <_vfiprintf_r+0x2e>
  402fa0:	058e      	lsls	r6, r1, #22
  402fa2:	f140 80fc 	bpl.w	40319e <_vfiprintf_r+0x226>
  402fa6:	048c      	lsls	r4, r1, #18
  402fa8:	d40a      	bmi.n	402fc0 <_vfiprintf_r+0x48>
  402faa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402fae:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402fb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402fb6:	f8ab 100c 	strh.w	r1, [fp, #12]
  402fba:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402fbe:	b289      	uxth	r1, r1
  402fc0:	0708      	lsls	r0, r1, #28
  402fc2:	f140 80b3 	bpl.w	40312c <_vfiprintf_r+0x1b4>
  402fc6:	f8db 3010 	ldr.w	r3, [fp, #16]
  402fca:	2b00      	cmp	r3, #0
  402fcc:	f000 80ae 	beq.w	40312c <_vfiprintf_r+0x1b4>
  402fd0:	f001 031a 	and.w	r3, r1, #26
  402fd4:	2b0a      	cmp	r3, #10
  402fd6:	f000 80b5 	beq.w	403144 <_vfiprintf_r+0x1cc>
  402fda:	2300      	movs	r3, #0
  402fdc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402fe0:	930b      	str	r3, [sp, #44]	; 0x2c
  402fe2:	9311      	str	r3, [sp, #68]	; 0x44
  402fe4:	9310      	str	r3, [sp, #64]	; 0x40
  402fe6:	9303      	str	r3, [sp, #12]
  402fe8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402fec:	46ca      	mov	sl, r9
  402fee:	f8cd b010 	str.w	fp, [sp, #16]
  402ff2:	f898 3000 	ldrb.w	r3, [r8]
  402ff6:	4644      	mov	r4, r8
  402ff8:	b1fb      	cbz	r3, 40303a <_vfiprintf_r+0xc2>
  402ffa:	2b25      	cmp	r3, #37	; 0x25
  402ffc:	d102      	bne.n	403004 <_vfiprintf_r+0x8c>
  402ffe:	e01c      	b.n	40303a <_vfiprintf_r+0xc2>
  403000:	2b25      	cmp	r3, #37	; 0x25
  403002:	d003      	beq.n	40300c <_vfiprintf_r+0x94>
  403004:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403008:	2b00      	cmp	r3, #0
  40300a:	d1f9      	bne.n	403000 <_vfiprintf_r+0x88>
  40300c:	eba4 0508 	sub.w	r5, r4, r8
  403010:	b19d      	cbz	r5, 40303a <_vfiprintf_r+0xc2>
  403012:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403014:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403016:	f8ca 8000 	str.w	r8, [sl]
  40301a:	3301      	adds	r3, #1
  40301c:	442a      	add	r2, r5
  40301e:	2b07      	cmp	r3, #7
  403020:	f8ca 5004 	str.w	r5, [sl, #4]
  403024:	9211      	str	r2, [sp, #68]	; 0x44
  403026:	9310      	str	r3, [sp, #64]	; 0x40
  403028:	dd7a      	ble.n	403120 <_vfiprintf_r+0x1a8>
  40302a:	2a00      	cmp	r2, #0
  40302c:	f040 84b0 	bne.w	403990 <_vfiprintf_r+0xa18>
  403030:	9b03      	ldr	r3, [sp, #12]
  403032:	9210      	str	r2, [sp, #64]	; 0x40
  403034:	442b      	add	r3, r5
  403036:	46ca      	mov	sl, r9
  403038:	9303      	str	r3, [sp, #12]
  40303a:	7823      	ldrb	r3, [r4, #0]
  40303c:	2b00      	cmp	r3, #0
  40303e:	f000 83e0 	beq.w	403802 <_vfiprintf_r+0x88a>
  403042:	2000      	movs	r0, #0
  403044:	f04f 0300 	mov.w	r3, #0
  403048:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40304c:	f104 0801 	add.w	r8, r4, #1
  403050:	7862      	ldrb	r2, [r4, #1]
  403052:	4605      	mov	r5, r0
  403054:	4606      	mov	r6, r0
  403056:	4603      	mov	r3, r0
  403058:	f04f 34ff 	mov.w	r4, #4294967295
  40305c:	f108 0801 	add.w	r8, r8, #1
  403060:	f1a2 0120 	sub.w	r1, r2, #32
  403064:	2958      	cmp	r1, #88	; 0x58
  403066:	f200 82de 	bhi.w	403626 <_vfiprintf_r+0x6ae>
  40306a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40306e:	0221      	.short	0x0221
  403070:	02dc02dc 	.word	0x02dc02dc
  403074:	02dc0229 	.word	0x02dc0229
  403078:	02dc02dc 	.word	0x02dc02dc
  40307c:	02dc02dc 	.word	0x02dc02dc
  403080:	028902dc 	.word	0x028902dc
  403084:	02dc0295 	.word	0x02dc0295
  403088:	02bd00a2 	.word	0x02bd00a2
  40308c:	019f02dc 	.word	0x019f02dc
  403090:	01a401a4 	.word	0x01a401a4
  403094:	01a401a4 	.word	0x01a401a4
  403098:	01a401a4 	.word	0x01a401a4
  40309c:	01a401a4 	.word	0x01a401a4
  4030a0:	02dc01a4 	.word	0x02dc01a4
  4030a4:	02dc02dc 	.word	0x02dc02dc
  4030a8:	02dc02dc 	.word	0x02dc02dc
  4030ac:	02dc02dc 	.word	0x02dc02dc
  4030b0:	02dc02dc 	.word	0x02dc02dc
  4030b4:	01b202dc 	.word	0x01b202dc
  4030b8:	02dc02dc 	.word	0x02dc02dc
  4030bc:	02dc02dc 	.word	0x02dc02dc
  4030c0:	02dc02dc 	.word	0x02dc02dc
  4030c4:	02dc02dc 	.word	0x02dc02dc
  4030c8:	02dc02dc 	.word	0x02dc02dc
  4030cc:	02dc0197 	.word	0x02dc0197
  4030d0:	02dc02dc 	.word	0x02dc02dc
  4030d4:	02dc02dc 	.word	0x02dc02dc
  4030d8:	02dc019b 	.word	0x02dc019b
  4030dc:	025302dc 	.word	0x025302dc
  4030e0:	02dc02dc 	.word	0x02dc02dc
  4030e4:	02dc02dc 	.word	0x02dc02dc
  4030e8:	02dc02dc 	.word	0x02dc02dc
  4030ec:	02dc02dc 	.word	0x02dc02dc
  4030f0:	02dc02dc 	.word	0x02dc02dc
  4030f4:	021b025a 	.word	0x021b025a
  4030f8:	02dc02dc 	.word	0x02dc02dc
  4030fc:	026e02dc 	.word	0x026e02dc
  403100:	02dc021b 	.word	0x02dc021b
  403104:	027302dc 	.word	0x027302dc
  403108:	01f502dc 	.word	0x01f502dc
  40310c:	02090182 	.word	0x02090182
  403110:	02dc02d7 	.word	0x02dc02d7
  403114:	02dc029a 	.word	0x02dc029a
  403118:	02dc00a7 	.word	0x02dc00a7
  40311c:	022e02dc 	.word	0x022e02dc
  403120:	f10a 0a08 	add.w	sl, sl, #8
  403124:	9b03      	ldr	r3, [sp, #12]
  403126:	442b      	add	r3, r5
  403128:	9303      	str	r3, [sp, #12]
  40312a:	e786      	b.n	40303a <_vfiprintf_r+0xc2>
  40312c:	4659      	mov	r1, fp
  40312e:	9806      	ldr	r0, [sp, #24]
  403130:	f000 fdac 	bl	403c8c <__swsetup_r>
  403134:	bb18      	cbnz	r0, 40317e <_vfiprintf_r+0x206>
  403136:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40313a:	f001 031a 	and.w	r3, r1, #26
  40313e:	2b0a      	cmp	r3, #10
  403140:	f47f af4b 	bne.w	402fda <_vfiprintf_r+0x62>
  403144:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403148:	2b00      	cmp	r3, #0
  40314a:	f6ff af46 	blt.w	402fda <_vfiprintf_r+0x62>
  40314e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403152:	07db      	lsls	r3, r3, #31
  403154:	d405      	bmi.n	403162 <_vfiprintf_r+0x1ea>
  403156:	058f      	lsls	r7, r1, #22
  403158:	d403      	bmi.n	403162 <_vfiprintf_r+0x1ea>
  40315a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40315e:	f001 fac3 	bl	4046e8 <__retarget_lock_release_recursive>
  403162:	462b      	mov	r3, r5
  403164:	4642      	mov	r2, r8
  403166:	4659      	mov	r1, fp
  403168:	9806      	ldr	r0, [sp, #24]
  40316a:	f000 fd4d 	bl	403c08 <__sbprintf>
  40316e:	9003      	str	r0, [sp, #12]
  403170:	9803      	ldr	r0, [sp, #12]
  403172:	b02d      	add	sp, #180	; 0xb4
  403174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403178:	f000 fef4 	bl	403f64 <__sinit>
  40317c:	e709      	b.n	402f92 <_vfiprintf_r+0x1a>
  40317e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403182:	07d9      	lsls	r1, r3, #31
  403184:	d404      	bmi.n	403190 <_vfiprintf_r+0x218>
  403186:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40318a:	059a      	lsls	r2, r3, #22
  40318c:	f140 84aa 	bpl.w	403ae4 <_vfiprintf_r+0xb6c>
  403190:	f04f 33ff 	mov.w	r3, #4294967295
  403194:	9303      	str	r3, [sp, #12]
  403196:	9803      	ldr	r0, [sp, #12]
  403198:	b02d      	add	sp, #180	; 0xb4
  40319a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40319e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4031a2:	f001 fa9f 	bl	4046e4 <__retarget_lock_acquire_recursive>
  4031a6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4031aa:	b281      	uxth	r1, r0
  4031ac:	e6fb      	b.n	402fa6 <_vfiprintf_r+0x2e>
  4031ae:	4276      	negs	r6, r6
  4031b0:	9207      	str	r2, [sp, #28]
  4031b2:	f043 0304 	orr.w	r3, r3, #4
  4031b6:	f898 2000 	ldrb.w	r2, [r8]
  4031ba:	e74f      	b.n	40305c <_vfiprintf_r+0xe4>
  4031bc:	9608      	str	r6, [sp, #32]
  4031be:	069e      	lsls	r6, r3, #26
  4031c0:	f100 8450 	bmi.w	403a64 <_vfiprintf_r+0xaec>
  4031c4:	9907      	ldr	r1, [sp, #28]
  4031c6:	06dd      	lsls	r5, r3, #27
  4031c8:	460a      	mov	r2, r1
  4031ca:	f100 83ef 	bmi.w	4039ac <_vfiprintf_r+0xa34>
  4031ce:	0658      	lsls	r0, r3, #25
  4031d0:	f140 83ec 	bpl.w	4039ac <_vfiprintf_r+0xa34>
  4031d4:	880e      	ldrh	r6, [r1, #0]
  4031d6:	3104      	adds	r1, #4
  4031d8:	2700      	movs	r7, #0
  4031da:	2201      	movs	r2, #1
  4031dc:	9107      	str	r1, [sp, #28]
  4031de:	f04f 0100 	mov.w	r1, #0
  4031e2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4031e6:	2500      	movs	r5, #0
  4031e8:	1c61      	adds	r1, r4, #1
  4031ea:	f000 8116 	beq.w	40341a <_vfiprintf_r+0x4a2>
  4031ee:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4031f2:	9102      	str	r1, [sp, #8]
  4031f4:	ea56 0107 	orrs.w	r1, r6, r7
  4031f8:	f040 8114 	bne.w	403424 <_vfiprintf_r+0x4ac>
  4031fc:	2c00      	cmp	r4, #0
  4031fe:	f040 835c 	bne.w	4038ba <_vfiprintf_r+0x942>
  403202:	2a00      	cmp	r2, #0
  403204:	f040 83b7 	bne.w	403976 <_vfiprintf_r+0x9fe>
  403208:	f013 0301 	ands.w	r3, r3, #1
  40320c:	9305      	str	r3, [sp, #20]
  40320e:	f000 8457 	beq.w	403ac0 <_vfiprintf_r+0xb48>
  403212:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403216:	2330      	movs	r3, #48	; 0x30
  403218:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40321c:	9b05      	ldr	r3, [sp, #20]
  40321e:	42a3      	cmp	r3, r4
  403220:	bfb8      	it	lt
  403222:	4623      	movlt	r3, r4
  403224:	9301      	str	r3, [sp, #4]
  403226:	b10d      	cbz	r5, 40322c <_vfiprintf_r+0x2b4>
  403228:	3301      	adds	r3, #1
  40322a:	9301      	str	r3, [sp, #4]
  40322c:	9b02      	ldr	r3, [sp, #8]
  40322e:	f013 0302 	ands.w	r3, r3, #2
  403232:	9309      	str	r3, [sp, #36]	; 0x24
  403234:	d002      	beq.n	40323c <_vfiprintf_r+0x2c4>
  403236:	9b01      	ldr	r3, [sp, #4]
  403238:	3302      	adds	r3, #2
  40323a:	9301      	str	r3, [sp, #4]
  40323c:	9b02      	ldr	r3, [sp, #8]
  40323e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403242:	930a      	str	r3, [sp, #40]	; 0x28
  403244:	f040 8217 	bne.w	403676 <_vfiprintf_r+0x6fe>
  403248:	9b08      	ldr	r3, [sp, #32]
  40324a:	9a01      	ldr	r2, [sp, #4]
  40324c:	1a9d      	subs	r5, r3, r2
  40324e:	2d00      	cmp	r5, #0
  403250:	f340 8211 	ble.w	403676 <_vfiprintf_r+0x6fe>
  403254:	2d10      	cmp	r5, #16
  403256:	f340 8490 	ble.w	403b7a <_vfiprintf_r+0xc02>
  40325a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40325c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40325e:	4ec4      	ldr	r6, [pc, #784]	; (403570 <_vfiprintf_r+0x5f8>)
  403260:	46d6      	mov	lr, sl
  403262:	2710      	movs	r7, #16
  403264:	46a2      	mov	sl, r4
  403266:	4619      	mov	r1, r3
  403268:	9c06      	ldr	r4, [sp, #24]
  40326a:	e007      	b.n	40327c <_vfiprintf_r+0x304>
  40326c:	f101 0c02 	add.w	ip, r1, #2
  403270:	f10e 0e08 	add.w	lr, lr, #8
  403274:	4601      	mov	r1, r0
  403276:	3d10      	subs	r5, #16
  403278:	2d10      	cmp	r5, #16
  40327a:	dd11      	ble.n	4032a0 <_vfiprintf_r+0x328>
  40327c:	1c48      	adds	r0, r1, #1
  40327e:	3210      	adds	r2, #16
  403280:	2807      	cmp	r0, #7
  403282:	9211      	str	r2, [sp, #68]	; 0x44
  403284:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403288:	9010      	str	r0, [sp, #64]	; 0x40
  40328a:	ddef      	ble.n	40326c <_vfiprintf_r+0x2f4>
  40328c:	2a00      	cmp	r2, #0
  40328e:	f040 81e4 	bne.w	40365a <_vfiprintf_r+0x6e2>
  403292:	3d10      	subs	r5, #16
  403294:	2d10      	cmp	r5, #16
  403296:	4611      	mov	r1, r2
  403298:	f04f 0c01 	mov.w	ip, #1
  40329c:	46ce      	mov	lr, r9
  40329e:	dced      	bgt.n	40327c <_vfiprintf_r+0x304>
  4032a0:	4654      	mov	r4, sl
  4032a2:	4661      	mov	r1, ip
  4032a4:	46f2      	mov	sl, lr
  4032a6:	442a      	add	r2, r5
  4032a8:	2907      	cmp	r1, #7
  4032aa:	9211      	str	r2, [sp, #68]	; 0x44
  4032ac:	f8ca 6000 	str.w	r6, [sl]
  4032b0:	f8ca 5004 	str.w	r5, [sl, #4]
  4032b4:	9110      	str	r1, [sp, #64]	; 0x40
  4032b6:	f300 82ec 	bgt.w	403892 <_vfiprintf_r+0x91a>
  4032ba:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4032be:	f10a 0a08 	add.w	sl, sl, #8
  4032c2:	1c48      	adds	r0, r1, #1
  4032c4:	2d00      	cmp	r5, #0
  4032c6:	f040 81de 	bne.w	403686 <_vfiprintf_r+0x70e>
  4032ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032cc:	2b00      	cmp	r3, #0
  4032ce:	f000 81f8 	beq.w	4036c2 <_vfiprintf_r+0x74a>
  4032d2:	3202      	adds	r2, #2
  4032d4:	a90e      	add	r1, sp, #56	; 0x38
  4032d6:	2302      	movs	r3, #2
  4032d8:	2807      	cmp	r0, #7
  4032da:	9211      	str	r2, [sp, #68]	; 0x44
  4032dc:	9010      	str	r0, [sp, #64]	; 0x40
  4032de:	e88a 000a 	stmia.w	sl, {r1, r3}
  4032e2:	f340 81ea 	ble.w	4036ba <_vfiprintf_r+0x742>
  4032e6:	2a00      	cmp	r2, #0
  4032e8:	f040 838c 	bne.w	403a04 <_vfiprintf_r+0xa8c>
  4032ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032ee:	2b80      	cmp	r3, #128	; 0x80
  4032f0:	f04f 0001 	mov.w	r0, #1
  4032f4:	4611      	mov	r1, r2
  4032f6:	46ca      	mov	sl, r9
  4032f8:	f040 81e7 	bne.w	4036ca <_vfiprintf_r+0x752>
  4032fc:	9b08      	ldr	r3, [sp, #32]
  4032fe:	9d01      	ldr	r5, [sp, #4]
  403300:	1b5e      	subs	r6, r3, r5
  403302:	2e00      	cmp	r6, #0
  403304:	f340 81e1 	ble.w	4036ca <_vfiprintf_r+0x752>
  403308:	2e10      	cmp	r6, #16
  40330a:	4d9a      	ldr	r5, [pc, #616]	; (403574 <_vfiprintf_r+0x5fc>)
  40330c:	f340 8450 	ble.w	403bb0 <_vfiprintf_r+0xc38>
  403310:	46d4      	mov	ip, sl
  403312:	2710      	movs	r7, #16
  403314:	46a2      	mov	sl, r4
  403316:	9c06      	ldr	r4, [sp, #24]
  403318:	e007      	b.n	40332a <_vfiprintf_r+0x3b2>
  40331a:	f101 0e02 	add.w	lr, r1, #2
  40331e:	f10c 0c08 	add.w	ip, ip, #8
  403322:	4601      	mov	r1, r0
  403324:	3e10      	subs	r6, #16
  403326:	2e10      	cmp	r6, #16
  403328:	dd11      	ble.n	40334e <_vfiprintf_r+0x3d6>
  40332a:	1c48      	adds	r0, r1, #1
  40332c:	3210      	adds	r2, #16
  40332e:	2807      	cmp	r0, #7
  403330:	9211      	str	r2, [sp, #68]	; 0x44
  403332:	e88c 00a0 	stmia.w	ip, {r5, r7}
  403336:	9010      	str	r0, [sp, #64]	; 0x40
  403338:	ddef      	ble.n	40331a <_vfiprintf_r+0x3a2>
  40333a:	2a00      	cmp	r2, #0
  40333c:	f040 829d 	bne.w	40387a <_vfiprintf_r+0x902>
  403340:	3e10      	subs	r6, #16
  403342:	2e10      	cmp	r6, #16
  403344:	f04f 0e01 	mov.w	lr, #1
  403348:	4611      	mov	r1, r2
  40334a:	46cc      	mov	ip, r9
  40334c:	dced      	bgt.n	40332a <_vfiprintf_r+0x3b2>
  40334e:	4654      	mov	r4, sl
  403350:	46e2      	mov	sl, ip
  403352:	4432      	add	r2, r6
  403354:	f1be 0f07 	cmp.w	lr, #7
  403358:	9211      	str	r2, [sp, #68]	; 0x44
  40335a:	e88a 0060 	stmia.w	sl, {r5, r6}
  40335e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403362:	f300 8369 	bgt.w	403a38 <_vfiprintf_r+0xac0>
  403366:	f10a 0a08 	add.w	sl, sl, #8
  40336a:	f10e 0001 	add.w	r0, lr, #1
  40336e:	4671      	mov	r1, lr
  403370:	e1ab      	b.n	4036ca <_vfiprintf_r+0x752>
  403372:	9608      	str	r6, [sp, #32]
  403374:	f013 0220 	ands.w	r2, r3, #32
  403378:	f040 838c 	bne.w	403a94 <_vfiprintf_r+0xb1c>
  40337c:	f013 0110 	ands.w	r1, r3, #16
  403380:	f040 831a 	bne.w	4039b8 <_vfiprintf_r+0xa40>
  403384:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403388:	f000 8316 	beq.w	4039b8 <_vfiprintf_r+0xa40>
  40338c:	9807      	ldr	r0, [sp, #28]
  40338e:	460a      	mov	r2, r1
  403390:	4601      	mov	r1, r0
  403392:	3104      	adds	r1, #4
  403394:	8806      	ldrh	r6, [r0, #0]
  403396:	9107      	str	r1, [sp, #28]
  403398:	2700      	movs	r7, #0
  40339a:	e720      	b.n	4031de <_vfiprintf_r+0x266>
  40339c:	9608      	str	r6, [sp, #32]
  40339e:	f043 0310 	orr.w	r3, r3, #16
  4033a2:	e7e7      	b.n	403374 <_vfiprintf_r+0x3fc>
  4033a4:	9608      	str	r6, [sp, #32]
  4033a6:	f043 0310 	orr.w	r3, r3, #16
  4033aa:	e708      	b.n	4031be <_vfiprintf_r+0x246>
  4033ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4033b0:	f898 2000 	ldrb.w	r2, [r8]
  4033b4:	e652      	b.n	40305c <_vfiprintf_r+0xe4>
  4033b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033ba:	2600      	movs	r6, #0
  4033bc:	f818 2b01 	ldrb.w	r2, [r8], #1
  4033c0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4033c4:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4033c8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033cc:	2909      	cmp	r1, #9
  4033ce:	d9f5      	bls.n	4033bc <_vfiprintf_r+0x444>
  4033d0:	e646      	b.n	403060 <_vfiprintf_r+0xe8>
  4033d2:	9608      	str	r6, [sp, #32]
  4033d4:	2800      	cmp	r0, #0
  4033d6:	f040 8408 	bne.w	403bea <_vfiprintf_r+0xc72>
  4033da:	f043 0310 	orr.w	r3, r3, #16
  4033de:	069e      	lsls	r6, r3, #26
  4033e0:	f100 834c 	bmi.w	403a7c <_vfiprintf_r+0xb04>
  4033e4:	06dd      	lsls	r5, r3, #27
  4033e6:	f100 82f3 	bmi.w	4039d0 <_vfiprintf_r+0xa58>
  4033ea:	0658      	lsls	r0, r3, #25
  4033ec:	f140 82f0 	bpl.w	4039d0 <_vfiprintf_r+0xa58>
  4033f0:	9d07      	ldr	r5, [sp, #28]
  4033f2:	f9b5 6000 	ldrsh.w	r6, [r5]
  4033f6:	462a      	mov	r2, r5
  4033f8:	17f7      	asrs	r7, r6, #31
  4033fa:	3204      	adds	r2, #4
  4033fc:	4630      	mov	r0, r6
  4033fe:	4639      	mov	r1, r7
  403400:	9207      	str	r2, [sp, #28]
  403402:	2800      	cmp	r0, #0
  403404:	f171 0200 	sbcs.w	r2, r1, #0
  403408:	f2c0 835d 	blt.w	403ac6 <_vfiprintf_r+0xb4e>
  40340c:	1c61      	adds	r1, r4, #1
  40340e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403412:	f04f 0201 	mov.w	r2, #1
  403416:	f47f aeea 	bne.w	4031ee <_vfiprintf_r+0x276>
  40341a:	ea56 0107 	orrs.w	r1, r6, r7
  40341e:	f000 824d 	beq.w	4038bc <_vfiprintf_r+0x944>
  403422:	9302      	str	r3, [sp, #8]
  403424:	2a01      	cmp	r2, #1
  403426:	f000 828c 	beq.w	403942 <_vfiprintf_r+0x9ca>
  40342a:	2a02      	cmp	r2, #2
  40342c:	f040 825c 	bne.w	4038e8 <_vfiprintf_r+0x970>
  403430:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403432:	46cb      	mov	fp, r9
  403434:	0933      	lsrs	r3, r6, #4
  403436:	f006 010f 	and.w	r1, r6, #15
  40343a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40343e:	093a      	lsrs	r2, r7, #4
  403440:	461e      	mov	r6, r3
  403442:	4617      	mov	r7, r2
  403444:	5c43      	ldrb	r3, [r0, r1]
  403446:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40344a:	ea56 0307 	orrs.w	r3, r6, r7
  40344e:	d1f1      	bne.n	403434 <_vfiprintf_r+0x4bc>
  403450:	eba9 030b 	sub.w	r3, r9, fp
  403454:	9305      	str	r3, [sp, #20]
  403456:	e6e1      	b.n	40321c <_vfiprintf_r+0x2a4>
  403458:	2800      	cmp	r0, #0
  40345a:	f040 83c0 	bne.w	403bde <_vfiprintf_r+0xc66>
  40345e:	0699      	lsls	r1, r3, #26
  403460:	f100 8367 	bmi.w	403b32 <_vfiprintf_r+0xbba>
  403464:	06da      	lsls	r2, r3, #27
  403466:	f100 80f1 	bmi.w	40364c <_vfiprintf_r+0x6d4>
  40346a:	065b      	lsls	r3, r3, #25
  40346c:	f140 80ee 	bpl.w	40364c <_vfiprintf_r+0x6d4>
  403470:	9a07      	ldr	r2, [sp, #28]
  403472:	6813      	ldr	r3, [r2, #0]
  403474:	3204      	adds	r2, #4
  403476:	9207      	str	r2, [sp, #28]
  403478:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40347c:	801a      	strh	r2, [r3, #0]
  40347e:	e5b8      	b.n	402ff2 <_vfiprintf_r+0x7a>
  403480:	9807      	ldr	r0, [sp, #28]
  403482:	4a3d      	ldr	r2, [pc, #244]	; (403578 <_vfiprintf_r+0x600>)
  403484:	9608      	str	r6, [sp, #32]
  403486:	920b      	str	r2, [sp, #44]	; 0x2c
  403488:	6806      	ldr	r6, [r0, #0]
  40348a:	2278      	movs	r2, #120	; 0x78
  40348c:	2130      	movs	r1, #48	; 0x30
  40348e:	3004      	adds	r0, #4
  403490:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403494:	f043 0302 	orr.w	r3, r3, #2
  403498:	9007      	str	r0, [sp, #28]
  40349a:	2700      	movs	r7, #0
  40349c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4034a0:	2202      	movs	r2, #2
  4034a2:	e69c      	b.n	4031de <_vfiprintf_r+0x266>
  4034a4:	9608      	str	r6, [sp, #32]
  4034a6:	2800      	cmp	r0, #0
  4034a8:	d099      	beq.n	4033de <_vfiprintf_r+0x466>
  4034aa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034ae:	e796      	b.n	4033de <_vfiprintf_r+0x466>
  4034b0:	f898 2000 	ldrb.w	r2, [r8]
  4034b4:	2d00      	cmp	r5, #0
  4034b6:	f47f add1 	bne.w	40305c <_vfiprintf_r+0xe4>
  4034ba:	2001      	movs	r0, #1
  4034bc:	2520      	movs	r5, #32
  4034be:	e5cd      	b.n	40305c <_vfiprintf_r+0xe4>
  4034c0:	f043 0301 	orr.w	r3, r3, #1
  4034c4:	f898 2000 	ldrb.w	r2, [r8]
  4034c8:	e5c8      	b.n	40305c <_vfiprintf_r+0xe4>
  4034ca:	9608      	str	r6, [sp, #32]
  4034cc:	2800      	cmp	r0, #0
  4034ce:	f040 8393 	bne.w	403bf8 <_vfiprintf_r+0xc80>
  4034d2:	4929      	ldr	r1, [pc, #164]	; (403578 <_vfiprintf_r+0x600>)
  4034d4:	910b      	str	r1, [sp, #44]	; 0x2c
  4034d6:	069f      	lsls	r7, r3, #26
  4034d8:	f100 82e8 	bmi.w	403aac <_vfiprintf_r+0xb34>
  4034dc:	9807      	ldr	r0, [sp, #28]
  4034de:	06de      	lsls	r6, r3, #27
  4034e0:	4601      	mov	r1, r0
  4034e2:	f100 8270 	bmi.w	4039c6 <_vfiprintf_r+0xa4e>
  4034e6:	065d      	lsls	r5, r3, #25
  4034e8:	f140 826d 	bpl.w	4039c6 <_vfiprintf_r+0xa4e>
  4034ec:	3104      	adds	r1, #4
  4034ee:	8806      	ldrh	r6, [r0, #0]
  4034f0:	9107      	str	r1, [sp, #28]
  4034f2:	2700      	movs	r7, #0
  4034f4:	07d8      	lsls	r0, r3, #31
  4034f6:	f140 8222 	bpl.w	40393e <_vfiprintf_r+0x9c6>
  4034fa:	ea56 0107 	orrs.w	r1, r6, r7
  4034fe:	f000 821e 	beq.w	40393e <_vfiprintf_r+0x9c6>
  403502:	2130      	movs	r1, #48	; 0x30
  403504:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403508:	f043 0302 	orr.w	r3, r3, #2
  40350c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403510:	2202      	movs	r2, #2
  403512:	e664      	b.n	4031de <_vfiprintf_r+0x266>
  403514:	9608      	str	r6, [sp, #32]
  403516:	2800      	cmp	r0, #0
  403518:	f040 836b 	bne.w	403bf2 <_vfiprintf_r+0xc7a>
  40351c:	4917      	ldr	r1, [pc, #92]	; (40357c <_vfiprintf_r+0x604>)
  40351e:	910b      	str	r1, [sp, #44]	; 0x2c
  403520:	e7d9      	b.n	4034d6 <_vfiprintf_r+0x55e>
  403522:	9907      	ldr	r1, [sp, #28]
  403524:	9608      	str	r6, [sp, #32]
  403526:	680a      	ldr	r2, [r1, #0]
  403528:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40352c:	f04f 0000 	mov.w	r0, #0
  403530:	460a      	mov	r2, r1
  403532:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  403536:	3204      	adds	r2, #4
  403538:	2001      	movs	r0, #1
  40353a:	9001      	str	r0, [sp, #4]
  40353c:	9207      	str	r2, [sp, #28]
  40353e:	9005      	str	r0, [sp, #20]
  403540:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403544:	9302      	str	r3, [sp, #8]
  403546:	2400      	movs	r4, #0
  403548:	e670      	b.n	40322c <_vfiprintf_r+0x2b4>
  40354a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40354e:	f898 2000 	ldrb.w	r2, [r8]
  403552:	e583      	b.n	40305c <_vfiprintf_r+0xe4>
  403554:	f898 2000 	ldrb.w	r2, [r8]
  403558:	2a6c      	cmp	r2, #108	; 0x6c
  40355a:	bf03      	ittte	eq
  40355c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403560:	f043 0320 	orreq.w	r3, r3, #32
  403564:	f108 0801 	addeq.w	r8, r8, #1
  403568:	f043 0310 	orrne.w	r3, r3, #16
  40356c:	e576      	b.n	40305c <_vfiprintf_r+0xe4>
  40356e:	bf00      	nop
  403570:	004059b8 	.word	0x004059b8
  403574:	004059c8 	.word	0x004059c8
  403578:	0040599c 	.word	0x0040599c
  40357c:	00405988 	.word	0x00405988
  403580:	9907      	ldr	r1, [sp, #28]
  403582:	680e      	ldr	r6, [r1, #0]
  403584:	460a      	mov	r2, r1
  403586:	2e00      	cmp	r6, #0
  403588:	f102 0204 	add.w	r2, r2, #4
  40358c:	f6ff ae0f 	blt.w	4031ae <_vfiprintf_r+0x236>
  403590:	9207      	str	r2, [sp, #28]
  403592:	f898 2000 	ldrb.w	r2, [r8]
  403596:	e561      	b.n	40305c <_vfiprintf_r+0xe4>
  403598:	f898 2000 	ldrb.w	r2, [r8]
  40359c:	2001      	movs	r0, #1
  40359e:	252b      	movs	r5, #43	; 0x2b
  4035a0:	e55c      	b.n	40305c <_vfiprintf_r+0xe4>
  4035a2:	9907      	ldr	r1, [sp, #28]
  4035a4:	9608      	str	r6, [sp, #32]
  4035a6:	f8d1 b000 	ldr.w	fp, [r1]
  4035aa:	f04f 0200 	mov.w	r2, #0
  4035ae:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4035b2:	1d0e      	adds	r6, r1, #4
  4035b4:	f1bb 0f00 	cmp.w	fp, #0
  4035b8:	f000 82e5 	beq.w	403b86 <_vfiprintf_r+0xc0e>
  4035bc:	1c67      	adds	r7, r4, #1
  4035be:	f000 82c4 	beq.w	403b4a <_vfiprintf_r+0xbd2>
  4035c2:	4622      	mov	r2, r4
  4035c4:	2100      	movs	r1, #0
  4035c6:	4658      	mov	r0, fp
  4035c8:	9301      	str	r3, [sp, #4]
  4035ca:	f001 fbd9 	bl	404d80 <memchr>
  4035ce:	9b01      	ldr	r3, [sp, #4]
  4035d0:	2800      	cmp	r0, #0
  4035d2:	f000 82e5 	beq.w	403ba0 <_vfiprintf_r+0xc28>
  4035d6:	eba0 020b 	sub.w	r2, r0, fp
  4035da:	9205      	str	r2, [sp, #20]
  4035dc:	9607      	str	r6, [sp, #28]
  4035de:	9302      	str	r3, [sp, #8]
  4035e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4035e4:	2400      	movs	r4, #0
  4035e6:	e619      	b.n	40321c <_vfiprintf_r+0x2a4>
  4035e8:	f898 2000 	ldrb.w	r2, [r8]
  4035ec:	2a2a      	cmp	r2, #42	; 0x2a
  4035ee:	f108 0701 	add.w	r7, r8, #1
  4035f2:	f000 82e9 	beq.w	403bc8 <_vfiprintf_r+0xc50>
  4035f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4035fa:	2909      	cmp	r1, #9
  4035fc:	46b8      	mov	r8, r7
  4035fe:	f04f 0400 	mov.w	r4, #0
  403602:	f63f ad2d 	bhi.w	403060 <_vfiprintf_r+0xe8>
  403606:	f818 2b01 	ldrb.w	r2, [r8], #1
  40360a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40360e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403612:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403616:	2909      	cmp	r1, #9
  403618:	d9f5      	bls.n	403606 <_vfiprintf_r+0x68e>
  40361a:	e521      	b.n	403060 <_vfiprintf_r+0xe8>
  40361c:	f043 0320 	orr.w	r3, r3, #32
  403620:	f898 2000 	ldrb.w	r2, [r8]
  403624:	e51a      	b.n	40305c <_vfiprintf_r+0xe4>
  403626:	9608      	str	r6, [sp, #32]
  403628:	2800      	cmp	r0, #0
  40362a:	f040 82db 	bne.w	403be4 <_vfiprintf_r+0xc6c>
  40362e:	2a00      	cmp	r2, #0
  403630:	f000 80e7 	beq.w	403802 <_vfiprintf_r+0x88a>
  403634:	2101      	movs	r1, #1
  403636:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40363a:	f04f 0200 	mov.w	r2, #0
  40363e:	9101      	str	r1, [sp, #4]
  403640:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403644:	9105      	str	r1, [sp, #20]
  403646:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40364a:	e77b      	b.n	403544 <_vfiprintf_r+0x5cc>
  40364c:	9a07      	ldr	r2, [sp, #28]
  40364e:	6813      	ldr	r3, [r2, #0]
  403650:	3204      	adds	r2, #4
  403652:	9207      	str	r2, [sp, #28]
  403654:	9a03      	ldr	r2, [sp, #12]
  403656:	601a      	str	r2, [r3, #0]
  403658:	e4cb      	b.n	402ff2 <_vfiprintf_r+0x7a>
  40365a:	aa0f      	add	r2, sp, #60	; 0x3c
  40365c:	9904      	ldr	r1, [sp, #16]
  40365e:	4620      	mov	r0, r4
  403660:	f7ff fc4a 	bl	402ef8 <__sprint_r.part.0>
  403664:	2800      	cmp	r0, #0
  403666:	f040 8139 	bne.w	4038dc <_vfiprintf_r+0x964>
  40366a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40366c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40366e:	f101 0c01 	add.w	ip, r1, #1
  403672:	46ce      	mov	lr, r9
  403674:	e5ff      	b.n	403276 <_vfiprintf_r+0x2fe>
  403676:	9910      	ldr	r1, [sp, #64]	; 0x40
  403678:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40367a:	1c48      	adds	r0, r1, #1
  40367c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403680:	2d00      	cmp	r5, #0
  403682:	f43f ae22 	beq.w	4032ca <_vfiprintf_r+0x352>
  403686:	3201      	adds	r2, #1
  403688:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40368c:	2101      	movs	r1, #1
  40368e:	2807      	cmp	r0, #7
  403690:	9211      	str	r2, [sp, #68]	; 0x44
  403692:	9010      	str	r0, [sp, #64]	; 0x40
  403694:	f8ca 5000 	str.w	r5, [sl]
  403698:	f8ca 1004 	str.w	r1, [sl, #4]
  40369c:	f340 8108 	ble.w	4038b0 <_vfiprintf_r+0x938>
  4036a0:	2a00      	cmp	r2, #0
  4036a2:	f040 81bc 	bne.w	403a1e <_vfiprintf_r+0xaa6>
  4036a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036a8:	2b00      	cmp	r3, #0
  4036aa:	f43f ae1f 	beq.w	4032ec <_vfiprintf_r+0x374>
  4036ae:	ab0e      	add	r3, sp, #56	; 0x38
  4036b0:	2202      	movs	r2, #2
  4036b2:	4608      	mov	r0, r1
  4036b4:	931c      	str	r3, [sp, #112]	; 0x70
  4036b6:	921d      	str	r2, [sp, #116]	; 0x74
  4036b8:	46ca      	mov	sl, r9
  4036ba:	4601      	mov	r1, r0
  4036bc:	f10a 0a08 	add.w	sl, sl, #8
  4036c0:	3001      	adds	r0, #1
  4036c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036c4:	2b80      	cmp	r3, #128	; 0x80
  4036c6:	f43f ae19 	beq.w	4032fc <_vfiprintf_r+0x384>
  4036ca:	9b05      	ldr	r3, [sp, #20]
  4036cc:	1ae4      	subs	r4, r4, r3
  4036ce:	2c00      	cmp	r4, #0
  4036d0:	dd2e      	ble.n	403730 <_vfiprintf_r+0x7b8>
  4036d2:	2c10      	cmp	r4, #16
  4036d4:	4db3      	ldr	r5, [pc, #716]	; (4039a4 <_vfiprintf_r+0xa2c>)
  4036d6:	dd1e      	ble.n	403716 <_vfiprintf_r+0x79e>
  4036d8:	46d6      	mov	lr, sl
  4036da:	2610      	movs	r6, #16
  4036dc:	9f06      	ldr	r7, [sp, #24]
  4036de:	f8dd a010 	ldr.w	sl, [sp, #16]
  4036e2:	e006      	b.n	4036f2 <_vfiprintf_r+0x77a>
  4036e4:	1c88      	adds	r0, r1, #2
  4036e6:	f10e 0e08 	add.w	lr, lr, #8
  4036ea:	4619      	mov	r1, r3
  4036ec:	3c10      	subs	r4, #16
  4036ee:	2c10      	cmp	r4, #16
  4036f0:	dd10      	ble.n	403714 <_vfiprintf_r+0x79c>
  4036f2:	1c4b      	adds	r3, r1, #1
  4036f4:	3210      	adds	r2, #16
  4036f6:	2b07      	cmp	r3, #7
  4036f8:	9211      	str	r2, [sp, #68]	; 0x44
  4036fa:	e88e 0060 	stmia.w	lr, {r5, r6}
  4036fe:	9310      	str	r3, [sp, #64]	; 0x40
  403700:	ddf0      	ble.n	4036e4 <_vfiprintf_r+0x76c>
  403702:	2a00      	cmp	r2, #0
  403704:	d165      	bne.n	4037d2 <_vfiprintf_r+0x85a>
  403706:	3c10      	subs	r4, #16
  403708:	2c10      	cmp	r4, #16
  40370a:	f04f 0001 	mov.w	r0, #1
  40370e:	4611      	mov	r1, r2
  403710:	46ce      	mov	lr, r9
  403712:	dcee      	bgt.n	4036f2 <_vfiprintf_r+0x77a>
  403714:	46f2      	mov	sl, lr
  403716:	4422      	add	r2, r4
  403718:	2807      	cmp	r0, #7
  40371a:	9211      	str	r2, [sp, #68]	; 0x44
  40371c:	f8ca 5000 	str.w	r5, [sl]
  403720:	f8ca 4004 	str.w	r4, [sl, #4]
  403724:	9010      	str	r0, [sp, #64]	; 0x40
  403726:	f300 8085 	bgt.w	403834 <_vfiprintf_r+0x8bc>
  40372a:	f10a 0a08 	add.w	sl, sl, #8
  40372e:	3001      	adds	r0, #1
  403730:	9905      	ldr	r1, [sp, #20]
  403732:	f8ca b000 	str.w	fp, [sl]
  403736:	440a      	add	r2, r1
  403738:	2807      	cmp	r0, #7
  40373a:	9211      	str	r2, [sp, #68]	; 0x44
  40373c:	f8ca 1004 	str.w	r1, [sl, #4]
  403740:	9010      	str	r0, [sp, #64]	; 0x40
  403742:	f340 8082 	ble.w	40384a <_vfiprintf_r+0x8d2>
  403746:	2a00      	cmp	r2, #0
  403748:	f040 8118 	bne.w	40397c <_vfiprintf_r+0xa04>
  40374c:	9b02      	ldr	r3, [sp, #8]
  40374e:	9210      	str	r2, [sp, #64]	; 0x40
  403750:	0758      	lsls	r0, r3, #29
  403752:	d535      	bpl.n	4037c0 <_vfiprintf_r+0x848>
  403754:	9b08      	ldr	r3, [sp, #32]
  403756:	9901      	ldr	r1, [sp, #4]
  403758:	1a5c      	subs	r4, r3, r1
  40375a:	2c00      	cmp	r4, #0
  40375c:	f340 80e7 	ble.w	40392e <_vfiprintf_r+0x9b6>
  403760:	46ca      	mov	sl, r9
  403762:	2c10      	cmp	r4, #16
  403764:	f340 8218 	ble.w	403b98 <_vfiprintf_r+0xc20>
  403768:	9910      	ldr	r1, [sp, #64]	; 0x40
  40376a:	4e8f      	ldr	r6, [pc, #572]	; (4039a8 <_vfiprintf_r+0xa30>)
  40376c:	9f06      	ldr	r7, [sp, #24]
  40376e:	f8dd b010 	ldr.w	fp, [sp, #16]
  403772:	2510      	movs	r5, #16
  403774:	e006      	b.n	403784 <_vfiprintf_r+0x80c>
  403776:	1c88      	adds	r0, r1, #2
  403778:	f10a 0a08 	add.w	sl, sl, #8
  40377c:	4619      	mov	r1, r3
  40377e:	3c10      	subs	r4, #16
  403780:	2c10      	cmp	r4, #16
  403782:	dd11      	ble.n	4037a8 <_vfiprintf_r+0x830>
  403784:	1c4b      	adds	r3, r1, #1
  403786:	3210      	adds	r2, #16
  403788:	2b07      	cmp	r3, #7
  40378a:	9211      	str	r2, [sp, #68]	; 0x44
  40378c:	f8ca 6000 	str.w	r6, [sl]
  403790:	f8ca 5004 	str.w	r5, [sl, #4]
  403794:	9310      	str	r3, [sp, #64]	; 0x40
  403796:	ddee      	ble.n	403776 <_vfiprintf_r+0x7fe>
  403798:	bb42      	cbnz	r2, 4037ec <_vfiprintf_r+0x874>
  40379a:	3c10      	subs	r4, #16
  40379c:	2c10      	cmp	r4, #16
  40379e:	f04f 0001 	mov.w	r0, #1
  4037a2:	4611      	mov	r1, r2
  4037a4:	46ca      	mov	sl, r9
  4037a6:	dced      	bgt.n	403784 <_vfiprintf_r+0x80c>
  4037a8:	4422      	add	r2, r4
  4037aa:	2807      	cmp	r0, #7
  4037ac:	9211      	str	r2, [sp, #68]	; 0x44
  4037ae:	f8ca 6000 	str.w	r6, [sl]
  4037b2:	f8ca 4004 	str.w	r4, [sl, #4]
  4037b6:	9010      	str	r0, [sp, #64]	; 0x40
  4037b8:	dd51      	ble.n	40385e <_vfiprintf_r+0x8e6>
  4037ba:	2a00      	cmp	r2, #0
  4037bc:	f040 819b 	bne.w	403af6 <_vfiprintf_r+0xb7e>
  4037c0:	9b03      	ldr	r3, [sp, #12]
  4037c2:	9a08      	ldr	r2, [sp, #32]
  4037c4:	9901      	ldr	r1, [sp, #4]
  4037c6:	428a      	cmp	r2, r1
  4037c8:	bfac      	ite	ge
  4037ca:	189b      	addge	r3, r3, r2
  4037cc:	185b      	addlt	r3, r3, r1
  4037ce:	9303      	str	r3, [sp, #12]
  4037d0:	e04e      	b.n	403870 <_vfiprintf_r+0x8f8>
  4037d2:	aa0f      	add	r2, sp, #60	; 0x3c
  4037d4:	4651      	mov	r1, sl
  4037d6:	4638      	mov	r0, r7
  4037d8:	f7ff fb8e 	bl	402ef8 <__sprint_r.part.0>
  4037dc:	2800      	cmp	r0, #0
  4037de:	f040 813f 	bne.w	403a60 <_vfiprintf_r+0xae8>
  4037e2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037e6:	1c48      	adds	r0, r1, #1
  4037e8:	46ce      	mov	lr, r9
  4037ea:	e77f      	b.n	4036ec <_vfiprintf_r+0x774>
  4037ec:	aa0f      	add	r2, sp, #60	; 0x3c
  4037ee:	4659      	mov	r1, fp
  4037f0:	4638      	mov	r0, r7
  4037f2:	f7ff fb81 	bl	402ef8 <__sprint_r.part.0>
  4037f6:	b960      	cbnz	r0, 403812 <_vfiprintf_r+0x89a>
  4037f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037fc:	1c48      	adds	r0, r1, #1
  4037fe:	46ca      	mov	sl, r9
  403800:	e7bd      	b.n	40377e <_vfiprintf_r+0x806>
  403802:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403804:	f8dd b010 	ldr.w	fp, [sp, #16]
  403808:	2b00      	cmp	r3, #0
  40380a:	f040 81d4 	bne.w	403bb6 <_vfiprintf_r+0xc3e>
  40380e:	2300      	movs	r3, #0
  403810:	9310      	str	r3, [sp, #64]	; 0x40
  403812:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403816:	f013 0f01 	tst.w	r3, #1
  40381a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40381e:	d102      	bne.n	403826 <_vfiprintf_r+0x8ae>
  403820:	059a      	lsls	r2, r3, #22
  403822:	f140 80de 	bpl.w	4039e2 <_vfiprintf_r+0xa6a>
  403826:	065b      	lsls	r3, r3, #25
  403828:	f53f acb2 	bmi.w	403190 <_vfiprintf_r+0x218>
  40382c:	9803      	ldr	r0, [sp, #12]
  40382e:	b02d      	add	sp, #180	; 0xb4
  403830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403834:	2a00      	cmp	r2, #0
  403836:	f040 8106 	bne.w	403a46 <_vfiprintf_r+0xace>
  40383a:	9a05      	ldr	r2, [sp, #20]
  40383c:	921d      	str	r2, [sp, #116]	; 0x74
  40383e:	2301      	movs	r3, #1
  403840:	9211      	str	r2, [sp, #68]	; 0x44
  403842:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403846:	9310      	str	r3, [sp, #64]	; 0x40
  403848:	46ca      	mov	sl, r9
  40384a:	f10a 0a08 	add.w	sl, sl, #8
  40384e:	9b02      	ldr	r3, [sp, #8]
  403850:	0759      	lsls	r1, r3, #29
  403852:	d504      	bpl.n	40385e <_vfiprintf_r+0x8e6>
  403854:	9b08      	ldr	r3, [sp, #32]
  403856:	9901      	ldr	r1, [sp, #4]
  403858:	1a5c      	subs	r4, r3, r1
  40385a:	2c00      	cmp	r4, #0
  40385c:	dc81      	bgt.n	403762 <_vfiprintf_r+0x7ea>
  40385e:	9b03      	ldr	r3, [sp, #12]
  403860:	9908      	ldr	r1, [sp, #32]
  403862:	9801      	ldr	r0, [sp, #4]
  403864:	4281      	cmp	r1, r0
  403866:	bfac      	ite	ge
  403868:	185b      	addge	r3, r3, r1
  40386a:	181b      	addlt	r3, r3, r0
  40386c:	9303      	str	r3, [sp, #12]
  40386e:	bb72      	cbnz	r2, 4038ce <_vfiprintf_r+0x956>
  403870:	2300      	movs	r3, #0
  403872:	9310      	str	r3, [sp, #64]	; 0x40
  403874:	46ca      	mov	sl, r9
  403876:	f7ff bbbc 	b.w	402ff2 <_vfiprintf_r+0x7a>
  40387a:	aa0f      	add	r2, sp, #60	; 0x3c
  40387c:	9904      	ldr	r1, [sp, #16]
  40387e:	4620      	mov	r0, r4
  403880:	f7ff fb3a 	bl	402ef8 <__sprint_r.part.0>
  403884:	bb50      	cbnz	r0, 4038dc <_vfiprintf_r+0x964>
  403886:	9910      	ldr	r1, [sp, #64]	; 0x40
  403888:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40388a:	f101 0e01 	add.w	lr, r1, #1
  40388e:	46cc      	mov	ip, r9
  403890:	e548      	b.n	403324 <_vfiprintf_r+0x3ac>
  403892:	2a00      	cmp	r2, #0
  403894:	f040 8140 	bne.w	403b18 <_vfiprintf_r+0xba0>
  403898:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40389c:	2900      	cmp	r1, #0
  40389e:	f000 811b 	beq.w	403ad8 <_vfiprintf_r+0xb60>
  4038a2:	2201      	movs	r2, #1
  4038a4:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4038a8:	4610      	mov	r0, r2
  4038aa:	921d      	str	r2, [sp, #116]	; 0x74
  4038ac:	911c      	str	r1, [sp, #112]	; 0x70
  4038ae:	46ca      	mov	sl, r9
  4038b0:	4601      	mov	r1, r0
  4038b2:	f10a 0a08 	add.w	sl, sl, #8
  4038b6:	3001      	adds	r0, #1
  4038b8:	e507      	b.n	4032ca <_vfiprintf_r+0x352>
  4038ba:	9b02      	ldr	r3, [sp, #8]
  4038bc:	2a01      	cmp	r2, #1
  4038be:	f000 8098 	beq.w	4039f2 <_vfiprintf_r+0xa7a>
  4038c2:	2a02      	cmp	r2, #2
  4038c4:	d10d      	bne.n	4038e2 <_vfiprintf_r+0x96a>
  4038c6:	9302      	str	r3, [sp, #8]
  4038c8:	2600      	movs	r6, #0
  4038ca:	2700      	movs	r7, #0
  4038cc:	e5b0      	b.n	403430 <_vfiprintf_r+0x4b8>
  4038ce:	aa0f      	add	r2, sp, #60	; 0x3c
  4038d0:	9904      	ldr	r1, [sp, #16]
  4038d2:	9806      	ldr	r0, [sp, #24]
  4038d4:	f7ff fb10 	bl	402ef8 <__sprint_r.part.0>
  4038d8:	2800      	cmp	r0, #0
  4038da:	d0c9      	beq.n	403870 <_vfiprintf_r+0x8f8>
  4038dc:	f8dd b010 	ldr.w	fp, [sp, #16]
  4038e0:	e797      	b.n	403812 <_vfiprintf_r+0x89a>
  4038e2:	9302      	str	r3, [sp, #8]
  4038e4:	2600      	movs	r6, #0
  4038e6:	2700      	movs	r7, #0
  4038e8:	4649      	mov	r1, r9
  4038ea:	e000      	b.n	4038ee <_vfiprintf_r+0x976>
  4038ec:	4659      	mov	r1, fp
  4038ee:	08f2      	lsrs	r2, r6, #3
  4038f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4038f4:	08f8      	lsrs	r0, r7, #3
  4038f6:	f006 0307 	and.w	r3, r6, #7
  4038fa:	4607      	mov	r7, r0
  4038fc:	4616      	mov	r6, r2
  4038fe:	3330      	adds	r3, #48	; 0x30
  403900:	ea56 0207 	orrs.w	r2, r6, r7
  403904:	f801 3c01 	strb.w	r3, [r1, #-1]
  403908:	f101 3bff 	add.w	fp, r1, #4294967295
  40390c:	d1ee      	bne.n	4038ec <_vfiprintf_r+0x974>
  40390e:	9a02      	ldr	r2, [sp, #8]
  403910:	07d6      	lsls	r6, r2, #31
  403912:	f57f ad9d 	bpl.w	403450 <_vfiprintf_r+0x4d8>
  403916:	2b30      	cmp	r3, #48	; 0x30
  403918:	f43f ad9a 	beq.w	403450 <_vfiprintf_r+0x4d8>
  40391c:	3902      	subs	r1, #2
  40391e:	2330      	movs	r3, #48	; 0x30
  403920:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403924:	eba9 0301 	sub.w	r3, r9, r1
  403928:	9305      	str	r3, [sp, #20]
  40392a:	468b      	mov	fp, r1
  40392c:	e476      	b.n	40321c <_vfiprintf_r+0x2a4>
  40392e:	9b03      	ldr	r3, [sp, #12]
  403930:	9a08      	ldr	r2, [sp, #32]
  403932:	428a      	cmp	r2, r1
  403934:	bfac      	ite	ge
  403936:	189b      	addge	r3, r3, r2
  403938:	185b      	addlt	r3, r3, r1
  40393a:	9303      	str	r3, [sp, #12]
  40393c:	e798      	b.n	403870 <_vfiprintf_r+0x8f8>
  40393e:	2202      	movs	r2, #2
  403940:	e44d      	b.n	4031de <_vfiprintf_r+0x266>
  403942:	2f00      	cmp	r7, #0
  403944:	bf08      	it	eq
  403946:	2e0a      	cmpeq	r6, #10
  403948:	d352      	bcc.n	4039f0 <_vfiprintf_r+0xa78>
  40394a:	46cb      	mov	fp, r9
  40394c:	4630      	mov	r0, r6
  40394e:	4639      	mov	r1, r7
  403950:	220a      	movs	r2, #10
  403952:	2300      	movs	r3, #0
  403954:	f7fe ffee 	bl	402934 <__aeabi_uldivmod>
  403958:	3230      	adds	r2, #48	; 0x30
  40395a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40395e:	4630      	mov	r0, r6
  403960:	4639      	mov	r1, r7
  403962:	2300      	movs	r3, #0
  403964:	220a      	movs	r2, #10
  403966:	f7fe ffe5 	bl	402934 <__aeabi_uldivmod>
  40396a:	4606      	mov	r6, r0
  40396c:	460f      	mov	r7, r1
  40396e:	ea56 0307 	orrs.w	r3, r6, r7
  403972:	d1eb      	bne.n	40394c <_vfiprintf_r+0x9d4>
  403974:	e56c      	b.n	403450 <_vfiprintf_r+0x4d8>
  403976:	9405      	str	r4, [sp, #20]
  403978:	46cb      	mov	fp, r9
  40397a:	e44f      	b.n	40321c <_vfiprintf_r+0x2a4>
  40397c:	aa0f      	add	r2, sp, #60	; 0x3c
  40397e:	9904      	ldr	r1, [sp, #16]
  403980:	9806      	ldr	r0, [sp, #24]
  403982:	f7ff fab9 	bl	402ef8 <__sprint_r.part.0>
  403986:	2800      	cmp	r0, #0
  403988:	d1a8      	bne.n	4038dc <_vfiprintf_r+0x964>
  40398a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40398c:	46ca      	mov	sl, r9
  40398e:	e75e      	b.n	40384e <_vfiprintf_r+0x8d6>
  403990:	aa0f      	add	r2, sp, #60	; 0x3c
  403992:	9904      	ldr	r1, [sp, #16]
  403994:	9806      	ldr	r0, [sp, #24]
  403996:	f7ff faaf 	bl	402ef8 <__sprint_r.part.0>
  40399a:	2800      	cmp	r0, #0
  40399c:	d19e      	bne.n	4038dc <_vfiprintf_r+0x964>
  40399e:	46ca      	mov	sl, r9
  4039a0:	f7ff bbc0 	b.w	403124 <_vfiprintf_r+0x1ac>
  4039a4:	004059c8 	.word	0x004059c8
  4039a8:	004059b8 	.word	0x004059b8
  4039ac:	3104      	adds	r1, #4
  4039ae:	6816      	ldr	r6, [r2, #0]
  4039b0:	9107      	str	r1, [sp, #28]
  4039b2:	2201      	movs	r2, #1
  4039b4:	2700      	movs	r7, #0
  4039b6:	e412      	b.n	4031de <_vfiprintf_r+0x266>
  4039b8:	9807      	ldr	r0, [sp, #28]
  4039ba:	4601      	mov	r1, r0
  4039bc:	3104      	adds	r1, #4
  4039be:	6806      	ldr	r6, [r0, #0]
  4039c0:	9107      	str	r1, [sp, #28]
  4039c2:	2700      	movs	r7, #0
  4039c4:	e40b      	b.n	4031de <_vfiprintf_r+0x266>
  4039c6:	680e      	ldr	r6, [r1, #0]
  4039c8:	3104      	adds	r1, #4
  4039ca:	9107      	str	r1, [sp, #28]
  4039cc:	2700      	movs	r7, #0
  4039ce:	e591      	b.n	4034f4 <_vfiprintf_r+0x57c>
  4039d0:	9907      	ldr	r1, [sp, #28]
  4039d2:	680e      	ldr	r6, [r1, #0]
  4039d4:	460a      	mov	r2, r1
  4039d6:	17f7      	asrs	r7, r6, #31
  4039d8:	3204      	adds	r2, #4
  4039da:	9207      	str	r2, [sp, #28]
  4039dc:	4630      	mov	r0, r6
  4039de:	4639      	mov	r1, r7
  4039e0:	e50f      	b.n	403402 <_vfiprintf_r+0x48a>
  4039e2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4039e6:	f000 fe7f 	bl	4046e8 <__retarget_lock_release_recursive>
  4039ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4039ee:	e71a      	b.n	403826 <_vfiprintf_r+0x8ae>
  4039f0:	9b02      	ldr	r3, [sp, #8]
  4039f2:	9302      	str	r3, [sp, #8]
  4039f4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4039f8:	3630      	adds	r6, #48	; 0x30
  4039fa:	2301      	movs	r3, #1
  4039fc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403a00:	9305      	str	r3, [sp, #20]
  403a02:	e40b      	b.n	40321c <_vfiprintf_r+0x2a4>
  403a04:	aa0f      	add	r2, sp, #60	; 0x3c
  403a06:	9904      	ldr	r1, [sp, #16]
  403a08:	9806      	ldr	r0, [sp, #24]
  403a0a:	f7ff fa75 	bl	402ef8 <__sprint_r.part.0>
  403a0e:	2800      	cmp	r0, #0
  403a10:	f47f af64 	bne.w	4038dc <_vfiprintf_r+0x964>
  403a14:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a16:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a18:	1c48      	adds	r0, r1, #1
  403a1a:	46ca      	mov	sl, r9
  403a1c:	e651      	b.n	4036c2 <_vfiprintf_r+0x74a>
  403a1e:	aa0f      	add	r2, sp, #60	; 0x3c
  403a20:	9904      	ldr	r1, [sp, #16]
  403a22:	9806      	ldr	r0, [sp, #24]
  403a24:	f7ff fa68 	bl	402ef8 <__sprint_r.part.0>
  403a28:	2800      	cmp	r0, #0
  403a2a:	f47f af57 	bne.w	4038dc <_vfiprintf_r+0x964>
  403a2e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a30:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a32:	1c48      	adds	r0, r1, #1
  403a34:	46ca      	mov	sl, r9
  403a36:	e448      	b.n	4032ca <_vfiprintf_r+0x352>
  403a38:	2a00      	cmp	r2, #0
  403a3a:	f040 8091 	bne.w	403b60 <_vfiprintf_r+0xbe8>
  403a3e:	2001      	movs	r0, #1
  403a40:	4611      	mov	r1, r2
  403a42:	46ca      	mov	sl, r9
  403a44:	e641      	b.n	4036ca <_vfiprintf_r+0x752>
  403a46:	aa0f      	add	r2, sp, #60	; 0x3c
  403a48:	9904      	ldr	r1, [sp, #16]
  403a4a:	9806      	ldr	r0, [sp, #24]
  403a4c:	f7ff fa54 	bl	402ef8 <__sprint_r.part.0>
  403a50:	2800      	cmp	r0, #0
  403a52:	f47f af43 	bne.w	4038dc <_vfiprintf_r+0x964>
  403a56:	9810      	ldr	r0, [sp, #64]	; 0x40
  403a58:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a5a:	3001      	adds	r0, #1
  403a5c:	46ca      	mov	sl, r9
  403a5e:	e667      	b.n	403730 <_vfiprintf_r+0x7b8>
  403a60:	46d3      	mov	fp, sl
  403a62:	e6d6      	b.n	403812 <_vfiprintf_r+0x89a>
  403a64:	9e07      	ldr	r6, [sp, #28]
  403a66:	3607      	adds	r6, #7
  403a68:	f026 0207 	bic.w	r2, r6, #7
  403a6c:	f102 0108 	add.w	r1, r2, #8
  403a70:	e9d2 6700 	ldrd	r6, r7, [r2]
  403a74:	9107      	str	r1, [sp, #28]
  403a76:	2201      	movs	r2, #1
  403a78:	f7ff bbb1 	b.w	4031de <_vfiprintf_r+0x266>
  403a7c:	9e07      	ldr	r6, [sp, #28]
  403a7e:	3607      	adds	r6, #7
  403a80:	f026 0607 	bic.w	r6, r6, #7
  403a84:	e9d6 0100 	ldrd	r0, r1, [r6]
  403a88:	f106 0208 	add.w	r2, r6, #8
  403a8c:	9207      	str	r2, [sp, #28]
  403a8e:	4606      	mov	r6, r0
  403a90:	460f      	mov	r7, r1
  403a92:	e4b6      	b.n	403402 <_vfiprintf_r+0x48a>
  403a94:	9e07      	ldr	r6, [sp, #28]
  403a96:	3607      	adds	r6, #7
  403a98:	f026 0207 	bic.w	r2, r6, #7
  403a9c:	f102 0108 	add.w	r1, r2, #8
  403aa0:	e9d2 6700 	ldrd	r6, r7, [r2]
  403aa4:	9107      	str	r1, [sp, #28]
  403aa6:	2200      	movs	r2, #0
  403aa8:	f7ff bb99 	b.w	4031de <_vfiprintf_r+0x266>
  403aac:	9e07      	ldr	r6, [sp, #28]
  403aae:	3607      	adds	r6, #7
  403ab0:	f026 0107 	bic.w	r1, r6, #7
  403ab4:	f101 0008 	add.w	r0, r1, #8
  403ab8:	9007      	str	r0, [sp, #28]
  403aba:	e9d1 6700 	ldrd	r6, r7, [r1]
  403abe:	e519      	b.n	4034f4 <_vfiprintf_r+0x57c>
  403ac0:	46cb      	mov	fp, r9
  403ac2:	f7ff bbab 	b.w	40321c <_vfiprintf_r+0x2a4>
  403ac6:	252d      	movs	r5, #45	; 0x2d
  403ac8:	4276      	negs	r6, r6
  403aca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403ace:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ad2:	2201      	movs	r2, #1
  403ad4:	f7ff bb88 	b.w	4031e8 <_vfiprintf_r+0x270>
  403ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ada:	b9b3      	cbnz	r3, 403b0a <_vfiprintf_r+0xb92>
  403adc:	4611      	mov	r1, r2
  403ade:	2001      	movs	r0, #1
  403ae0:	46ca      	mov	sl, r9
  403ae2:	e5f2      	b.n	4036ca <_vfiprintf_r+0x752>
  403ae4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403ae8:	f000 fdfe 	bl	4046e8 <__retarget_lock_release_recursive>
  403aec:	f04f 33ff 	mov.w	r3, #4294967295
  403af0:	9303      	str	r3, [sp, #12]
  403af2:	f7ff bb50 	b.w	403196 <_vfiprintf_r+0x21e>
  403af6:	aa0f      	add	r2, sp, #60	; 0x3c
  403af8:	9904      	ldr	r1, [sp, #16]
  403afa:	9806      	ldr	r0, [sp, #24]
  403afc:	f7ff f9fc 	bl	402ef8 <__sprint_r.part.0>
  403b00:	2800      	cmp	r0, #0
  403b02:	f47f aeeb 	bne.w	4038dc <_vfiprintf_r+0x964>
  403b06:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b08:	e6a9      	b.n	40385e <_vfiprintf_r+0x8e6>
  403b0a:	ab0e      	add	r3, sp, #56	; 0x38
  403b0c:	2202      	movs	r2, #2
  403b0e:	931c      	str	r3, [sp, #112]	; 0x70
  403b10:	921d      	str	r2, [sp, #116]	; 0x74
  403b12:	2001      	movs	r0, #1
  403b14:	46ca      	mov	sl, r9
  403b16:	e5d0      	b.n	4036ba <_vfiprintf_r+0x742>
  403b18:	aa0f      	add	r2, sp, #60	; 0x3c
  403b1a:	9904      	ldr	r1, [sp, #16]
  403b1c:	9806      	ldr	r0, [sp, #24]
  403b1e:	f7ff f9eb 	bl	402ef8 <__sprint_r.part.0>
  403b22:	2800      	cmp	r0, #0
  403b24:	f47f aeda 	bne.w	4038dc <_vfiprintf_r+0x964>
  403b28:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b2c:	1c48      	adds	r0, r1, #1
  403b2e:	46ca      	mov	sl, r9
  403b30:	e5a4      	b.n	40367c <_vfiprintf_r+0x704>
  403b32:	9a07      	ldr	r2, [sp, #28]
  403b34:	9903      	ldr	r1, [sp, #12]
  403b36:	6813      	ldr	r3, [r2, #0]
  403b38:	17cd      	asrs	r5, r1, #31
  403b3a:	4608      	mov	r0, r1
  403b3c:	3204      	adds	r2, #4
  403b3e:	4629      	mov	r1, r5
  403b40:	9207      	str	r2, [sp, #28]
  403b42:	e9c3 0100 	strd	r0, r1, [r3]
  403b46:	f7ff ba54 	b.w	402ff2 <_vfiprintf_r+0x7a>
  403b4a:	4658      	mov	r0, fp
  403b4c:	9607      	str	r6, [sp, #28]
  403b4e:	9302      	str	r3, [sp, #8]
  403b50:	f001 fc76 	bl	405440 <strlen>
  403b54:	2400      	movs	r4, #0
  403b56:	9005      	str	r0, [sp, #20]
  403b58:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b5c:	f7ff bb5e 	b.w	40321c <_vfiprintf_r+0x2a4>
  403b60:	aa0f      	add	r2, sp, #60	; 0x3c
  403b62:	9904      	ldr	r1, [sp, #16]
  403b64:	9806      	ldr	r0, [sp, #24]
  403b66:	f7ff f9c7 	bl	402ef8 <__sprint_r.part.0>
  403b6a:	2800      	cmp	r0, #0
  403b6c:	f47f aeb6 	bne.w	4038dc <_vfiprintf_r+0x964>
  403b70:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b72:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b74:	1c48      	adds	r0, r1, #1
  403b76:	46ca      	mov	sl, r9
  403b78:	e5a7      	b.n	4036ca <_vfiprintf_r+0x752>
  403b7a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b7e:	4e20      	ldr	r6, [pc, #128]	; (403c00 <_vfiprintf_r+0xc88>)
  403b80:	3101      	adds	r1, #1
  403b82:	f7ff bb90 	b.w	4032a6 <_vfiprintf_r+0x32e>
  403b86:	2c06      	cmp	r4, #6
  403b88:	bf28      	it	cs
  403b8a:	2406      	movcs	r4, #6
  403b8c:	9405      	str	r4, [sp, #20]
  403b8e:	9607      	str	r6, [sp, #28]
  403b90:	9401      	str	r4, [sp, #4]
  403b92:	f8df b070 	ldr.w	fp, [pc, #112]	; 403c04 <_vfiprintf_r+0xc8c>
  403b96:	e4d5      	b.n	403544 <_vfiprintf_r+0x5cc>
  403b98:	9810      	ldr	r0, [sp, #64]	; 0x40
  403b9a:	4e19      	ldr	r6, [pc, #100]	; (403c00 <_vfiprintf_r+0xc88>)
  403b9c:	3001      	adds	r0, #1
  403b9e:	e603      	b.n	4037a8 <_vfiprintf_r+0x830>
  403ba0:	9405      	str	r4, [sp, #20]
  403ba2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403ba6:	9607      	str	r6, [sp, #28]
  403ba8:	9302      	str	r3, [sp, #8]
  403baa:	4604      	mov	r4, r0
  403bac:	f7ff bb36 	b.w	40321c <_vfiprintf_r+0x2a4>
  403bb0:	4686      	mov	lr, r0
  403bb2:	f7ff bbce 	b.w	403352 <_vfiprintf_r+0x3da>
  403bb6:	9806      	ldr	r0, [sp, #24]
  403bb8:	aa0f      	add	r2, sp, #60	; 0x3c
  403bba:	4659      	mov	r1, fp
  403bbc:	f7ff f99c 	bl	402ef8 <__sprint_r.part.0>
  403bc0:	2800      	cmp	r0, #0
  403bc2:	f43f ae24 	beq.w	40380e <_vfiprintf_r+0x896>
  403bc6:	e624      	b.n	403812 <_vfiprintf_r+0x89a>
  403bc8:	9907      	ldr	r1, [sp, #28]
  403bca:	f898 2001 	ldrb.w	r2, [r8, #1]
  403bce:	680c      	ldr	r4, [r1, #0]
  403bd0:	3104      	adds	r1, #4
  403bd2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403bd6:	46b8      	mov	r8, r7
  403bd8:	9107      	str	r1, [sp, #28]
  403bda:	f7ff ba3f 	b.w	40305c <_vfiprintf_r+0xe4>
  403bde:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403be2:	e43c      	b.n	40345e <_vfiprintf_r+0x4e6>
  403be4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403be8:	e521      	b.n	40362e <_vfiprintf_r+0x6b6>
  403bea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bee:	f7ff bbf4 	b.w	4033da <_vfiprintf_r+0x462>
  403bf2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bf6:	e491      	b.n	40351c <_vfiprintf_r+0x5a4>
  403bf8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bfc:	e469      	b.n	4034d2 <_vfiprintf_r+0x55a>
  403bfe:	bf00      	nop
  403c00:	004059b8 	.word	0x004059b8
  403c04:	004059b0 	.word	0x004059b0

00403c08 <__sbprintf>:
  403c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c0c:	460c      	mov	r4, r1
  403c0e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403c12:	8989      	ldrh	r1, [r1, #12]
  403c14:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403c16:	89e5      	ldrh	r5, [r4, #14]
  403c18:	9619      	str	r6, [sp, #100]	; 0x64
  403c1a:	f021 0102 	bic.w	r1, r1, #2
  403c1e:	4606      	mov	r6, r0
  403c20:	69e0      	ldr	r0, [r4, #28]
  403c22:	f8ad 100c 	strh.w	r1, [sp, #12]
  403c26:	4617      	mov	r7, r2
  403c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403c2c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403c2e:	f8ad 500e 	strh.w	r5, [sp, #14]
  403c32:	4698      	mov	r8, r3
  403c34:	ad1a      	add	r5, sp, #104	; 0x68
  403c36:	2300      	movs	r3, #0
  403c38:	9007      	str	r0, [sp, #28]
  403c3a:	a816      	add	r0, sp, #88	; 0x58
  403c3c:	9209      	str	r2, [sp, #36]	; 0x24
  403c3e:	9306      	str	r3, [sp, #24]
  403c40:	9500      	str	r5, [sp, #0]
  403c42:	9504      	str	r5, [sp, #16]
  403c44:	9102      	str	r1, [sp, #8]
  403c46:	9105      	str	r1, [sp, #20]
  403c48:	f000 fd48 	bl	4046dc <__retarget_lock_init_recursive>
  403c4c:	4643      	mov	r3, r8
  403c4e:	463a      	mov	r2, r7
  403c50:	4669      	mov	r1, sp
  403c52:	4630      	mov	r0, r6
  403c54:	f7ff f990 	bl	402f78 <_vfiprintf_r>
  403c58:	1e05      	subs	r5, r0, #0
  403c5a:	db07      	blt.n	403c6c <__sbprintf+0x64>
  403c5c:	4630      	mov	r0, r6
  403c5e:	4669      	mov	r1, sp
  403c60:	f000 f928 	bl	403eb4 <_fflush_r>
  403c64:	2800      	cmp	r0, #0
  403c66:	bf18      	it	ne
  403c68:	f04f 35ff 	movne.w	r5, #4294967295
  403c6c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403c70:	065b      	lsls	r3, r3, #25
  403c72:	d503      	bpl.n	403c7c <__sbprintf+0x74>
  403c74:	89a3      	ldrh	r3, [r4, #12]
  403c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c7a:	81a3      	strh	r3, [r4, #12]
  403c7c:	9816      	ldr	r0, [sp, #88]	; 0x58
  403c7e:	f000 fd2f 	bl	4046e0 <__retarget_lock_close_recursive>
  403c82:	4628      	mov	r0, r5
  403c84:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403c8c <__swsetup_r>:
  403c8c:	b538      	push	{r3, r4, r5, lr}
  403c8e:	4b30      	ldr	r3, [pc, #192]	; (403d50 <__swsetup_r+0xc4>)
  403c90:	681b      	ldr	r3, [r3, #0]
  403c92:	4605      	mov	r5, r0
  403c94:	460c      	mov	r4, r1
  403c96:	b113      	cbz	r3, 403c9e <__swsetup_r+0x12>
  403c98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403c9a:	2a00      	cmp	r2, #0
  403c9c:	d038      	beq.n	403d10 <__swsetup_r+0x84>
  403c9e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ca2:	b293      	uxth	r3, r2
  403ca4:	0718      	lsls	r0, r3, #28
  403ca6:	d50c      	bpl.n	403cc2 <__swsetup_r+0x36>
  403ca8:	6920      	ldr	r0, [r4, #16]
  403caa:	b1a8      	cbz	r0, 403cd8 <__swsetup_r+0x4c>
  403cac:	f013 0201 	ands.w	r2, r3, #1
  403cb0:	d01e      	beq.n	403cf0 <__swsetup_r+0x64>
  403cb2:	6963      	ldr	r3, [r4, #20]
  403cb4:	2200      	movs	r2, #0
  403cb6:	425b      	negs	r3, r3
  403cb8:	61a3      	str	r3, [r4, #24]
  403cba:	60a2      	str	r2, [r4, #8]
  403cbc:	b1f0      	cbz	r0, 403cfc <__swsetup_r+0x70>
  403cbe:	2000      	movs	r0, #0
  403cc0:	bd38      	pop	{r3, r4, r5, pc}
  403cc2:	06d9      	lsls	r1, r3, #27
  403cc4:	d53c      	bpl.n	403d40 <__swsetup_r+0xb4>
  403cc6:	0758      	lsls	r0, r3, #29
  403cc8:	d426      	bmi.n	403d18 <__swsetup_r+0x8c>
  403cca:	6920      	ldr	r0, [r4, #16]
  403ccc:	f042 0308 	orr.w	r3, r2, #8
  403cd0:	81a3      	strh	r3, [r4, #12]
  403cd2:	b29b      	uxth	r3, r3
  403cd4:	2800      	cmp	r0, #0
  403cd6:	d1e9      	bne.n	403cac <__swsetup_r+0x20>
  403cd8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403cdc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403ce0:	d0e4      	beq.n	403cac <__swsetup_r+0x20>
  403ce2:	4628      	mov	r0, r5
  403ce4:	4621      	mov	r1, r4
  403ce6:	f000 fd2f 	bl	404748 <__smakebuf_r>
  403cea:	89a3      	ldrh	r3, [r4, #12]
  403cec:	6920      	ldr	r0, [r4, #16]
  403cee:	e7dd      	b.n	403cac <__swsetup_r+0x20>
  403cf0:	0799      	lsls	r1, r3, #30
  403cf2:	bf58      	it	pl
  403cf4:	6962      	ldrpl	r2, [r4, #20]
  403cf6:	60a2      	str	r2, [r4, #8]
  403cf8:	2800      	cmp	r0, #0
  403cfa:	d1e0      	bne.n	403cbe <__swsetup_r+0x32>
  403cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d00:	061a      	lsls	r2, r3, #24
  403d02:	d5dd      	bpl.n	403cc0 <__swsetup_r+0x34>
  403d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d08:	81a3      	strh	r3, [r4, #12]
  403d0a:	f04f 30ff 	mov.w	r0, #4294967295
  403d0e:	bd38      	pop	{r3, r4, r5, pc}
  403d10:	4618      	mov	r0, r3
  403d12:	f000 f927 	bl	403f64 <__sinit>
  403d16:	e7c2      	b.n	403c9e <__swsetup_r+0x12>
  403d18:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d1a:	b151      	cbz	r1, 403d32 <__swsetup_r+0xa6>
  403d1c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d20:	4299      	cmp	r1, r3
  403d22:	d004      	beq.n	403d2e <__swsetup_r+0xa2>
  403d24:	4628      	mov	r0, r5
  403d26:	f000 fa43 	bl	4041b0 <_free_r>
  403d2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d2e:	2300      	movs	r3, #0
  403d30:	6323      	str	r3, [r4, #48]	; 0x30
  403d32:	2300      	movs	r3, #0
  403d34:	6920      	ldr	r0, [r4, #16]
  403d36:	6063      	str	r3, [r4, #4]
  403d38:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403d3c:	6020      	str	r0, [r4, #0]
  403d3e:	e7c5      	b.n	403ccc <__swsetup_r+0x40>
  403d40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403d44:	2309      	movs	r3, #9
  403d46:	602b      	str	r3, [r5, #0]
  403d48:	f04f 30ff 	mov.w	r0, #4294967295
  403d4c:	81a2      	strh	r2, [r4, #12]
  403d4e:	bd38      	pop	{r3, r4, r5, pc}
  403d50:	20400010 	.word	0x20400010

00403d54 <register_fini>:
  403d54:	4b02      	ldr	r3, [pc, #8]	; (403d60 <register_fini+0xc>)
  403d56:	b113      	cbz	r3, 403d5e <register_fini+0xa>
  403d58:	4802      	ldr	r0, [pc, #8]	; (403d64 <register_fini+0x10>)
  403d5a:	f000 b805 	b.w	403d68 <atexit>
  403d5e:	4770      	bx	lr
  403d60:	00000000 	.word	0x00000000
  403d64:	00403fd5 	.word	0x00403fd5

00403d68 <atexit>:
  403d68:	2300      	movs	r3, #0
  403d6a:	4601      	mov	r1, r0
  403d6c:	461a      	mov	r2, r3
  403d6e:	4618      	mov	r0, r3
  403d70:	f001 bc7a 	b.w	405668 <__register_exitproc>

00403d74 <__sflush_r>:
  403d74:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403d78:	b29a      	uxth	r2, r3
  403d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d7e:	460d      	mov	r5, r1
  403d80:	0711      	lsls	r1, r2, #28
  403d82:	4680      	mov	r8, r0
  403d84:	d43a      	bmi.n	403dfc <__sflush_r+0x88>
  403d86:	686a      	ldr	r2, [r5, #4]
  403d88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403d8c:	2a00      	cmp	r2, #0
  403d8e:	81ab      	strh	r3, [r5, #12]
  403d90:	dd6f      	ble.n	403e72 <__sflush_r+0xfe>
  403d92:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403d94:	2c00      	cmp	r4, #0
  403d96:	d049      	beq.n	403e2c <__sflush_r+0xb8>
  403d98:	2200      	movs	r2, #0
  403d9a:	b29b      	uxth	r3, r3
  403d9c:	f8d8 6000 	ldr.w	r6, [r8]
  403da0:	f8c8 2000 	str.w	r2, [r8]
  403da4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403da8:	d067      	beq.n	403e7a <__sflush_r+0x106>
  403daa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403dac:	075f      	lsls	r7, r3, #29
  403dae:	d505      	bpl.n	403dbc <__sflush_r+0x48>
  403db0:	6869      	ldr	r1, [r5, #4]
  403db2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403db4:	1a52      	subs	r2, r2, r1
  403db6:	b10b      	cbz	r3, 403dbc <__sflush_r+0x48>
  403db8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403dba:	1ad2      	subs	r2, r2, r3
  403dbc:	2300      	movs	r3, #0
  403dbe:	69e9      	ldr	r1, [r5, #28]
  403dc0:	4640      	mov	r0, r8
  403dc2:	47a0      	blx	r4
  403dc4:	1c44      	adds	r4, r0, #1
  403dc6:	d03c      	beq.n	403e42 <__sflush_r+0xce>
  403dc8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403dcc:	692a      	ldr	r2, [r5, #16]
  403dce:	602a      	str	r2, [r5, #0]
  403dd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403dd4:	2200      	movs	r2, #0
  403dd6:	81ab      	strh	r3, [r5, #12]
  403dd8:	04db      	lsls	r3, r3, #19
  403dda:	606a      	str	r2, [r5, #4]
  403ddc:	d447      	bmi.n	403e6e <__sflush_r+0xfa>
  403dde:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403de0:	f8c8 6000 	str.w	r6, [r8]
  403de4:	b311      	cbz	r1, 403e2c <__sflush_r+0xb8>
  403de6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403dea:	4299      	cmp	r1, r3
  403dec:	d002      	beq.n	403df4 <__sflush_r+0x80>
  403dee:	4640      	mov	r0, r8
  403df0:	f000 f9de 	bl	4041b0 <_free_r>
  403df4:	2000      	movs	r0, #0
  403df6:	6328      	str	r0, [r5, #48]	; 0x30
  403df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dfc:	692e      	ldr	r6, [r5, #16]
  403dfe:	b1ae      	cbz	r6, 403e2c <__sflush_r+0xb8>
  403e00:	682c      	ldr	r4, [r5, #0]
  403e02:	602e      	str	r6, [r5, #0]
  403e04:	0791      	lsls	r1, r2, #30
  403e06:	bf0c      	ite	eq
  403e08:	696b      	ldreq	r3, [r5, #20]
  403e0a:	2300      	movne	r3, #0
  403e0c:	1ba4      	subs	r4, r4, r6
  403e0e:	60ab      	str	r3, [r5, #8]
  403e10:	e00a      	b.n	403e28 <__sflush_r+0xb4>
  403e12:	4623      	mov	r3, r4
  403e14:	4632      	mov	r2, r6
  403e16:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403e18:	69e9      	ldr	r1, [r5, #28]
  403e1a:	4640      	mov	r0, r8
  403e1c:	47b8      	blx	r7
  403e1e:	2800      	cmp	r0, #0
  403e20:	eba4 0400 	sub.w	r4, r4, r0
  403e24:	4406      	add	r6, r0
  403e26:	dd04      	ble.n	403e32 <__sflush_r+0xbe>
  403e28:	2c00      	cmp	r4, #0
  403e2a:	dcf2      	bgt.n	403e12 <__sflush_r+0x9e>
  403e2c:	2000      	movs	r0, #0
  403e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e32:	89ab      	ldrh	r3, [r5, #12]
  403e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e38:	81ab      	strh	r3, [r5, #12]
  403e3a:	f04f 30ff 	mov.w	r0, #4294967295
  403e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e42:	f8d8 4000 	ldr.w	r4, [r8]
  403e46:	2c1d      	cmp	r4, #29
  403e48:	d8f3      	bhi.n	403e32 <__sflush_r+0xbe>
  403e4a:	4b19      	ldr	r3, [pc, #100]	; (403eb0 <__sflush_r+0x13c>)
  403e4c:	40e3      	lsrs	r3, r4
  403e4e:	43db      	mvns	r3, r3
  403e50:	f013 0301 	ands.w	r3, r3, #1
  403e54:	d1ed      	bne.n	403e32 <__sflush_r+0xbe>
  403e56:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403e5a:	606b      	str	r3, [r5, #4]
  403e5c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403e60:	6929      	ldr	r1, [r5, #16]
  403e62:	81ab      	strh	r3, [r5, #12]
  403e64:	04da      	lsls	r2, r3, #19
  403e66:	6029      	str	r1, [r5, #0]
  403e68:	d5b9      	bpl.n	403dde <__sflush_r+0x6a>
  403e6a:	2c00      	cmp	r4, #0
  403e6c:	d1b7      	bne.n	403dde <__sflush_r+0x6a>
  403e6e:	6528      	str	r0, [r5, #80]	; 0x50
  403e70:	e7b5      	b.n	403dde <__sflush_r+0x6a>
  403e72:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403e74:	2a00      	cmp	r2, #0
  403e76:	dc8c      	bgt.n	403d92 <__sflush_r+0x1e>
  403e78:	e7d8      	b.n	403e2c <__sflush_r+0xb8>
  403e7a:	2301      	movs	r3, #1
  403e7c:	69e9      	ldr	r1, [r5, #28]
  403e7e:	4640      	mov	r0, r8
  403e80:	47a0      	blx	r4
  403e82:	1c43      	adds	r3, r0, #1
  403e84:	4602      	mov	r2, r0
  403e86:	d002      	beq.n	403e8e <__sflush_r+0x11a>
  403e88:	89ab      	ldrh	r3, [r5, #12]
  403e8a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403e8c:	e78e      	b.n	403dac <__sflush_r+0x38>
  403e8e:	f8d8 3000 	ldr.w	r3, [r8]
  403e92:	2b00      	cmp	r3, #0
  403e94:	d0f8      	beq.n	403e88 <__sflush_r+0x114>
  403e96:	2b1d      	cmp	r3, #29
  403e98:	d001      	beq.n	403e9e <__sflush_r+0x12a>
  403e9a:	2b16      	cmp	r3, #22
  403e9c:	d102      	bne.n	403ea4 <__sflush_r+0x130>
  403e9e:	f8c8 6000 	str.w	r6, [r8]
  403ea2:	e7c3      	b.n	403e2c <__sflush_r+0xb8>
  403ea4:	89ab      	ldrh	r3, [r5, #12]
  403ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403eaa:	81ab      	strh	r3, [r5, #12]
  403eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403eb0:	20400001 	.word	0x20400001

00403eb4 <_fflush_r>:
  403eb4:	b538      	push	{r3, r4, r5, lr}
  403eb6:	460d      	mov	r5, r1
  403eb8:	4604      	mov	r4, r0
  403eba:	b108      	cbz	r0, 403ec0 <_fflush_r+0xc>
  403ebc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ebe:	b1bb      	cbz	r3, 403ef0 <_fflush_r+0x3c>
  403ec0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403ec4:	b188      	cbz	r0, 403eea <_fflush_r+0x36>
  403ec6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403ec8:	07db      	lsls	r3, r3, #31
  403eca:	d401      	bmi.n	403ed0 <_fflush_r+0x1c>
  403ecc:	0581      	lsls	r1, r0, #22
  403ece:	d517      	bpl.n	403f00 <_fflush_r+0x4c>
  403ed0:	4620      	mov	r0, r4
  403ed2:	4629      	mov	r1, r5
  403ed4:	f7ff ff4e 	bl	403d74 <__sflush_r>
  403ed8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403eda:	07da      	lsls	r2, r3, #31
  403edc:	4604      	mov	r4, r0
  403ede:	d402      	bmi.n	403ee6 <_fflush_r+0x32>
  403ee0:	89ab      	ldrh	r3, [r5, #12]
  403ee2:	059b      	lsls	r3, r3, #22
  403ee4:	d507      	bpl.n	403ef6 <_fflush_r+0x42>
  403ee6:	4620      	mov	r0, r4
  403ee8:	bd38      	pop	{r3, r4, r5, pc}
  403eea:	4604      	mov	r4, r0
  403eec:	4620      	mov	r0, r4
  403eee:	bd38      	pop	{r3, r4, r5, pc}
  403ef0:	f000 f838 	bl	403f64 <__sinit>
  403ef4:	e7e4      	b.n	403ec0 <_fflush_r+0xc>
  403ef6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403ef8:	f000 fbf6 	bl	4046e8 <__retarget_lock_release_recursive>
  403efc:	4620      	mov	r0, r4
  403efe:	bd38      	pop	{r3, r4, r5, pc}
  403f00:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403f02:	f000 fbef 	bl	4046e4 <__retarget_lock_acquire_recursive>
  403f06:	e7e3      	b.n	403ed0 <_fflush_r+0x1c>

00403f08 <_cleanup_r>:
  403f08:	4901      	ldr	r1, [pc, #4]	; (403f10 <_cleanup_r+0x8>)
  403f0a:	f000 bbaf 	b.w	40466c <_fwalk_reent>
  403f0e:	bf00      	nop
  403f10:	00405751 	.word	0x00405751

00403f14 <std.isra.0>:
  403f14:	b510      	push	{r4, lr}
  403f16:	2300      	movs	r3, #0
  403f18:	4604      	mov	r4, r0
  403f1a:	8181      	strh	r1, [r0, #12]
  403f1c:	81c2      	strh	r2, [r0, #14]
  403f1e:	6003      	str	r3, [r0, #0]
  403f20:	6043      	str	r3, [r0, #4]
  403f22:	6083      	str	r3, [r0, #8]
  403f24:	6643      	str	r3, [r0, #100]	; 0x64
  403f26:	6103      	str	r3, [r0, #16]
  403f28:	6143      	str	r3, [r0, #20]
  403f2a:	6183      	str	r3, [r0, #24]
  403f2c:	4619      	mov	r1, r3
  403f2e:	2208      	movs	r2, #8
  403f30:	305c      	adds	r0, #92	; 0x5c
  403f32:	f7fe fec3 	bl	402cbc <memset>
  403f36:	4807      	ldr	r0, [pc, #28]	; (403f54 <std.isra.0+0x40>)
  403f38:	4907      	ldr	r1, [pc, #28]	; (403f58 <std.isra.0+0x44>)
  403f3a:	4a08      	ldr	r2, [pc, #32]	; (403f5c <std.isra.0+0x48>)
  403f3c:	4b08      	ldr	r3, [pc, #32]	; (403f60 <std.isra.0+0x4c>)
  403f3e:	6220      	str	r0, [r4, #32]
  403f40:	61e4      	str	r4, [r4, #28]
  403f42:	6261      	str	r1, [r4, #36]	; 0x24
  403f44:	62a2      	str	r2, [r4, #40]	; 0x28
  403f46:	62e3      	str	r3, [r4, #44]	; 0x2c
  403f48:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403f50:	f000 bbc4 	b.w	4046dc <__retarget_lock_init_recursive>
  403f54:	004053a5 	.word	0x004053a5
  403f58:	004053c9 	.word	0x004053c9
  403f5c:	00405405 	.word	0x00405405
  403f60:	00405425 	.word	0x00405425

00403f64 <__sinit>:
  403f64:	b510      	push	{r4, lr}
  403f66:	4604      	mov	r4, r0
  403f68:	4812      	ldr	r0, [pc, #72]	; (403fb4 <__sinit+0x50>)
  403f6a:	f000 fbbb 	bl	4046e4 <__retarget_lock_acquire_recursive>
  403f6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403f70:	b9d2      	cbnz	r2, 403fa8 <__sinit+0x44>
  403f72:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403f76:	4810      	ldr	r0, [pc, #64]	; (403fb8 <__sinit+0x54>)
  403f78:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403f7c:	2103      	movs	r1, #3
  403f7e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403f82:	63e0      	str	r0, [r4, #60]	; 0x3c
  403f84:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403f88:	6860      	ldr	r0, [r4, #4]
  403f8a:	2104      	movs	r1, #4
  403f8c:	f7ff ffc2 	bl	403f14 <std.isra.0>
  403f90:	2201      	movs	r2, #1
  403f92:	2109      	movs	r1, #9
  403f94:	68a0      	ldr	r0, [r4, #8]
  403f96:	f7ff ffbd 	bl	403f14 <std.isra.0>
  403f9a:	2202      	movs	r2, #2
  403f9c:	2112      	movs	r1, #18
  403f9e:	68e0      	ldr	r0, [r4, #12]
  403fa0:	f7ff ffb8 	bl	403f14 <std.isra.0>
  403fa4:	2301      	movs	r3, #1
  403fa6:	63a3      	str	r3, [r4, #56]	; 0x38
  403fa8:	4802      	ldr	r0, [pc, #8]	; (403fb4 <__sinit+0x50>)
  403faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403fae:	f000 bb9b 	b.w	4046e8 <__retarget_lock_release_recursive>
  403fb2:	bf00      	nop
  403fb4:	20400aa4 	.word	0x20400aa4
  403fb8:	00403f09 	.word	0x00403f09

00403fbc <__sfp_lock_acquire>:
  403fbc:	4801      	ldr	r0, [pc, #4]	; (403fc4 <__sfp_lock_acquire+0x8>)
  403fbe:	f000 bb91 	b.w	4046e4 <__retarget_lock_acquire_recursive>
  403fc2:	bf00      	nop
  403fc4:	20400ab8 	.word	0x20400ab8

00403fc8 <__sfp_lock_release>:
  403fc8:	4801      	ldr	r0, [pc, #4]	; (403fd0 <__sfp_lock_release+0x8>)
  403fca:	f000 bb8d 	b.w	4046e8 <__retarget_lock_release_recursive>
  403fce:	bf00      	nop
  403fd0:	20400ab8 	.word	0x20400ab8

00403fd4 <__libc_fini_array>:
  403fd4:	b538      	push	{r3, r4, r5, lr}
  403fd6:	4c0a      	ldr	r4, [pc, #40]	; (404000 <__libc_fini_array+0x2c>)
  403fd8:	4d0a      	ldr	r5, [pc, #40]	; (404004 <__libc_fini_array+0x30>)
  403fda:	1b64      	subs	r4, r4, r5
  403fdc:	10a4      	asrs	r4, r4, #2
  403fde:	d00a      	beq.n	403ff6 <__libc_fini_array+0x22>
  403fe0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403fe4:	3b01      	subs	r3, #1
  403fe6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403fea:	3c01      	subs	r4, #1
  403fec:	f855 3904 	ldr.w	r3, [r5], #-4
  403ff0:	4798      	blx	r3
  403ff2:	2c00      	cmp	r4, #0
  403ff4:	d1f9      	bne.n	403fea <__libc_fini_array+0x16>
  403ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ffa:	f001 bd81 	b.w	405b00 <_fini>
  403ffe:	bf00      	nop
  404000:	00405b10 	.word	0x00405b10
  404004:	00405b0c 	.word	0x00405b0c

00404008 <__fputwc>:
  404008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40400c:	b082      	sub	sp, #8
  40400e:	4680      	mov	r8, r0
  404010:	4689      	mov	r9, r1
  404012:	4614      	mov	r4, r2
  404014:	f000 fb54 	bl	4046c0 <__locale_mb_cur_max>
  404018:	2801      	cmp	r0, #1
  40401a:	d036      	beq.n	40408a <__fputwc+0x82>
  40401c:	464a      	mov	r2, r9
  40401e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404022:	a901      	add	r1, sp, #4
  404024:	4640      	mov	r0, r8
  404026:	f001 fad1 	bl	4055cc <_wcrtomb_r>
  40402a:	1c42      	adds	r2, r0, #1
  40402c:	4606      	mov	r6, r0
  40402e:	d025      	beq.n	40407c <__fputwc+0x74>
  404030:	b3a8      	cbz	r0, 40409e <__fputwc+0x96>
  404032:	f89d e004 	ldrb.w	lr, [sp, #4]
  404036:	2500      	movs	r5, #0
  404038:	f10d 0a04 	add.w	sl, sp, #4
  40403c:	e009      	b.n	404052 <__fputwc+0x4a>
  40403e:	6823      	ldr	r3, [r4, #0]
  404040:	1c5a      	adds	r2, r3, #1
  404042:	6022      	str	r2, [r4, #0]
  404044:	f883 e000 	strb.w	lr, [r3]
  404048:	3501      	adds	r5, #1
  40404a:	42b5      	cmp	r5, r6
  40404c:	d227      	bcs.n	40409e <__fputwc+0x96>
  40404e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404052:	68a3      	ldr	r3, [r4, #8]
  404054:	3b01      	subs	r3, #1
  404056:	2b00      	cmp	r3, #0
  404058:	60a3      	str	r3, [r4, #8]
  40405a:	daf0      	bge.n	40403e <__fputwc+0x36>
  40405c:	69a7      	ldr	r7, [r4, #24]
  40405e:	42bb      	cmp	r3, r7
  404060:	4671      	mov	r1, lr
  404062:	4622      	mov	r2, r4
  404064:	4640      	mov	r0, r8
  404066:	db02      	blt.n	40406e <__fputwc+0x66>
  404068:	f1be 0f0a 	cmp.w	lr, #10
  40406c:	d1e7      	bne.n	40403e <__fputwc+0x36>
  40406e:	f001 fa55 	bl	40551c <__swbuf_r>
  404072:	1c43      	adds	r3, r0, #1
  404074:	d1e8      	bne.n	404048 <__fputwc+0x40>
  404076:	b002      	add	sp, #8
  404078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40407c:	89a3      	ldrh	r3, [r4, #12]
  40407e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404082:	81a3      	strh	r3, [r4, #12]
  404084:	b002      	add	sp, #8
  404086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40408a:	f109 33ff 	add.w	r3, r9, #4294967295
  40408e:	2bfe      	cmp	r3, #254	; 0xfe
  404090:	d8c4      	bhi.n	40401c <__fputwc+0x14>
  404092:	fa5f fe89 	uxtb.w	lr, r9
  404096:	4606      	mov	r6, r0
  404098:	f88d e004 	strb.w	lr, [sp, #4]
  40409c:	e7cb      	b.n	404036 <__fputwc+0x2e>
  40409e:	4648      	mov	r0, r9
  4040a0:	b002      	add	sp, #8
  4040a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040a6:	bf00      	nop

004040a8 <_fputwc_r>:
  4040a8:	b530      	push	{r4, r5, lr}
  4040aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4040ac:	f013 0f01 	tst.w	r3, #1
  4040b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4040b4:	4614      	mov	r4, r2
  4040b6:	b083      	sub	sp, #12
  4040b8:	4605      	mov	r5, r0
  4040ba:	b29a      	uxth	r2, r3
  4040bc:	d101      	bne.n	4040c2 <_fputwc_r+0x1a>
  4040be:	0590      	lsls	r0, r2, #22
  4040c0:	d51c      	bpl.n	4040fc <_fputwc_r+0x54>
  4040c2:	0490      	lsls	r0, r2, #18
  4040c4:	d406      	bmi.n	4040d4 <_fputwc_r+0x2c>
  4040c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4040c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4040cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4040d0:	81a3      	strh	r3, [r4, #12]
  4040d2:	6662      	str	r2, [r4, #100]	; 0x64
  4040d4:	4628      	mov	r0, r5
  4040d6:	4622      	mov	r2, r4
  4040d8:	f7ff ff96 	bl	404008 <__fputwc>
  4040dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4040de:	07da      	lsls	r2, r3, #31
  4040e0:	4605      	mov	r5, r0
  4040e2:	d402      	bmi.n	4040ea <_fputwc_r+0x42>
  4040e4:	89a3      	ldrh	r3, [r4, #12]
  4040e6:	059b      	lsls	r3, r3, #22
  4040e8:	d502      	bpl.n	4040f0 <_fputwc_r+0x48>
  4040ea:	4628      	mov	r0, r5
  4040ec:	b003      	add	sp, #12
  4040ee:	bd30      	pop	{r4, r5, pc}
  4040f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4040f2:	f000 faf9 	bl	4046e8 <__retarget_lock_release_recursive>
  4040f6:	4628      	mov	r0, r5
  4040f8:	b003      	add	sp, #12
  4040fa:	bd30      	pop	{r4, r5, pc}
  4040fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4040fe:	9101      	str	r1, [sp, #4]
  404100:	f000 faf0 	bl	4046e4 <__retarget_lock_acquire_recursive>
  404104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404108:	9901      	ldr	r1, [sp, #4]
  40410a:	b29a      	uxth	r2, r3
  40410c:	e7d9      	b.n	4040c2 <_fputwc_r+0x1a>
  40410e:	bf00      	nop

00404110 <_malloc_trim_r>:
  404110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404112:	4f24      	ldr	r7, [pc, #144]	; (4041a4 <_malloc_trim_r+0x94>)
  404114:	460c      	mov	r4, r1
  404116:	4606      	mov	r6, r0
  404118:	f000 ff80 	bl	40501c <__malloc_lock>
  40411c:	68bb      	ldr	r3, [r7, #8]
  40411e:	685d      	ldr	r5, [r3, #4]
  404120:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404124:	310f      	adds	r1, #15
  404126:	f025 0503 	bic.w	r5, r5, #3
  40412a:	4429      	add	r1, r5
  40412c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404130:	f021 010f 	bic.w	r1, r1, #15
  404134:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404138:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40413c:	db07      	blt.n	40414e <_malloc_trim_r+0x3e>
  40413e:	2100      	movs	r1, #0
  404140:	4630      	mov	r0, r6
  404142:	f001 f91d 	bl	405380 <_sbrk_r>
  404146:	68bb      	ldr	r3, [r7, #8]
  404148:	442b      	add	r3, r5
  40414a:	4298      	cmp	r0, r3
  40414c:	d004      	beq.n	404158 <_malloc_trim_r+0x48>
  40414e:	4630      	mov	r0, r6
  404150:	f000 ff6a 	bl	405028 <__malloc_unlock>
  404154:	2000      	movs	r0, #0
  404156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404158:	4261      	negs	r1, r4
  40415a:	4630      	mov	r0, r6
  40415c:	f001 f910 	bl	405380 <_sbrk_r>
  404160:	3001      	adds	r0, #1
  404162:	d00d      	beq.n	404180 <_malloc_trim_r+0x70>
  404164:	4b10      	ldr	r3, [pc, #64]	; (4041a8 <_malloc_trim_r+0x98>)
  404166:	68ba      	ldr	r2, [r7, #8]
  404168:	6819      	ldr	r1, [r3, #0]
  40416a:	1b2d      	subs	r5, r5, r4
  40416c:	f045 0501 	orr.w	r5, r5, #1
  404170:	4630      	mov	r0, r6
  404172:	1b09      	subs	r1, r1, r4
  404174:	6055      	str	r5, [r2, #4]
  404176:	6019      	str	r1, [r3, #0]
  404178:	f000 ff56 	bl	405028 <__malloc_unlock>
  40417c:	2001      	movs	r0, #1
  40417e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404180:	2100      	movs	r1, #0
  404182:	4630      	mov	r0, r6
  404184:	f001 f8fc 	bl	405380 <_sbrk_r>
  404188:	68ba      	ldr	r2, [r7, #8]
  40418a:	1a83      	subs	r3, r0, r2
  40418c:	2b0f      	cmp	r3, #15
  40418e:	ddde      	ble.n	40414e <_malloc_trim_r+0x3e>
  404190:	4c06      	ldr	r4, [pc, #24]	; (4041ac <_malloc_trim_r+0x9c>)
  404192:	4905      	ldr	r1, [pc, #20]	; (4041a8 <_malloc_trim_r+0x98>)
  404194:	6824      	ldr	r4, [r4, #0]
  404196:	f043 0301 	orr.w	r3, r3, #1
  40419a:	1b00      	subs	r0, r0, r4
  40419c:	6053      	str	r3, [r2, #4]
  40419e:	6008      	str	r0, [r1, #0]
  4041a0:	e7d5      	b.n	40414e <_malloc_trim_r+0x3e>
  4041a2:	bf00      	nop
  4041a4:	204005b0 	.word	0x204005b0
  4041a8:	20400a58 	.word	0x20400a58
  4041ac:	204009b8 	.word	0x204009b8

004041b0 <_free_r>:
  4041b0:	2900      	cmp	r1, #0
  4041b2:	d044      	beq.n	40423e <_free_r+0x8e>
  4041b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4041b8:	460d      	mov	r5, r1
  4041ba:	4680      	mov	r8, r0
  4041bc:	f000 ff2e 	bl	40501c <__malloc_lock>
  4041c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4041c4:	4969      	ldr	r1, [pc, #420]	; (40436c <_free_r+0x1bc>)
  4041c6:	f027 0301 	bic.w	r3, r7, #1
  4041ca:	f1a5 0408 	sub.w	r4, r5, #8
  4041ce:	18e2      	adds	r2, r4, r3
  4041d0:	688e      	ldr	r6, [r1, #8]
  4041d2:	6850      	ldr	r0, [r2, #4]
  4041d4:	42b2      	cmp	r2, r6
  4041d6:	f020 0003 	bic.w	r0, r0, #3
  4041da:	d05e      	beq.n	40429a <_free_r+0xea>
  4041dc:	07fe      	lsls	r6, r7, #31
  4041de:	6050      	str	r0, [r2, #4]
  4041e0:	d40b      	bmi.n	4041fa <_free_r+0x4a>
  4041e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4041e6:	1be4      	subs	r4, r4, r7
  4041e8:	f101 0e08 	add.w	lr, r1, #8
  4041ec:	68a5      	ldr	r5, [r4, #8]
  4041ee:	4575      	cmp	r5, lr
  4041f0:	443b      	add	r3, r7
  4041f2:	d06d      	beq.n	4042d0 <_free_r+0x120>
  4041f4:	68e7      	ldr	r7, [r4, #12]
  4041f6:	60ef      	str	r7, [r5, #12]
  4041f8:	60bd      	str	r5, [r7, #8]
  4041fa:	1815      	adds	r5, r2, r0
  4041fc:	686d      	ldr	r5, [r5, #4]
  4041fe:	07ed      	lsls	r5, r5, #31
  404200:	d53e      	bpl.n	404280 <_free_r+0xd0>
  404202:	f043 0201 	orr.w	r2, r3, #1
  404206:	6062      	str	r2, [r4, #4]
  404208:	50e3      	str	r3, [r4, r3]
  40420a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40420e:	d217      	bcs.n	404240 <_free_r+0x90>
  404210:	08db      	lsrs	r3, r3, #3
  404212:	1c58      	adds	r0, r3, #1
  404214:	109a      	asrs	r2, r3, #2
  404216:	684d      	ldr	r5, [r1, #4]
  404218:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40421c:	60a7      	str	r7, [r4, #8]
  40421e:	2301      	movs	r3, #1
  404220:	4093      	lsls	r3, r2
  404222:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404226:	432b      	orrs	r3, r5
  404228:	3a08      	subs	r2, #8
  40422a:	60e2      	str	r2, [r4, #12]
  40422c:	604b      	str	r3, [r1, #4]
  40422e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404232:	60fc      	str	r4, [r7, #12]
  404234:	4640      	mov	r0, r8
  404236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40423a:	f000 bef5 	b.w	405028 <__malloc_unlock>
  40423e:	4770      	bx	lr
  404240:	0a5a      	lsrs	r2, r3, #9
  404242:	2a04      	cmp	r2, #4
  404244:	d852      	bhi.n	4042ec <_free_r+0x13c>
  404246:	099a      	lsrs	r2, r3, #6
  404248:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40424c:	00ff      	lsls	r7, r7, #3
  40424e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404252:	19c8      	adds	r0, r1, r7
  404254:	59ca      	ldr	r2, [r1, r7]
  404256:	3808      	subs	r0, #8
  404258:	4290      	cmp	r0, r2
  40425a:	d04f      	beq.n	4042fc <_free_r+0x14c>
  40425c:	6851      	ldr	r1, [r2, #4]
  40425e:	f021 0103 	bic.w	r1, r1, #3
  404262:	428b      	cmp	r3, r1
  404264:	d232      	bcs.n	4042cc <_free_r+0x11c>
  404266:	6892      	ldr	r2, [r2, #8]
  404268:	4290      	cmp	r0, r2
  40426a:	d1f7      	bne.n	40425c <_free_r+0xac>
  40426c:	68c3      	ldr	r3, [r0, #12]
  40426e:	60a0      	str	r0, [r4, #8]
  404270:	60e3      	str	r3, [r4, #12]
  404272:	609c      	str	r4, [r3, #8]
  404274:	60c4      	str	r4, [r0, #12]
  404276:	4640      	mov	r0, r8
  404278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40427c:	f000 bed4 	b.w	405028 <__malloc_unlock>
  404280:	6895      	ldr	r5, [r2, #8]
  404282:	4f3b      	ldr	r7, [pc, #236]	; (404370 <_free_r+0x1c0>)
  404284:	42bd      	cmp	r5, r7
  404286:	4403      	add	r3, r0
  404288:	d040      	beq.n	40430c <_free_r+0x15c>
  40428a:	68d0      	ldr	r0, [r2, #12]
  40428c:	60e8      	str	r0, [r5, #12]
  40428e:	f043 0201 	orr.w	r2, r3, #1
  404292:	6085      	str	r5, [r0, #8]
  404294:	6062      	str	r2, [r4, #4]
  404296:	50e3      	str	r3, [r4, r3]
  404298:	e7b7      	b.n	40420a <_free_r+0x5a>
  40429a:	07ff      	lsls	r7, r7, #31
  40429c:	4403      	add	r3, r0
  40429e:	d407      	bmi.n	4042b0 <_free_r+0x100>
  4042a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4042a4:	1aa4      	subs	r4, r4, r2
  4042a6:	4413      	add	r3, r2
  4042a8:	68a0      	ldr	r0, [r4, #8]
  4042aa:	68e2      	ldr	r2, [r4, #12]
  4042ac:	60c2      	str	r2, [r0, #12]
  4042ae:	6090      	str	r0, [r2, #8]
  4042b0:	4a30      	ldr	r2, [pc, #192]	; (404374 <_free_r+0x1c4>)
  4042b2:	6812      	ldr	r2, [r2, #0]
  4042b4:	f043 0001 	orr.w	r0, r3, #1
  4042b8:	4293      	cmp	r3, r2
  4042ba:	6060      	str	r0, [r4, #4]
  4042bc:	608c      	str	r4, [r1, #8]
  4042be:	d3b9      	bcc.n	404234 <_free_r+0x84>
  4042c0:	4b2d      	ldr	r3, [pc, #180]	; (404378 <_free_r+0x1c8>)
  4042c2:	4640      	mov	r0, r8
  4042c4:	6819      	ldr	r1, [r3, #0]
  4042c6:	f7ff ff23 	bl	404110 <_malloc_trim_r>
  4042ca:	e7b3      	b.n	404234 <_free_r+0x84>
  4042cc:	4610      	mov	r0, r2
  4042ce:	e7cd      	b.n	40426c <_free_r+0xbc>
  4042d0:	1811      	adds	r1, r2, r0
  4042d2:	6849      	ldr	r1, [r1, #4]
  4042d4:	07c9      	lsls	r1, r1, #31
  4042d6:	d444      	bmi.n	404362 <_free_r+0x1b2>
  4042d8:	6891      	ldr	r1, [r2, #8]
  4042da:	68d2      	ldr	r2, [r2, #12]
  4042dc:	60ca      	str	r2, [r1, #12]
  4042de:	4403      	add	r3, r0
  4042e0:	f043 0001 	orr.w	r0, r3, #1
  4042e4:	6091      	str	r1, [r2, #8]
  4042e6:	6060      	str	r0, [r4, #4]
  4042e8:	50e3      	str	r3, [r4, r3]
  4042ea:	e7a3      	b.n	404234 <_free_r+0x84>
  4042ec:	2a14      	cmp	r2, #20
  4042ee:	d816      	bhi.n	40431e <_free_r+0x16e>
  4042f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4042f4:	00ff      	lsls	r7, r7, #3
  4042f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4042fa:	e7aa      	b.n	404252 <_free_r+0xa2>
  4042fc:	10aa      	asrs	r2, r5, #2
  4042fe:	2301      	movs	r3, #1
  404300:	684d      	ldr	r5, [r1, #4]
  404302:	4093      	lsls	r3, r2
  404304:	432b      	orrs	r3, r5
  404306:	604b      	str	r3, [r1, #4]
  404308:	4603      	mov	r3, r0
  40430a:	e7b0      	b.n	40426e <_free_r+0xbe>
  40430c:	f043 0201 	orr.w	r2, r3, #1
  404310:	614c      	str	r4, [r1, #20]
  404312:	610c      	str	r4, [r1, #16]
  404314:	60e5      	str	r5, [r4, #12]
  404316:	60a5      	str	r5, [r4, #8]
  404318:	6062      	str	r2, [r4, #4]
  40431a:	50e3      	str	r3, [r4, r3]
  40431c:	e78a      	b.n	404234 <_free_r+0x84>
  40431e:	2a54      	cmp	r2, #84	; 0x54
  404320:	d806      	bhi.n	404330 <_free_r+0x180>
  404322:	0b1a      	lsrs	r2, r3, #12
  404324:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404328:	00ff      	lsls	r7, r7, #3
  40432a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40432e:	e790      	b.n	404252 <_free_r+0xa2>
  404330:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404334:	d806      	bhi.n	404344 <_free_r+0x194>
  404336:	0bda      	lsrs	r2, r3, #15
  404338:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40433c:	00ff      	lsls	r7, r7, #3
  40433e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404342:	e786      	b.n	404252 <_free_r+0xa2>
  404344:	f240 5054 	movw	r0, #1364	; 0x554
  404348:	4282      	cmp	r2, r0
  40434a:	d806      	bhi.n	40435a <_free_r+0x1aa>
  40434c:	0c9a      	lsrs	r2, r3, #18
  40434e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404352:	00ff      	lsls	r7, r7, #3
  404354:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404358:	e77b      	b.n	404252 <_free_r+0xa2>
  40435a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40435e:	257e      	movs	r5, #126	; 0x7e
  404360:	e777      	b.n	404252 <_free_r+0xa2>
  404362:	f043 0101 	orr.w	r1, r3, #1
  404366:	6061      	str	r1, [r4, #4]
  404368:	6013      	str	r3, [r2, #0]
  40436a:	e763      	b.n	404234 <_free_r+0x84>
  40436c:	204005b0 	.word	0x204005b0
  404370:	204005b8 	.word	0x204005b8
  404374:	204009bc 	.word	0x204009bc
  404378:	20400a88 	.word	0x20400a88

0040437c <__sfvwrite_r>:
  40437c:	6893      	ldr	r3, [r2, #8]
  40437e:	2b00      	cmp	r3, #0
  404380:	d073      	beq.n	40446a <__sfvwrite_r+0xee>
  404382:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404386:	898b      	ldrh	r3, [r1, #12]
  404388:	b083      	sub	sp, #12
  40438a:	460c      	mov	r4, r1
  40438c:	0719      	lsls	r1, r3, #28
  40438e:	9000      	str	r0, [sp, #0]
  404390:	4616      	mov	r6, r2
  404392:	d526      	bpl.n	4043e2 <__sfvwrite_r+0x66>
  404394:	6922      	ldr	r2, [r4, #16]
  404396:	b322      	cbz	r2, 4043e2 <__sfvwrite_r+0x66>
  404398:	f013 0002 	ands.w	r0, r3, #2
  40439c:	6835      	ldr	r5, [r6, #0]
  40439e:	d02c      	beq.n	4043fa <__sfvwrite_r+0x7e>
  4043a0:	f04f 0900 	mov.w	r9, #0
  4043a4:	4fb0      	ldr	r7, [pc, #704]	; (404668 <__sfvwrite_r+0x2ec>)
  4043a6:	46c8      	mov	r8, r9
  4043a8:	46b2      	mov	sl, r6
  4043aa:	45b8      	cmp	r8, r7
  4043ac:	4643      	mov	r3, r8
  4043ae:	464a      	mov	r2, r9
  4043b0:	bf28      	it	cs
  4043b2:	463b      	movcs	r3, r7
  4043b4:	9800      	ldr	r0, [sp, #0]
  4043b6:	f1b8 0f00 	cmp.w	r8, #0
  4043ba:	d050      	beq.n	40445e <__sfvwrite_r+0xe2>
  4043bc:	69e1      	ldr	r1, [r4, #28]
  4043be:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4043c0:	47b0      	blx	r6
  4043c2:	2800      	cmp	r0, #0
  4043c4:	dd58      	ble.n	404478 <__sfvwrite_r+0xfc>
  4043c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4043ca:	1a1b      	subs	r3, r3, r0
  4043cc:	4481      	add	r9, r0
  4043ce:	eba8 0800 	sub.w	r8, r8, r0
  4043d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4043d6:	2b00      	cmp	r3, #0
  4043d8:	d1e7      	bne.n	4043aa <__sfvwrite_r+0x2e>
  4043da:	2000      	movs	r0, #0
  4043dc:	b003      	add	sp, #12
  4043de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043e2:	4621      	mov	r1, r4
  4043e4:	9800      	ldr	r0, [sp, #0]
  4043e6:	f7ff fc51 	bl	403c8c <__swsetup_r>
  4043ea:	2800      	cmp	r0, #0
  4043ec:	f040 8133 	bne.w	404656 <__sfvwrite_r+0x2da>
  4043f0:	89a3      	ldrh	r3, [r4, #12]
  4043f2:	6835      	ldr	r5, [r6, #0]
  4043f4:	f013 0002 	ands.w	r0, r3, #2
  4043f8:	d1d2      	bne.n	4043a0 <__sfvwrite_r+0x24>
  4043fa:	f013 0901 	ands.w	r9, r3, #1
  4043fe:	d145      	bne.n	40448c <__sfvwrite_r+0x110>
  404400:	464f      	mov	r7, r9
  404402:	9601      	str	r6, [sp, #4]
  404404:	b337      	cbz	r7, 404454 <__sfvwrite_r+0xd8>
  404406:	059a      	lsls	r2, r3, #22
  404408:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40440c:	f140 8083 	bpl.w	404516 <__sfvwrite_r+0x19a>
  404410:	4547      	cmp	r7, r8
  404412:	46c3      	mov	fp, r8
  404414:	f0c0 80ab 	bcc.w	40456e <__sfvwrite_r+0x1f2>
  404418:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40441c:	f040 80ac 	bne.w	404578 <__sfvwrite_r+0x1fc>
  404420:	6820      	ldr	r0, [r4, #0]
  404422:	46ba      	mov	sl, r7
  404424:	465a      	mov	r2, fp
  404426:	4649      	mov	r1, r9
  404428:	f000 fd94 	bl	404f54 <memmove>
  40442c:	68a2      	ldr	r2, [r4, #8]
  40442e:	6823      	ldr	r3, [r4, #0]
  404430:	eba2 0208 	sub.w	r2, r2, r8
  404434:	445b      	add	r3, fp
  404436:	60a2      	str	r2, [r4, #8]
  404438:	6023      	str	r3, [r4, #0]
  40443a:	9a01      	ldr	r2, [sp, #4]
  40443c:	6893      	ldr	r3, [r2, #8]
  40443e:	eba3 030a 	sub.w	r3, r3, sl
  404442:	44d1      	add	r9, sl
  404444:	eba7 070a 	sub.w	r7, r7, sl
  404448:	6093      	str	r3, [r2, #8]
  40444a:	2b00      	cmp	r3, #0
  40444c:	d0c5      	beq.n	4043da <__sfvwrite_r+0x5e>
  40444e:	89a3      	ldrh	r3, [r4, #12]
  404450:	2f00      	cmp	r7, #0
  404452:	d1d8      	bne.n	404406 <__sfvwrite_r+0x8a>
  404454:	f8d5 9000 	ldr.w	r9, [r5]
  404458:	686f      	ldr	r7, [r5, #4]
  40445a:	3508      	adds	r5, #8
  40445c:	e7d2      	b.n	404404 <__sfvwrite_r+0x88>
  40445e:	f8d5 9000 	ldr.w	r9, [r5]
  404462:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404466:	3508      	adds	r5, #8
  404468:	e79f      	b.n	4043aa <__sfvwrite_r+0x2e>
  40446a:	2000      	movs	r0, #0
  40446c:	4770      	bx	lr
  40446e:	4621      	mov	r1, r4
  404470:	9800      	ldr	r0, [sp, #0]
  404472:	f7ff fd1f 	bl	403eb4 <_fflush_r>
  404476:	b370      	cbz	r0, 4044d6 <__sfvwrite_r+0x15a>
  404478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40447c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404480:	f04f 30ff 	mov.w	r0, #4294967295
  404484:	81a3      	strh	r3, [r4, #12]
  404486:	b003      	add	sp, #12
  404488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40448c:	4681      	mov	r9, r0
  40448e:	4633      	mov	r3, r6
  404490:	464e      	mov	r6, r9
  404492:	46a8      	mov	r8, r5
  404494:	469a      	mov	sl, r3
  404496:	464d      	mov	r5, r9
  404498:	b34e      	cbz	r6, 4044ee <__sfvwrite_r+0x172>
  40449a:	b380      	cbz	r0, 4044fe <__sfvwrite_r+0x182>
  40449c:	6820      	ldr	r0, [r4, #0]
  40449e:	6923      	ldr	r3, [r4, #16]
  4044a0:	6962      	ldr	r2, [r4, #20]
  4044a2:	45b1      	cmp	r9, r6
  4044a4:	46cb      	mov	fp, r9
  4044a6:	bf28      	it	cs
  4044a8:	46b3      	movcs	fp, r6
  4044aa:	4298      	cmp	r0, r3
  4044ac:	465f      	mov	r7, fp
  4044ae:	d904      	bls.n	4044ba <__sfvwrite_r+0x13e>
  4044b0:	68a3      	ldr	r3, [r4, #8]
  4044b2:	4413      	add	r3, r2
  4044b4:	459b      	cmp	fp, r3
  4044b6:	f300 80a6 	bgt.w	404606 <__sfvwrite_r+0x28a>
  4044ba:	4593      	cmp	fp, r2
  4044bc:	db4b      	blt.n	404556 <__sfvwrite_r+0x1da>
  4044be:	4613      	mov	r3, r2
  4044c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4044c2:	69e1      	ldr	r1, [r4, #28]
  4044c4:	9800      	ldr	r0, [sp, #0]
  4044c6:	462a      	mov	r2, r5
  4044c8:	47b8      	blx	r7
  4044ca:	1e07      	subs	r7, r0, #0
  4044cc:	ddd4      	ble.n	404478 <__sfvwrite_r+0xfc>
  4044ce:	ebb9 0907 	subs.w	r9, r9, r7
  4044d2:	d0cc      	beq.n	40446e <__sfvwrite_r+0xf2>
  4044d4:	2001      	movs	r0, #1
  4044d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4044da:	1bdb      	subs	r3, r3, r7
  4044dc:	443d      	add	r5, r7
  4044de:	1bf6      	subs	r6, r6, r7
  4044e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4044e4:	2b00      	cmp	r3, #0
  4044e6:	f43f af78 	beq.w	4043da <__sfvwrite_r+0x5e>
  4044ea:	2e00      	cmp	r6, #0
  4044ec:	d1d5      	bne.n	40449a <__sfvwrite_r+0x11e>
  4044ee:	f108 0308 	add.w	r3, r8, #8
  4044f2:	e913 0060 	ldmdb	r3, {r5, r6}
  4044f6:	4698      	mov	r8, r3
  4044f8:	3308      	adds	r3, #8
  4044fa:	2e00      	cmp	r6, #0
  4044fc:	d0f9      	beq.n	4044f2 <__sfvwrite_r+0x176>
  4044fe:	4632      	mov	r2, r6
  404500:	210a      	movs	r1, #10
  404502:	4628      	mov	r0, r5
  404504:	f000 fc3c 	bl	404d80 <memchr>
  404508:	2800      	cmp	r0, #0
  40450a:	f000 80a1 	beq.w	404650 <__sfvwrite_r+0x2d4>
  40450e:	3001      	adds	r0, #1
  404510:	eba0 0905 	sub.w	r9, r0, r5
  404514:	e7c2      	b.n	40449c <__sfvwrite_r+0x120>
  404516:	6820      	ldr	r0, [r4, #0]
  404518:	6923      	ldr	r3, [r4, #16]
  40451a:	4298      	cmp	r0, r3
  40451c:	d802      	bhi.n	404524 <__sfvwrite_r+0x1a8>
  40451e:	6963      	ldr	r3, [r4, #20]
  404520:	429f      	cmp	r7, r3
  404522:	d25d      	bcs.n	4045e0 <__sfvwrite_r+0x264>
  404524:	45b8      	cmp	r8, r7
  404526:	bf28      	it	cs
  404528:	46b8      	movcs	r8, r7
  40452a:	4642      	mov	r2, r8
  40452c:	4649      	mov	r1, r9
  40452e:	f000 fd11 	bl	404f54 <memmove>
  404532:	68a3      	ldr	r3, [r4, #8]
  404534:	6822      	ldr	r2, [r4, #0]
  404536:	eba3 0308 	sub.w	r3, r3, r8
  40453a:	4442      	add	r2, r8
  40453c:	60a3      	str	r3, [r4, #8]
  40453e:	6022      	str	r2, [r4, #0]
  404540:	b10b      	cbz	r3, 404546 <__sfvwrite_r+0x1ca>
  404542:	46c2      	mov	sl, r8
  404544:	e779      	b.n	40443a <__sfvwrite_r+0xbe>
  404546:	4621      	mov	r1, r4
  404548:	9800      	ldr	r0, [sp, #0]
  40454a:	f7ff fcb3 	bl	403eb4 <_fflush_r>
  40454e:	2800      	cmp	r0, #0
  404550:	d192      	bne.n	404478 <__sfvwrite_r+0xfc>
  404552:	46c2      	mov	sl, r8
  404554:	e771      	b.n	40443a <__sfvwrite_r+0xbe>
  404556:	465a      	mov	r2, fp
  404558:	4629      	mov	r1, r5
  40455a:	f000 fcfb 	bl	404f54 <memmove>
  40455e:	68a2      	ldr	r2, [r4, #8]
  404560:	6823      	ldr	r3, [r4, #0]
  404562:	eba2 020b 	sub.w	r2, r2, fp
  404566:	445b      	add	r3, fp
  404568:	60a2      	str	r2, [r4, #8]
  40456a:	6023      	str	r3, [r4, #0]
  40456c:	e7af      	b.n	4044ce <__sfvwrite_r+0x152>
  40456e:	6820      	ldr	r0, [r4, #0]
  404570:	46b8      	mov	r8, r7
  404572:	46ba      	mov	sl, r7
  404574:	46bb      	mov	fp, r7
  404576:	e755      	b.n	404424 <__sfvwrite_r+0xa8>
  404578:	6962      	ldr	r2, [r4, #20]
  40457a:	6820      	ldr	r0, [r4, #0]
  40457c:	6921      	ldr	r1, [r4, #16]
  40457e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404582:	eba0 0a01 	sub.w	sl, r0, r1
  404586:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40458a:	f10a 0001 	add.w	r0, sl, #1
  40458e:	ea4f 0868 	mov.w	r8, r8, asr #1
  404592:	4438      	add	r0, r7
  404594:	4540      	cmp	r0, r8
  404596:	4642      	mov	r2, r8
  404598:	bf84      	itt	hi
  40459a:	4680      	movhi	r8, r0
  40459c:	4642      	movhi	r2, r8
  40459e:	055b      	lsls	r3, r3, #21
  4045a0:	d544      	bpl.n	40462c <__sfvwrite_r+0x2b0>
  4045a2:	4611      	mov	r1, r2
  4045a4:	9800      	ldr	r0, [sp, #0]
  4045a6:	f000 f921 	bl	4047ec <_malloc_r>
  4045aa:	4683      	mov	fp, r0
  4045ac:	2800      	cmp	r0, #0
  4045ae:	d055      	beq.n	40465c <__sfvwrite_r+0x2e0>
  4045b0:	4652      	mov	r2, sl
  4045b2:	6921      	ldr	r1, [r4, #16]
  4045b4:	f000 fc34 	bl	404e20 <memcpy>
  4045b8:	89a3      	ldrh	r3, [r4, #12]
  4045ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4045be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4045c2:	81a3      	strh	r3, [r4, #12]
  4045c4:	eb0b 000a 	add.w	r0, fp, sl
  4045c8:	eba8 030a 	sub.w	r3, r8, sl
  4045cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4045d0:	f8c4 8014 	str.w	r8, [r4, #20]
  4045d4:	6020      	str	r0, [r4, #0]
  4045d6:	60a3      	str	r3, [r4, #8]
  4045d8:	46b8      	mov	r8, r7
  4045da:	46ba      	mov	sl, r7
  4045dc:	46bb      	mov	fp, r7
  4045de:	e721      	b.n	404424 <__sfvwrite_r+0xa8>
  4045e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4045e4:	42b9      	cmp	r1, r7
  4045e6:	bf28      	it	cs
  4045e8:	4639      	movcs	r1, r7
  4045ea:	464a      	mov	r2, r9
  4045ec:	fb91 f1f3 	sdiv	r1, r1, r3
  4045f0:	9800      	ldr	r0, [sp, #0]
  4045f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4045f4:	fb03 f301 	mul.w	r3, r3, r1
  4045f8:	69e1      	ldr	r1, [r4, #28]
  4045fa:	47b0      	blx	r6
  4045fc:	f1b0 0a00 	subs.w	sl, r0, #0
  404600:	f73f af1b 	bgt.w	40443a <__sfvwrite_r+0xbe>
  404604:	e738      	b.n	404478 <__sfvwrite_r+0xfc>
  404606:	461a      	mov	r2, r3
  404608:	4629      	mov	r1, r5
  40460a:	9301      	str	r3, [sp, #4]
  40460c:	f000 fca2 	bl	404f54 <memmove>
  404610:	6822      	ldr	r2, [r4, #0]
  404612:	9b01      	ldr	r3, [sp, #4]
  404614:	9800      	ldr	r0, [sp, #0]
  404616:	441a      	add	r2, r3
  404618:	6022      	str	r2, [r4, #0]
  40461a:	4621      	mov	r1, r4
  40461c:	f7ff fc4a 	bl	403eb4 <_fflush_r>
  404620:	9b01      	ldr	r3, [sp, #4]
  404622:	2800      	cmp	r0, #0
  404624:	f47f af28 	bne.w	404478 <__sfvwrite_r+0xfc>
  404628:	461f      	mov	r7, r3
  40462a:	e750      	b.n	4044ce <__sfvwrite_r+0x152>
  40462c:	9800      	ldr	r0, [sp, #0]
  40462e:	f000 fd01 	bl	405034 <_realloc_r>
  404632:	4683      	mov	fp, r0
  404634:	2800      	cmp	r0, #0
  404636:	d1c5      	bne.n	4045c4 <__sfvwrite_r+0x248>
  404638:	9d00      	ldr	r5, [sp, #0]
  40463a:	6921      	ldr	r1, [r4, #16]
  40463c:	4628      	mov	r0, r5
  40463e:	f7ff fdb7 	bl	4041b0 <_free_r>
  404642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404646:	220c      	movs	r2, #12
  404648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40464c:	602a      	str	r2, [r5, #0]
  40464e:	e715      	b.n	40447c <__sfvwrite_r+0x100>
  404650:	f106 0901 	add.w	r9, r6, #1
  404654:	e722      	b.n	40449c <__sfvwrite_r+0x120>
  404656:	f04f 30ff 	mov.w	r0, #4294967295
  40465a:	e6bf      	b.n	4043dc <__sfvwrite_r+0x60>
  40465c:	9a00      	ldr	r2, [sp, #0]
  40465e:	230c      	movs	r3, #12
  404660:	6013      	str	r3, [r2, #0]
  404662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404666:	e709      	b.n	40447c <__sfvwrite_r+0x100>
  404668:	7ffffc00 	.word	0x7ffffc00

0040466c <_fwalk_reent>:
  40466c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404670:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404674:	d01f      	beq.n	4046b6 <_fwalk_reent+0x4a>
  404676:	4688      	mov	r8, r1
  404678:	4606      	mov	r6, r0
  40467a:	f04f 0900 	mov.w	r9, #0
  40467e:	687d      	ldr	r5, [r7, #4]
  404680:	68bc      	ldr	r4, [r7, #8]
  404682:	3d01      	subs	r5, #1
  404684:	d411      	bmi.n	4046aa <_fwalk_reent+0x3e>
  404686:	89a3      	ldrh	r3, [r4, #12]
  404688:	2b01      	cmp	r3, #1
  40468a:	f105 35ff 	add.w	r5, r5, #4294967295
  40468e:	d908      	bls.n	4046a2 <_fwalk_reent+0x36>
  404690:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404694:	3301      	adds	r3, #1
  404696:	4621      	mov	r1, r4
  404698:	4630      	mov	r0, r6
  40469a:	d002      	beq.n	4046a2 <_fwalk_reent+0x36>
  40469c:	47c0      	blx	r8
  40469e:	ea49 0900 	orr.w	r9, r9, r0
  4046a2:	1c6b      	adds	r3, r5, #1
  4046a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4046a8:	d1ed      	bne.n	404686 <_fwalk_reent+0x1a>
  4046aa:	683f      	ldr	r7, [r7, #0]
  4046ac:	2f00      	cmp	r7, #0
  4046ae:	d1e6      	bne.n	40467e <_fwalk_reent+0x12>
  4046b0:	4648      	mov	r0, r9
  4046b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046b6:	46b9      	mov	r9, r7
  4046b8:	4648      	mov	r0, r9
  4046ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046be:	bf00      	nop

004046c0 <__locale_mb_cur_max>:
  4046c0:	4b04      	ldr	r3, [pc, #16]	; (4046d4 <__locale_mb_cur_max+0x14>)
  4046c2:	4a05      	ldr	r2, [pc, #20]	; (4046d8 <__locale_mb_cur_max+0x18>)
  4046c4:	681b      	ldr	r3, [r3, #0]
  4046c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4046c8:	2b00      	cmp	r3, #0
  4046ca:	bf08      	it	eq
  4046cc:	4613      	moveq	r3, r2
  4046ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4046d2:	4770      	bx	lr
  4046d4:	20400010 	.word	0x20400010
  4046d8:	20400444 	.word	0x20400444

004046dc <__retarget_lock_init_recursive>:
  4046dc:	4770      	bx	lr
  4046de:	bf00      	nop

004046e0 <__retarget_lock_close_recursive>:
  4046e0:	4770      	bx	lr
  4046e2:	bf00      	nop

004046e4 <__retarget_lock_acquire_recursive>:
  4046e4:	4770      	bx	lr
  4046e6:	bf00      	nop

004046e8 <__retarget_lock_release_recursive>:
  4046e8:	4770      	bx	lr
  4046ea:	bf00      	nop

004046ec <__swhatbuf_r>:
  4046ec:	b570      	push	{r4, r5, r6, lr}
  4046ee:	460c      	mov	r4, r1
  4046f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4046f4:	2900      	cmp	r1, #0
  4046f6:	b090      	sub	sp, #64	; 0x40
  4046f8:	4615      	mov	r5, r2
  4046fa:	461e      	mov	r6, r3
  4046fc:	db14      	blt.n	404728 <__swhatbuf_r+0x3c>
  4046fe:	aa01      	add	r2, sp, #4
  404700:	f001 f888 	bl	405814 <_fstat_r>
  404704:	2800      	cmp	r0, #0
  404706:	db0f      	blt.n	404728 <__swhatbuf_r+0x3c>
  404708:	9a02      	ldr	r2, [sp, #8]
  40470a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40470e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404712:	fab2 f282 	clz	r2, r2
  404716:	0952      	lsrs	r2, r2, #5
  404718:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40471c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404720:	6032      	str	r2, [r6, #0]
  404722:	602b      	str	r3, [r5, #0]
  404724:	b010      	add	sp, #64	; 0x40
  404726:	bd70      	pop	{r4, r5, r6, pc}
  404728:	89a2      	ldrh	r2, [r4, #12]
  40472a:	2300      	movs	r3, #0
  40472c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404730:	6033      	str	r3, [r6, #0]
  404732:	d004      	beq.n	40473e <__swhatbuf_r+0x52>
  404734:	2240      	movs	r2, #64	; 0x40
  404736:	4618      	mov	r0, r3
  404738:	602a      	str	r2, [r5, #0]
  40473a:	b010      	add	sp, #64	; 0x40
  40473c:	bd70      	pop	{r4, r5, r6, pc}
  40473e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404742:	602b      	str	r3, [r5, #0]
  404744:	b010      	add	sp, #64	; 0x40
  404746:	bd70      	pop	{r4, r5, r6, pc}

00404748 <__smakebuf_r>:
  404748:	898a      	ldrh	r2, [r1, #12]
  40474a:	0792      	lsls	r2, r2, #30
  40474c:	460b      	mov	r3, r1
  40474e:	d506      	bpl.n	40475e <__smakebuf_r+0x16>
  404750:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404754:	2101      	movs	r1, #1
  404756:	601a      	str	r2, [r3, #0]
  404758:	611a      	str	r2, [r3, #16]
  40475a:	6159      	str	r1, [r3, #20]
  40475c:	4770      	bx	lr
  40475e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404760:	b083      	sub	sp, #12
  404762:	ab01      	add	r3, sp, #4
  404764:	466a      	mov	r2, sp
  404766:	460c      	mov	r4, r1
  404768:	4606      	mov	r6, r0
  40476a:	f7ff ffbf 	bl	4046ec <__swhatbuf_r>
  40476e:	9900      	ldr	r1, [sp, #0]
  404770:	4605      	mov	r5, r0
  404772:	4630      	mov	r0, r6
  404774:	f000 f83a 	bl	4047ec <_malloc_r>
  404778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40477c:	b1d8      	cbz	r0, 4047b6 <__smakebuf_r+0x6e>
  40477e:	9a01      	ldr	r2, [sp, #4]
  404780:	4f15      	ldr	r7, [pc, #84]	; (4047d8 <__smakebuf_r+0x90>)
  404782:	9900      	ldr	r1, [sp, #0]
  404784:	63f7      	str	r7, [r6, #60]	; 0x3c
  404786:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40478a:	81a3      	strh	r3, [r4, #12]
  40478c:	6020      	str	r0, [r4, #0]
  40478e:	6120      	str	r0, [r4, #16]
  404790:	6161      	str	r1, [r4, #20]
  404792:	b91a      	cbnz	r2, 40479c <__smakebuf_r+0x54>
  404794:	432b      	orrs	r3, r5
  404796:	81a3      	strh	r3, [r4, #12]
  404798:	b003      	add	sp, #12
  40479a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40479c:	4630      	mov	r0, r6
  40479e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4047a2:	f001 f84b 	bl	40583c <_isatty_r>
  4047a6:	b1a0      	cbz	r0, 4047d2 <__smakebuf_r+0x8a>
  4047a8:	89a3      	ldrh	r3, [r4, #12]
  4047aa:	f023 0303 	bic.w	r3, r3, #3
  4047ae:	f043 0301 	orr.w	r3, r3, #1
  4047b2:	b21b      	sxth	r3, r3
  4047b4:	e7ee      	b.n	404794 <__smakebuf_r+0x4c>
  4047b6:	059a      	lsls	r2, r3, #22
  4047b8:	d4ee      	bmi.n	404798 <__smakebuf_r+0x50>
  4047ba:	f023 0303 	bic.w	r3, r3, #3
  4047be:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4047c2:	f043 0302 	orr.w	r3, r3, #2
  4047c6:	2101      	movs	r1, #1
  4047c8:	81a3      	strh	r3, [r4, #12]
  4047ca:	6022      	str	r2, [r4, #0]
  4047cc:	6122      	str	r2, [r4, #16]
  4047ce:	6161      	str	r1, [r4, #20]
  4047d0:	e7e2      	b.n	404798 <__smakebuf_r+0x50>
  4047d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4047d6:	e7dd      	b.n	404794 <__smakebuf_r+0x4c>
  4047d8:	00403f09 	.word	0x00403f09

004047dc <malloc>:
  4047dc:	4b02      	ldr	r3, [pc, #8]	; (4047e8 <malloc+0xc>)
  4047de:	4601      	mov	r1, r0
  4047e0:	6818      	ldr	r0, [r3, #0]
  4047e2:	f000 b803 	b.w	4047ec <_malloc_r>
  4047e6:	bf00      	nop
  4047e8:	20400010 	.word	0x20400010

004047ec <_malloc_r>:
  4047ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047f0:	f101 060b 	add.w	r6, r1, #11
  4047f4:	2e16      	cmp	r6, #22
  4047f6:	b083      	sub	sp, #12
  4047f8:	4605      	mov	r5, r0
  4047fa:	f240 809e 	bls.w	40493a <_malloc_r+0x14e>
  4047fe:	f036 0607 	bics.w	r6, r6, #7
  404802:	f100 80bd 	bmi.w	404980 <_malloc_r+0x194>
  404806:	42b1      	cmp	r1, r6
  404808:	f200 80ba 	bhi.w	404980 <_malloc_r+0x194>
  40480c:	f000 fc06 	bl	40501c <__malloc_lock>
  404810:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404814:	f0c0 8293 	bcc.w	404d3e <_malloc_r+0x552>
  404818:	0a73      	lsrs	r3, r6, #9
  40481a:	f000 80b8 	beq.w	40498e <_malloc_r+0x1a2>
  40481e:	2b04      	cmp	r3, #4
  404820:	f200 8179 	bhi.w	404b16 <_malloc_r+0x32a>
  404824:	09b3      	lsrs	r3, r6, #6
  404826:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40482a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40482e:	00c3      	lsls	r3, r0, #3
  404830:	4fbf      	ldr	r7, [pc, #764]	; (404b30 <_malloc_r+0x344>)
  404832:	443b      	add	r3, r7
  404834:	f1a3 0108 	sub.w	r1, r3, #8
  404838:	685c      	ldr	r4, [r3, #4]
  40483a:	42a1      	cmp	r1, r4
  40483c:	d106      	bne.n	40484c <_malloc_r+0x60>
  40483e:	e00c      	b.n	40485a <_malloc_r+0x6e>
  404840:	2a00      	cmp	r2, #0
  404842:	f280 80aa 	bge.w	40499a <_malloc_r+0x1ae>
  404846:	68e4      	ldr	r4, [r4, #12]
  404848:	42a1      	cmp	r1, r4
  40484a:	d006      	beq.n	40485a <_malloc_r+0x6e>
  40484c:	6863      	ldr	r3, [r4, #4]
  40484e:	f023 0303 	bic.w	r3, r3, #3
  404852:	1b9a      	subs	r2, r3, r6
  404854:	2a0f      	cmp	r2, #15
  404856:	ddf3      	ble.n	404840 <_malloc_r+0x54>
  404858:	4670      	mov	r0, lr
  40485a:	693c      	ldr	r4, [r7, #16]
  40485c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b44 <_malloc_r+0x358>
  404860:	4574      	cmp	r4, lr
  404862:	f000 81ab 	beq.w	404bbc <_malloc_r+0x3d0>
  404866:	6863      	ldr	r3, [r4, #4]
  404868:	f023 0303 	bic.w	r3, r3, #3
  40486c:	1b9a      	subs	r2, r3, r6
  40486e:	2a0f      	cmp	r2, #15
  404870:	f300 8190 	bgt.w	404b94 <_malloc_r+0x3a8>
  404874:	2a00      	cmp	r2, #0
  404876:	f8c7 e014 	str.w	lr, [r7, #20]
  40487a:	f8c7 e010 	str.w	lr, [r7, #16]
  40487e:	f280 809d 	bge.w	4049bc <_malloc_r+0x1d0>
  404882:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404886:	f080 8161 	bcs.w	404b4c <_malloc_r+0x360>
  40488a:	08db      	lsrs	r3, r3, #3
  40488c:	f103 0c01 	add.w	ip, r3, #1
  404890:	1099      	asrs	r1, r3, #2
  404892:	687a      	ldr	r2, [r7, #4]
  404894:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404898:	f8c4 8008 	str.w	r8, [r4, #8]
  40489c:	2301      	movs	r3, #1
  40489e:	408b      	lsls	r3, r1
  4048a0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4048a4:	4313      	orrs	r3, r2
  4048a6:	3908      	subs	r1, #8
  4048a8:	60e1      	str	r1, [r4, #12]
  4048aa:	607b      	str	r3, [r7, #4]
  4048ac:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4048b0:	f8c8 400c 	str.w	r4, [r8, #12]
  4048b4:	1082      	asrs	r2, r0, #2
  4048b6:	2401      	movs	r4, #1
  4048b8:	4094      	lsls	r4, r2
  4048ba:	429c      	cmp	r4, r3
  4048bc:	f200 808b 	bhi.w	4049d6 <_malloc_r+0x1ea>
  4048c0:	421c      	tst	r4, r3
  4048c2:	d106      	bne.n	4048d2 <_malloc_r+0xe6>
  4048c4:	f020 0003 	bic.w	r0, r0, #3
  4048c8:	0064      	lsls	r4, r4, #1
  4048ca:	421c      	tst	r4, r3
  4048cc:	f100 0004 	add.w	r0, r0, #4
  4048d0:	d0fa      	beq.n	4048c8 <_malloc_r+0xdc>
  4048d2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048d6:	46cc      	mov	ip, r9
  4048d8:	4680      	mov	r8, r0
  4048da:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4048de:	459c      	cmp	ip, r3
  4048e0:	d107      	bne.n	4048f2 <_malloc_r+0x106>
  4048e2:	e16d      	b.n	404bc0 <_malloc_r+0x3d4>
  4048e4:	2a00      	cmp	r2, #0
  4048e6:	f280 817b 	bge.w	404be0 <_malloc_r+0x3f4>
  4048ea:	68db      	ldr	r3, [r3, #12]
  4048ec:	459c      	cmp	ip, r3
  4048ee:	f000 8167 	beq.w	404bc0 <_malloc_r+0x3d4>
  4048f2:	6859      	ldr	r1, [r3, #4]
  4048f4:	f021 0103 	bic.w	r1, r1, #3
  4048f8:	1b8a      	subs	r2, r1, r6
  4048fa:	2a0f      	cmp	r2, #15
  4048fc:	ddf2      	ble.n	4048e4 <_malloc_r+0xf8>
  4048fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404902:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404906:	9300      	str	r3, [sp, #0]
  404908:	199c      	adds	r4, r3, r6
  40490a:	4628      	mov	r0, r5
  40490c:	f046 0601 	orr.w	r6, r6, #1
  404910:	f042 0501 	orr.w	r5, r2, #1
  404914:	605e      	str	r6, [r3, #4]
  404916:	f8c8 c00c 	str.w	ip, [r8, #12]
  40491a:	f8cc 8008 	str.w	r8, [ip, #8]
  40491e:	617c      	str	r4, [r7, #20]
  404920:	613c      	str	r4, [r7, #16]
  404922:	f8c4 e00c 	str.w	lr, [r4, #12]
  404926:	f8c4 e008 	str.w	lr, [r4, #8]
  40492a:	6065      	str	r5, [r4, #4]
  40492c:	505a      	str	r2, [r3, r1]
  40492e:	f000 fb7b 	bl	405028 <__malloc_unlock>
  404932:	9b00      	ldr	r3, [sp, #0]
  404934:	f103 0408 	add.w	r4, r3, #8
  404938:	e01e      	b.n	404978 <_malloc_r+0x18c>
  40493a:	2910      	cmp	r1, #16
  40493c:	d820      	bhi.n	404980 <_malloc_r+0x194>
  40493e:	f000 fb6d 	bl	40501c <__malloc_lock>
  404942:	2610      	movs	r6, #16
  404944:	2318      	movs	r3, #24
  404946:	2002      	movs	r0, #2
  404948:	4f79      	ldr	r7, [pc, #484]	; (404b30 <_malloc_r+0x344>)
  40494a:	443b      	add	r3, r7
  40494c:	f1a3 0208 	sub.w	r2, r3, #8
  404950:	685c      	ldr	r4, [r3, #4]
  404952:	4294      	cmp	r4, r2
  404954:	f000 813d 	beq.w	404bd2 <_malloc_r+0x3e6>
  404958:	6863      	ldr	r3, [r4, #4]
  40495a:	68e1      	ldr	r1, [r4, #12]
  40495c:	68a6      	ldr	r6, [r4, #8]
  40495e:	f023 0303 	bic.w	r3, r3, #3
  404962:	4423      	add	r3, r4
  404964:	4628      	mov	r0, r5
  404966:	685a      	ldr	r2, [r3, #4]
  404968:	60f1      	str	r1, [r6, #12]
  40496a:	f042 0201 	orr.w	r2, r2, #1
  40496e:	608e      	str	r6, [r1, #8]
  404970:	605a      	str	r2, [r3, #4]
  404972:	f000 fb59 	bl	405028 <__malloc_unlock>
  404976:	3408      	adds	r4, #8
  404978:	4620      	mov	r0, r4
  40497a:	b003      	add	sp, #12
  40497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404980:	2400      	movs	r4, #0
  404982:	230c      	movs	r3, #12
  404984:	4620      	mov	r0, r4
  404986:	602b      	str	r3, [r5, #0]
  404988:	b003      	add	sp, #12
  40498a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40498e:	2040      	movs	r0, #64	; 0x40
  404990:	f44f 7300 	mov.w	r3, #512	; 0x200
  404994:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404998:	e74a      	b.n	404830 <_malloc_r+0x44>
  40499a:	4423      	add	r3, r4
  40499c:	68e1      	ldr	r1, [r4, #12]
  40499e:	685a      	ldr	r2, [r3, #4]
  4049a0:	68a6      	ldr	r6, [r4, #8]
  4049a2:	f042 0201 	orr.w	r2, r2, #1
  4049a6:	60f1      	str	r1, [r6, #12]
  4049a8:	4628      	mov	r0, r5
  4049aa:	608e      	str	r6, [r1, #8]
  4049ac:	605a      	str	r2, [r3, #4]
  4049ae:	f000 fb3b 	bl	405028 <__malloc_unlock>
  4049b2:	3408      	adds	r4, #8
  4049b4:	4620      	mov	r0, r4
  4049b6:	b003      	add	sp, #12
  4049b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049bc:	4423      	add	r3, r4
  4049be:	4628      	mov	r0, r5
  4049c0:	685a      	ldr	r2, [r3, #4]
  4049c2:	f042 0201 	orr.w	r2, r2, #1
  4049c6:	605a      	str	r2, [r3, #4]
  4049c8:	f000 fb2e 	bl	405028 <__malloc_unlock>
  4049cc:	3408      	adds	r4, #8
  4049ce:	4620      	mov	r0, r4
  4049d0:	b003      	add	sp, #12
  4049d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049d6:	68bc      	ldr	r4, [r7, #8]
  4049d8:	6863      	ldr	r3, [r4, #4]
  4049da:	f023 0803 	bic.w	r8, r3, #3
  4049de:	45b0      	cmp	r8, r6
  4049e0:	d304      	bcc.n	4049ec <_malloc_r+0x200>
  4049e2:	eba8 0306 	sub.w	r3, r8, r6
  4049e6:	2b0f      	cmp	r3, #15
  4049e8:	f300 8085 	bgt.w	404af6 <_malloc_r+0x30a>
  4049ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b48 <_malloc_r+0x35c>
  4049f0:	4b50      	ldr	r3, [pc, #320]	; (404b34 <_malloc_r+0x348>)
  4049f2:	f8d9 2000 	ldr.w	r2, [r9]
  4049f6:	681b      	ldr	r3, [r3, #0]
  4049f8:	3201      	adds	r2, #1
  4049fa:	4433      	add	r3, r6
  4049fc:	eb04 0a08 	add.w	sl, r4, r8
  404a00:	f000 8155 	beq.w	404cae <_malloc_r+0x4c2>
  404a04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a08:	330f      	adds	r3, #15
  404a0a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a0e:	f02b 0b0f 	bic.w	fp, fp, #15
  404a12:	4659      	mov	r1, fp
  404a14:	4628      	mov	r0, r5
  404a16:	f000 fcb3 	bl	405380 <_sbrk_r>
  404a1a:	1c41      	adds	r1, r0, #1
  404a1c:	4602      	mov	r2, r0
  404a1e:	f000 80fc 	beq.w	404c1a <_malloc_r+0x42e>
  404a22:	4582      	cmp	sl, r0
  404a24:	f200 80f7 	bhi.w	404c16 <_malloc_r+0x42a>
  404a28:	4b43      	ldr	r3, [pc, #268]	; (404b38 <_malloc_r+0x34c>)
  404a2a:	6819      	ldr	r1, [r3, #0]
  404a2c:	4459      	add	r1, fp
  404a2e:	6019      	str	r1, [r3, #0]
  404a30:	f000 814d 	beq.w	404cce <_malloc_r+0x4e2>
  404a34:	f8d9 0000 	ldr.w	r0, [r9]
  404a38:	3001      	adds	r0, #1
  404a3a:	bf1b      	ittet	ne
  404a3c:	eba2 0a0a 	subne.w	sl, r2, sl
  404a40:	4451      	addne	r1, sl
  404a42:	f8c9 2000 	streq.w	r2, [r9]
  404a46:	6019      	strne	r1, [r3, #0]
  404a48:	f012 0107 	ands.w	r1, r2, #7
  404a4c:	f000 8115 	beq.w	404c7a <_malloc_r+0x48e>
  404a50:	f1c1 0008 	rsb	r0, r1, #8
  404a54:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a58:	4402      	add	r2, r0
  404a5a:	3108      	adds	r1, #8
  404a5c:	eb02 090b 	add.w	r9, r2, fp
  404a60:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a64:	eba1 0909 	sub.w	r9, r1, r9
  404a68:	4649      	mov	r1, r9
  404a6a:	4628      	mov	r0, r5
  404a6c:	9301      	str	r3, [sp, #4]
  404a6e:	9200      	str	r2, [sp, #0]
  404a70:	f000 fc86 	bl	405380 <_sbrk_r>
  404a74:	1c43      	adds	r3, r0, #1
  404a76:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404a7a:	f000 8143 	beq.w	404d04 <_malloc_r+0x518>
  404a7e:	1a80      	subs	r0, r0, r2
  404a80:	4448      	add	r0, r9
  404a82:	f040 0001 	orr.w	r0, r0, #1
  404a86:	6819      	ldr	r1, [r3, #0]
  404a88:	60ba      	str	r2, [r7, #8]
  404a8a:	4449      	add	r1, r9
  404a8c:	42bc      	cmp	r4, r7
  404a8e:	6050      	str	r0, [r2, #4]
  404a90:	6019      	str	r1, [r3, #0]
  404a92:	d017      	beq.n	404ac4 <_malloc_r+0x2d8>
  404a94:	f1b8 0f0f 	cmp.w	r8, #15
  404a98:	f240 80fb 	bls.w	404c92 <_malloc_r+0x4a6>
  404a9c:	6860      	ldr	r0, [r4, #4]
  404a9e:	f1a8 020c 	sub.w	r2, r8, #12
  404aa2:	f022 0207 	bic.w	r2, r2, #7
  404aa6:	eb04 0e02 	add.w	lr, r4, r2
  404aaa:	f000 0001 	and.w	r0, r0, #1
  404aae:	f04f 0c05 	mov.w	ip, #5
  404ab2:	4310      	orrs	r0, r2
  404ab4:	2a0f      	cmp	r2, #15
  404ab6:	6060      	str	r0, [r4, #4]
  404ab8:	f8ce c004 	str.w	ip, [lr, #4]
  404abc:	f8ce c008 	str.w	ip, [lr, #8]
  404ac0:	f200 8117 	bhi.w	404cf2 <_malloc_r+0x506>
  404ac4:	4b1d      	ldr	r3, [pc, #116]	; (404b3c <_malloc_r+0x350>)
  404ac6:	68bc      	ldr	r4, [r7, #8]
  404ac8:	681a      	ldr	r2, [r3, #0]
  404aca:	4291      	cmp	r1, r2
  404acc:	bf88      	it	hi
  404ace:	6019      	strhi	r1, [r3, #0]
  404ad0:	4b1b      	ldr	r3, [pc, #108]	; (404b40 <_malloc_r+0x354>)
  404ad2:	681a      	ldr	r2, [r3, #0]
  404ad4:	4291      	cmp	r1, r2
  404ad6:	6862      	ldr	r2, [r4, #4]
  404ad8:	bf88      	it	hi
  404ada:	6019      	strhi	r1, [r3, #0]
  404adc:	f022 0203 	bic.w	r2, r2, #3
  404ae0:	4296      	cmp	r6, r2
  404ae2:	eba2 0306 	sub.w	r3, r2, r6
  404ae6:	d801      	bhi.n	404aec <_malloc_r+0x300>
  404ae8:	2b0f      	cmp	r3, #15
  404aea:	dc04      	bgt.n	404af6 <_malloc_r+0x30a>
  404aec:	4628      	mov	r0, r5
  404aee:	f000 fa9b 	bl	405028 <__malloc_unlock>
  404af2:	2400      	movs	r4, #0
  404af4:	e740      	b.n	404978 <_malloc_r+0x18c>
  404af6:	19a2      	adds	r2, r4, r6
  404af8:	f043 0301 	orr.w	r3, r3, #1
  404afc:	f046 0601 	orr.w	r6, r6, #1
  404b00:	6066      	str	r6, [r4, #4]
  404b02:	4628      	mov	r0, r5
  404b04:	60ba      	str	r2, [r7, #8]
  404b06:	6053      	str	r3, [r2, #4]
  404b08:	f000 fa8e 	bl	405028 <__malloc_unlock>
  404b0c:	3408      	adds	r4, #8
  404b0e:	4620      	mov	r0, r4
  404b10:	b003      	add	sp, #12
  404b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b16:	2b14      	cmp	r3, #20
  404b18:	d971      	bls.n	404bfe <_malloc_r+0x412>
  404b1a:	2b54      	cmp	r3, #84	; 0x54
  404b1c:	f200 80a3 	bhi.w	404c66 <_malloc_r+0x47a>
  404b20:	0b33      	lsrs	r3, r6, #12
  404b22:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b26:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b2a:	00c3      	lsls	r3, r0, #3
  404b2c:	e680      	b.n	404830 <_malloc_r+0x44>
  404b2e:	bf00      	nop
  404b30:	204005b0 	.word	0x204005b0
  404b34:	20400a88 	.word	0x20400a88
  404b38:	20400a58 	.word	0x20400a58
  404b3c:	20400a80 	.word	0x20400a80
  404b40:	20400a84 	.word	0x20400a84
  404b44:	204005b8 	.word	0x204005b8
  404b48:	204009b8 	.word	0x204009b8
  404b4c:	0a5a      	lsrs	r2, r3, #9
  404b4e:	2a04      	cmp	r2, #4
  404b50:	d95b      	bls.n	404c0a <_malloc_r+0x41e>
  404b52:	2a14      	cmp	r2, #20
  404b54:	f200 80ae 	bhi.w	404cb4 <_malloc_r+0x4c8>
  404b58:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b5c:	00c9      	lsls	r1, r1, #3
  404b5e:	325b      	adds	r2, #91	; 0x5b
  404b60:	eb07 0c01 	add.w	ip, r7, r1
  404b64:	5879      	ldr	r1, [r7, r1]
  404b66:	f1ac 0c08 	sub.w	ip, ip, #8
  404b6a:	458c      	cmp	ip, r1
  404b6c:	f000 8088 	beq.w	404c80 <_malloc_r+0x494>
  404b70:	684a      	ldr	r2, [r1, #4]
  404b72:	f022 0203 	bic.w	r2, r2, #3
  404b76:	4293      	cmp	r3, r2
  404b78:	d273      	bcs.n	404c62 <_malloc_r+0x476>
  404b7a:	6889      	ldr	r1, [r1, #8]
  404b7c:	458c      	cmp	ip, r1
  404b7e:	d1f7      	bne.n	404b70 <_malloc_r+0x384>
  404b80:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404b84:	687b      	ldr	r3, [r7, #4]
  404b86:	60e2      	str	r2, [r4, #12]
  404b88:	f8c4 c008 	str.w	ip, [r4, #8]
  404b8c:	6094      	str	r4, [r2, #8]
  404b8e:	f8cc 400c 	str.w	r4, [ip, #12]
  404b92:	e68f      	b.n	4048b4 <_malloc_r+0xc8>
  404b94:	19a1      	adds	r1, r4, r6
  404b96:	f046 0c01 	orr.w	ip, r6, #1
  404b9a:	f042 0601 	orr.w	r6, r2, #1
  404b9e:	f8c4 c004 	str.w	ip, [r4, #4]
  404ba2:	4628      	mov	r0, r5
  404ba4:	6179      	str	r1, [r7, #20]
  404ba6:	6139      	str	r1, [r7, #16]
  404ba8:	f8c1 e00c 	str.w	lr, [r1, #12]
  404bac:	f8c1 e008 	str.w	lr, [r1, #8]
  404bb0:	604e      	str	r6, [r1, #4]
  404bb2:	50e2      	str	r2, [r4, r3]
  404bb4:	f000 fa38 	bl	405028 <__malloc_unlock>
  404bb8:	3408      	adds	r4, #8
  404bba:	e6dd      	b.n	404978 <_malloc_r+0x18c>
  404bbc:	687b      	ldr	r3, [r7, #4]
  404bbe:	e679      	b.n	4048b4 <_malloc_r+0xc8>
  404bc0:	f108 0801 	add.w	r8, r8, #1
  404bc4:	f018 0f03 	tst.w	r8, #3
  404bc8:	f10c 0c08 	add.w	ip, ip, #8
  404bcc:	f47f ae85 	bne.w	4048da <_malloc_r+0xee>
  404bd0:	e02d      	b.n	404c2e <_malloc_r+0x442>
  404bd2:	68dc      	ldr	r4, [r3, #12]
  404bd4:	42a3      	cmp	r3, r4
  404bd6:	bf08      	it	eq
  404bd8:	3002      	addeq	r0, #2
  404bda:	f43f ae3e 	beq.w	40485a <_malloc_r+0x6e>
  404bde:	e6bb      	b.n	404958 <_malloc_r+0x16c>
  404be0:	4419      	add	r1, r3
  404be2:	461c      	mov	r4, r3
  404be4:	684a      	ldr	r2, [r1, #4]
  404be6:	68db      	ldr	r3, [r3, #12]
  404be8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404bec:	f042 0201 	orr.w	r2, r2, #1
  404bf0:	604a      	str	r2, [r1, #4]
  404bf2:	4628      	mov	r0, r5
  404bf4:	60f3      	str	r3, [r6, #12]
  404bf6:	609e      	str	r6, [r3, #8]
  404bf8:	f000 fa16 	bl	405028 <__malloc_unlock>
  404bfc:	e6bc      	b.n	404978 <_malloc_r+0x18c>
  404bfe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c02:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c06:	00c3      	lsls	r3, r0, #3
  404c08:	e612      	b.n	404830 <_malloc_r+0x44>
  404c0a:	099a      	lsrs	r2, r3, #6
  404c0c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c10:	00c9      	lsls	r1, r1, #3
  404c12:	3238      	adds	r2, #56	; 0x38
  404c14:	e7a4      	b.n	404b60 <_malloc_r+0x374>
  404c16:	42bc      	cmp	r4, r7
  404c18:	d054      	beq.n	404cc4 <_malloc_r+0x4d8>
  404c1a:	68bc      	ldr	r4, [r7, #8]
  404c1c:	6862      	ldr	r2, [r4, #4]
  404c1e:	f022 0203 	bic.w	r2, r2, #3
  404c22:	e75d      	b.n	404ae0 <_malloc_r+0x2f4>
  404c24:	f859 3908 	ldr.w	r3, [r9], #-8
  404c28:	4599      	cmp	r9, r3
  404c2a:	f040 8086 	bne.w	404d3a <_malloc_r+0x54e>
  404c2e:	f010 0f03 	tst.w	r0, #3
  404c32:	f100 30ff 	add.w	r0, r0, #4294967295
  404c36:	d1f5      	bne.n	404c24 <_malloc_r+0x438>
  404c38:	687b      	ldr	r3, [r7, #4]
  404c3a:	ea23 0304 	bic.w	r3, r3, r4
  404c3e:	607b      	str	r3, [r7, #4]
  404c40:	0064      	lsls	r4, r4, #1
  404c42:	429c      	cmp	r4, r3
  404c44:	f63f aec7 	bhi.w	4049d6 <_malloc_r+0x1ea>
  404c48:	2c00      	cmp	r4, #0
  404c4a:	f43f aec4 	beq.w	4049d6 <_malloc_r+0x1ea>
  404c4e:	421c      	tst	r4, r3
  404c50:	4640      	mov	r0, r8
  404c52:	f47f ae3e 	bne.w	4048d2 <_malloc_r+0xe6>
  404c56:	0064      	lsls	r4, r4, #1
  404c58:	421c      	tst	r4, r3
  404c5a:	f100 0004 	add.w	r0, r0, #4
  404c5e:	d0fa      	beq.n	404c56 <_malloc_r+0x46a>
  404c60:	e637      	b.n	4048d2 <_malloc_r+0xe6>
  404c62:	468c      	mov	ip, r1
  404c64:	e78c      	b.n	404b80 <_malloc_r+0x394>
  404c66:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c6a:	d815      	bhi.n	404c98 <_malloc_r+0x4ac>
  404c6c:	0bf3      	lsrs	r3, r6, #15
  404c6e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c72:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c76:	00c3      	lsls	r3, r0, #3
  404c78:	e5da      	b.n	404830 <_malloc_r+0x44>
  404c7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404c7e:	e6ed      	b.n	404a5c <_malloc_r+0x270>
  404c80:	687b      	ldr	r3, [r7, #4]
  404c82:	1092      	asrs	r2, r2, #2
  404c84:	2101      	movs	r1, #1
  404c86:	fa01 f202 	lsl.w	r2, r1, r2
  404c8a:	4313      	orrs	r3, r2
  404c8c:	607b      	str	r3, [r7, #4]
  404c8e:	4662      	mov	r2, ip
  404c90:	e779      	b.n	404b86 <_malloc_r+0x39a>
  404c92:	2301      	movs	r3, #1
  404c94:	6053      	str	r3, [r2, #4]
  404c96:	e729      	b.n	404aec <_malloc_r+0x300>
  404c98:	f240 5254 	movw	r2, #1364	; 0x554
  404c9c:	4293      	cmp	r3, r2
  404c9e:	d822      	bhi.n	404ce6 <_malloc_r+0x4fa>
  404ca0:	0cb3      	lsrs	r3, r6, #18
  404ca2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404ca6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404caa:	00c3      	lsls	r3, r0, #3
  404cac:	e5c0      	b.n	404830 <_malloc_r+0x44>
  404cae:	f103 0b10 	add.w	fp, r3, #16
  404cb2:	e6ae      	b.n	404a12 <_malloc_r+0x226>
  404cb4:	2a54      	cmp	r2, #84	; 0x54
  404cb6:	d829      	bhi.n	404d0c <_malloc_r+0x520>
  404cb8:	0b1a      	lsrs	r2, r3, #12
  404cba:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404cbe:	00c9      	lsls	r1, r1, #3
  404cc0:	326e      	adds	r2, #110	; 0x6e
  404cc2:	e74d      	b.n	404b60 <_malloc_r+0x374>
  404cc4:	4b20      	ldr	r3, [pc, #128]	; (404d48 <_malloc_r+0x55c>)
  404cc6:	6819      	ldr	r1, [r3, #0]
  404cc8:	4459      	add	r1, fp
  404cca:	6019      	str	r1, [r3, #0]
  404ccc:	e6b2      	b.n	404a34 <_malloc_r+0x248>
  404cce:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404cd2:	2800      	cmp	r0, #0
  404cd4:	f47f aeae 	bne.w	404a34 <_malloc_r+0x248>
  404cd8:	eb08 030b 	add.w	r3, r8, fp
  404cdc:	68ba      	ldr	r2, [r7, #8]
  404cde:	f043 0301 	orr.w	r3, r3, #1
  404ce2:	6053      	str	r3, [r2, #4]
  404ce4:	e6ee      	b.n	404ac4 <_malloc_r+0x2d8>
  404ce6:	207f      	movs	r0, #127	; 0x7f
  404ce8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404cec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404cf0:	e59e      	b.n	404830 <_malloc_r+0x44>
  404cf2:	f104 0108 	add.w	r1, r4, #8
  404cf6:	4628      	mov	r0, r5
  404cf8:	9300      	str	r3, [sp, #0]
  404cfa:	f7ff fa59 	bl	4041b0 <_free_r>
  404cfe:	9b00      	ldr	r3, [sp, #0]
  404d00:	6819      	ldr	r1, [r3, #0]
  404d02:	e6df      	b.n	404ac4 <_malloc_r+0x2d8>
  404d04:	2001      	movs	r0, #1
  404d06:	f04f 0900 	mov.w	r9, #0
  404d0a:	e6bc      	b.n	404a86 <_malloc_r+0x29a>
  404d0c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d10:	d805      	bhi.n	404d1e <_malloc_r+0x532>
  404d12:	0bda      	lsrs	r2, r3, #15
  404d14:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d18:	00c9      	lsls	r1, r1, #3
  404d1a:	3277      	adds	r2, #119	; 0x77
  404d1c:	e720      	b.n	404b60 <_malloc_r+0x374>
  404d1e:	f240 5154 	movw	r1, #1364	; 0x554
  404d22:	428a      	cmp	r2, r1
  404d24:	d805      	bhi.n	404d32 <_malloc_r+0x546>
  404d26:	0c9a      	lsrs	r2, r3, #18
  404d28:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d2c:	00c9      	lsls	r1, r1, #3
  404d2e:	327c      	adds	r2, #124	; 0x7c
  404d30:	e716      	b.n	404b60 <_malloc_r+0x374>
  404d32:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d36:	227e      	movs	r2, #126	; 0x7e
  404d38:	e712      	b.n	404b60 <_malloc_r+0x374>
  404d3a:	687b      	ldr	r3, [r7, #4]
  404d3c:	e780      	b.n	404c40 <_malloc_r+0x454>
  404d3e:	08f0      	lsrs	r0, r6, #3
  404d40:	f106 0308 	add.w	r3, r6, #8
  404d44:	e600      	b.n	404948 <_malloc_r+0x15c>
  404d46:	bf00      	nop
  404d48:	20400a58 	.word	0x20400a58

00404d4c <__ascii_mbtowc>:
  404d4c:	b082      	sub	sp, #8
  404d4e:	b149      	cbz	r1, 404d64 <__ascii_mbtowc+0x18>
  404d50:	b15a      	cbz	r2, 404d6a <__ascii_mbtowc+0x1e>
  404d52:	b16b      	cbz	r3, 404d70 <__ascii_mbtowc+0x24>
  404d54:	7813      	ldrb	r3, [r2, #0]
  404d56:	600b      	str	r3, [r1, #0]
  404d58:	7812      	ldrb	r2, [r2, #0]
  404d5a:	1c10      	adds	r0, r2, #0
  404d5c:	bf18      	it	ne
  404d5e:	2001      	movne	r0, #1
  404d60:	b002      	add	sp, #8
  404d62:	4770      	bx	lr
  404d64:	a901      	add	r1, sp, #4
  404d66:	2a00      	cmp	r2, #0
  404d68:	d1f3      	bne.n	404d52 <__ascii_mbtowc+0x6>
  404d6a:	4610      	mov	r0, r2
  404d6c:	b002      	add	sp, #8
  404d6e:	4770      	bx	lr
  404d70:	f06f 0001 	mvn.w	r0, #1
  404d74:	e7f4      	b.n	404d60 <__ascii_mbtowc+0x14>
  404d76:	bf00      	nop
	...

00404d80 <memchr>:
  404d80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d84:	2a10      	cmp	r2, #16
  404d86:	db2b      	blt.n	404de0 <memchr+0x60>
  404d88:	f010 0f07 	tst.w	r0, #7
  404d8c:	d008      	beq.n	404da0 <memchr+0x20>
  404d8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d92:	3a01      	subs	r2, #1
  404d94:	428b      	cmp	r3, r1
  404d96:	d02d      	beq.n	404df4 <memchr+0x74>
  404d98:	f010 0f07 	tst.w	r0, #7
  404d9c:	b342      	cbz	r2, 404df0 <memchr+0x70>
  404d9e:	d1f6      	bne.n	404d8e <memchr+0xe>
  404da0:	b4f0      	push	{r4, r5, r6, r7}
  404da2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404da6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404daa:	f022 0407 	bic.w	r4, r2, #7
  404dae:	f07f 0700 	mvns.w	r7, #0
  404db2:	2300      	movs	r3, #0
  404db4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404db8:	3c08      	subs	r4, #8
  404dba:	ea85 0501 	eor.w	r5, r5, r1
  404dbe:	ea86 0601 	eor.w	r6, r6, r1
  404dc2:	fa85 f547 	uadd8	r5, r5, r7
  404dc6:	faa3 f587 	sel	r5, r3, r7
  404dca:	fa86 f647 	uadd8	r6, r6, r7
  404dce:	faa5 f687 	sel	r6, r5, r7
  404dd2:	b98e      	cbnz	r6, 404df8 <memchr+0x78>
  404dd4:	d1ee      	bne.n	404db4 <memchr+0x34>
  404dd6:	bcf0      	pop	{r4, r5, r6, r7}
  404dd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404ddc:	f002 0207 	and.w	r2, r2, #7
  404de0:	b132      	cbz	r2, 404df0 <memchr+0x70>
  404de2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404de6:	3a01      	subs	r2, #1
  404de8:	ea83 0301 	eor.w	r3, r3, r1
  404dec:	b113      	cbz	r3, 404df4 <memchr+0x74>
  404dee:	d1f8      	bne.n	404de2 <memchr+0x62>
  404df0:	2000      	movs	r0, #0
  404df2:	4770      	bx	lr
  404df4:	3801      	subs	r0, #1
  404df6:	4770      	bx	lr
  404df8:	2d00      	cmp	r5, #0
  404dfa:	bf06      	itte	eq
  404dfc:	4635      	moveq	r5, r6
  404dfe:	3803      	subeq	r0, #3
  404e00:	3807      	subne	r0, #7
  404e02:	f015 0f01 	tst.w	r5, #1
  404e06:	d107      	bne.n	404e18 <memchr+0x98>
  404e08:	3001      	adds	r0, #1
  404e0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e0e:	bf02      	ittt	eq
  404e10:	3001      	addeq	r0, #1
  404e12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e16:	3001      	addeq	r0, #1
  404e18:	bcf0      	pop	{r4, r5, r6, r7}
  404e1a:	3801      	subs	r0, #1
  404e1c:	4770      	bx	lr
  404e1e:	bf00      	nop

00404e20 <memcpy>:
  404e20:	4684      	mov	ip, r0
  404e22:	ea41 0300 	orr.w	r3, r1, r0
  404e26:	f013 0303 	ands.w	r3, r3, #3
  404e2a:	d16d      	bne.n	404f08 <memcpy+0xe8>
  404e2c:	3a40      	subs	r2, #64	; 0x40
  404e2e:	d341      	bcc.n	404eb4 <memcpy+0x94>
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	f851 3b04 	ldr.w	r3, [r1], #4
  404e84:	f840 3b04 	str.w	r3, [r0], #4
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	3a40      	subs	r2, #64	; 0x40
  404eb2:	d2bd      	bcs.n	404e30 <memcpy+0x10>
  404eb4:	3230      	adds	r2, #48	; 0x30
  404eb6:	d311      	bcc.n	404edc <memcpy+0xbc>
  404eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ebc:	f840 3b04 	str.w	r3, [r0], #4
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	3a10      	subs	r2, #16
  404eda:	d2ed      	bcs.n	404eb8 <memcpy+0x98>
  404edc:	320c      	adds	r2, #12
  404ede:	d305      	bcc.n	404eec <memcpy+0xcc>
  404ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee4:	f840 3b04 	str.w	r3, [r0], #4
  404ee8:	3a04      	subs	r2, #4
  404eea:	d2f9      	bcs.n	404ee0 <memcpy+0xc0>
  404eec:	3204      	adds	r2, #4
  404eee:	d008      	beq.n	404f02 <memcpy+0xe2>
  404ef0:	07d2      	lsls	r2, r2, #31
  404ef2:	bf1c      	itt	ne
  404ef4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ef8:	f800 3b01 	strbne.w	r3, [r0], #1
  404efc:	d301      	bcc.n	404f02 <memcpy+0xe2>
  404efe:	880b      	ldrh	r3, [r1, #0]
  404f00:	8003      	strh	r3, [r0, #0]
  404f02:	4660      	mov	r0, ip
  404f04:	4770      	bx	lr
  404f06:	bf00      	nop
  404f08:	2a08      	cmp	r2, #8
  404f0a:	d313      	bcc.n	404f34 <memcpy+0x114>
  404f0c:	078b      	lsls	r3, r1, #30
  404f0e:	d08d      	beq.n	404e2c <memcpy+0xc>
  404f10:	f010 0303 	ands.w	r3, r0, #3
  404f14:	d08a      	beq.n	404e2c <memcpy+0xc>
  404f16:	f1c3 0304 	rsb	r3, r3, #4
  404f1a:	1ad2      	subs	r2, r2, r3
  404f1c:	07db      	lsls	r3, r3, #31
  404f1e:	bf1c      	itt	ne
  404f20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f24:	f800 3b01 	strbne.w	r3, [r0], #1
  404f28:	d380      	bcc.n	404e2c <memcpy+0xc>
  404f2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f2e:	f820 3b02 	strh.w	r3, [r0], #2
  404f32:	e77b      	b.n	404e2c <memcpy+0xc>
  404f34:	3a04      	subs	r2, #4
  404f36:	d3d9      	bcc.n	404eec <memcpy+0xcc>
  404f38:	3a01      	subs	r2, #1
  404f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f3e:	f800 3b01 	strb.w	r3, [r0], #1
  404f42:	d2f9      	bcs.n	404f38 <memcpy+0x118>
  404f44:	780b      	ldrb	r3, [r1, #0]
  404f46:	7003      	strb	r3, [r0, #0]
  404f48:	784b      	ldrb	r3, [r1, #1]
  404f4a:	7043      	strb	r3, [r0, #1]
  404f4c:	788b      	ldrb	r3, [r1, #2]
  404f4e:	7083      	strb	r3, [r0, #2]
  404f50:	4660      	mov	r0, ip
  404f52:	4770      	bx	lr

00404f54 <memmove>:
  404f54:	4288      	cmp	r0, r1
  404f56:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f58:	d90d      	bls.n	404f76 <memmove+0x22>
  404f5a:	188b      	adds	r3, r1, r2
  404f5c:	4298      	cmp	r0, r3
  404f5e:	d20a      	bcs.n	404f76 <memmove+0x22>
  404f60:	1884      	adds	r4, r0, r2
  404f62:	2a00      	cmp	r2, #0
  404f64:	d051      	beq.n	40500a <memmove+0xb6>
  404f66:	4622      	mov	r2, r4
  404f68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404f70:	4299      	cmp	r1, r3
  404f72:	d1f9      	bne.n	404f68 <memmove+0x14>
  404f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f76:	2a0f      	cmp	r2, #15
  404f78:	d948      	bls.n	40500c <memmove+0xb8>
  404f7a:	ea41 0300 	orr.w	r3, r1, r0
  404f7e:	079b      	lsls	r3, r3, #30
  404f80:	d146      	bne.n	405010 <memmove+0xbc>
  404f82:	f100 0410 	add.w	r4, r0, #16
  404f86:	f101 0310 	add.w	r3, r1, #16
  404f8a:	4615      	mov	r5, r2
  404f8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f90:	f844 6c10 	str.w	r6, [r4, #-16]
  404f94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404f98:	f844 6c0c 	str.w	r6, [r4, #-12]
  404f9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404fa0:	f844 6c08 	str.w	r6, [r4, #-8]
  404fa4:	3d10      	subs	r5, #16
  404fa6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404faa:	f844 6c04 	str.w	r6, [r4, #-4]
  404fae:	2d0f      	cmp	r5, #15
  404fb0:	f103 0310 	add.w	r3, r3, #16
  404fb4:	f104 0410 	add.w	r4, r4, #16
  404fb8:	d8e8      	bhi.n	404f8c <memmove+0x38>
  404fba:	f1a2 0310 	sub.w	r3, r2, #16
  404fbe:	f023 030f 	bic.w	r3, r3, #15
  404fc2:	f002 0e0f 	and.w	lr, r2, #15
  404fc6:	3310      	adds	r3, #16
  404fc8:	f1be 0f03 	cmp.w	lr, #3
  404fcc:	4419      	add	r1, r3
  404fce:	4403      	add	r3, r0
  404fd0:	d921      	bls.n	405016 <memmove+0xc2>
  404fd2:	1f1e      	subs	r6, r3, #4
  404fd4:	460d      	mov	r5, r1
  404fd6:	4674      	mov	r4, lr
  404fd8:	3c04      	subs	r4, #4
  404fda:	f855 7b04 	ldr.w	r7, [r5], #4
  404fde:	f846 7f04 	str.w	r7, [r6, #4]!
  404fe2:	2c03      	cmp	r4, #3
  404fe4:	d8f8      	bhi.n	404fd8 <memmove+0x84>
  404fe6:	f1ae 0404 	sub.w	r4, lr, #4
  404fea:	f024 0403 	bic.w	r4, r4, #3
  404fee:	3404      	adds	r4, #4
  404ff0:	4421      	add	r1, r4
  404ff2:	4423      	add	r3, r4
  404ff4:	f002 0203 	and.w	r2, r2, #3
  404ff8:	b162      	cbz	r2, 405014 <memmove+0xc0>
  404ffa:	3b01      	subs	r3, #1
  404ffc:	440a      	add	r2, r1
  404ffe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405002:	f803 4f01 	strb.w	r4, [r3, #1]!
  405006:	428a      	cmp	r2, r1
  405008:	d1f9      	bne.n	404ffe <memmove+0xaa>
  40500a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40500c:	4603      	mov	r3, r0
  40500e:	e7f3      	b.n	404ff8 <memmove+0xa4>
  405010:	4603      	mov	r3, r0
  405012:	e7f2      	b.n	404ffa <memmove+0xa6>
  405014:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405016:	4672      	mov	r2, lr
  405018:	e7ee      	b.n	404ff8 <memmove+0xa4>
  40501a:	bf00      	nop

0040501c <__malloc_lock>:
  40501c:	4801      	ldr	r0, [pc, #4]	; (405024 <__malloc_lock+0x8>)
  40501e:	f7ff bb61 	b.w	4046e4 <__retarget_lock_acquire_recursive>
  405022:	bf00      	nop
  405024:	20400aa8 	.word	0x20400aa8

00405028 <__malloc_unlock>:
  405028:	4801      	ldr	r0, [pc, #4]	; (405030 <__malloc_unlock+0x8>)
  40502a:	f7ff bb5d 	b.w	4046e8 <__retarget_lock_release_recursive>
  40502e:	bf00      	nop
  405030:	20400aa8 	.word	0x20400aa8

00405034 <_realloc_r>:
  405034:	2900      	cmp	r1, #0
  405036:	f000 8095 	beq.w	405164 <_realloc_r+0x130>
  40503a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40503e:	460d      	mov	r5, r1
  405040:	4616      	mov	r6, r2
  405042:	b083      	sub	sp, #12
  405044:	4680      	mov	r8, r0
  405046:	f106 070b 	add.w	r7, r6, #11
  40504a:	f7ff ffe7 	bl	40501c <__malloc_lock>
  40504e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405052:	2f16      	cmp	r7, #22
  405054:	f02e 0403 	bic.w	r4, lr, #3
  405058:	f1a5 0908 	sub.w	r9, r5, #8
  40505c:	d83c      	bhi.n	4050d8 <_realloc_r+0xa4>
  40505e:	2210      	movs	r2, #16
  405060:	4617      	mov	r7, r2
  405062:	42be      	cmp	r6, r7
  405064:	d83d      	bhi.n	4050e2 <_realloc_r+0xae>
  405066:	4294      	cmp	r4, r2
  405068:	da43      	bge.n	4050f2 <_realloc_r+0xbe>
  40506a:	4bc4      	ldr	r3, [pc, #784]	; (40537c <_realloc_r+0x348>)
  40506c:	6899      	ldr	r1, [r3, #8]
  40506e:	eb09 0004 	add.w	r0, r9, r4
  405072:	4288      	cmp	r0, r1
  405074:	f000 80b4 	beq.w	4051e0 <_realloc_r+0x1ac>
  405078:	6843      	ldr	r3, [r0, #4]
  40507a:	f023 0101 	bic.w	r1, r3, #1
  40507e:	4401      	add	r1, r0
  405080:	6849      	ldr	r1, [r1, #4]
  405082:	07c9      	lsls	r1, r1, #31
  405084:	d54c      	bpl.n	405120 <_realloc_r+0xec>
  405086:	f01e 0f01 	tst.w	lr, #1
  40508a:	f000 809b 	beq.w	4051c4 <_realloc_r+0x190>
  40508e:	4631      	mov	r1, r6
  405090:	4640      	mov	r0, r8
  405092:	f7ff fbab 	bl	4047ec <_malloc_r>
  405096:	4606      	mov	r6, r0
  405098:	2800      	cmp	r0, #0
  40509a:	d03a      	beq.n	405112 <_realloc_r+0xde>
  40509c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4050a0:	f023 0301 	bic.w	r3, r3, #1
  4050a4:	444b      	add	r3, r9
  4050a6:	f1a0 0208 	sub.w	r2, r0, #8
  4050aa:	429a      	cmp	r2, r3
  4050ac:	f000 8121 	beq.w	4052f2 <_realloc_r+0x2be>
  4050b0:	1f22      	subs	r2, r4, #4
  4050b2:	2a24      	cmp	r2, #36	; 0x24
  4050b4:	f200 8107 	bhi.w	4052c6 <_realloc_r+0x292>
  4050b8:	2a13      	cmp	r2, #19
  4050ba:	f200 80db 	bhi.w	405274 <_realloc_r+0x240>
  4050be:	4603      	mov	r3, r0
  4050c0:	462a      	mov	r2, r5
  4050c2:	6811      	ldr	r1, [r2, #0]
  4050c4:	6019      	str	r1, [r3, #0]
  4050c6:	6851      	ldr	r1, [r2, #4]
  4050c8:	6059      	str	r1, [r3, #4]
  4050ca:	6892      	ldr	r2, [r2, #8]
  4050cc:	609a      	str	r2, [r3, #8]
  4050ce:	4629      	mov	r1, r5
  4050d0:	4640      	mov	r0, r8
  4050d2:	f7ff f86d 	bl	4041b0 <_free_r>
  4050d6:	e01c      	b.n	405112 <_realloc_r+0xde>
  4050d8:	f027 0707 	bic.w	r7, r7, #7
  4050dc:	2f00      	cmp	r7, #0
  4050de:	463a      	mov	r2, r7
  4050e0:	dabf      	bge.n	405062 <_realloc_r+0x2e>
  4050e2:	2600      	movs	r6, #0
  4050e4:	230c      	movs	r3, #12
  4050e6:	4630      	mov	r0, r6
  4050e8:	f8c8 3000 	str.w	r3, [r8]
  4050ec:	b003      	add	sp, #12
  4050ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050f2:	462e      	mov	r6, r5
  4050f4:	1be3      	subs	r3, r4, r7
  4050f6:	2b0f      	cmp	r3, #15
  4050f8:	d81e      	bhi.n	405138 <_realloc_r+0x104>
  4050fa:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4050fe:	f003 0301 	and.w	r3, r3, #1
  405102:	4323      	orrs	r3, r4
  405104:	444c      	add	r4, r9
  405106:	f8c9 3004 	str.w	r3, [r9, #4]
  40510a:	6863      	ldr	r3, [r4, #4]
  40510c:	f043 0301 	orr.w	r3, r3, #1
  405110:	6063      	str	r3, [r4, #4]
  405112:	4640      	mov	r0, r8
  405114:	f7ff ff88 	bl	405028 <__malloc_unlock>
  405118:	4630      	mov	r0, r6
  40511a:	b003      	add	sp, #12
  40511c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405120:	f023 0303 	bic.w	r3, r3, #3
  405124:	18e1      	adds	r1, r4, r3
  405126:	4291      	cmp	r1, r2
  405128:	db1f      	blt.n	40516a <_realloc_r+0x136>
  40512a:	68c3      	ldr	r3, [r0, #12]
  40512c:	6882      	ldr	r2, [r0, #8]
  40512e:	462e      	mov	r6, r5
  405130:	60d3      	str	r3, [r2, #12]
  405132:	460c      	mov	r4, r1
  405134:	609a      	str	r2, [r3, #8]
  405136:	e7dd      	b.n	4050f4 <_realloc_r+0xc0>
  405138:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40513c:	eb09 0107 	add.w	r1, r9, r7
  405140:	f002 0201 	and.w	r2, r2, #1
  405144:	444c      	add	r4, r9
  405146:	f043 0301 	orr.w	r3, r3, #1
  40514a:	4317      	orrs	r7, r2
  40514c:	f8c9 7004 	str.w	r7, [r9, #4]
  405150:	604b      	str	r3, [r1, #4]
  405152:	6863      	ldr	r3, [r4, #4]
  405154:	f043 0301 	orr.w	r3, r3, #1
  405158:	3108      	adds	r1, #8
  40515a:	6063      	str	r3, [r4, #4]
  40515c:	4640      	mov	r0, r8
  40515e:	f7ff f827 	bl	4041b0 <_free_r>
  405162:	e7d6      	b.n	405112 <_realloc_r+0xde>
  405164:	4611      	mov	r1, r2
  405166:	f7ff bb41 	b.w	4047ec <_malloc_r>
  40516a:	f01e 0f01 	tst.w	lr, #1
  40516e:	d18e      	bne.n	40508e <_realloc_r+0x5a>
  405170:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405174:	eba9 0a01 	sub.w	sl, r9, r1
  405178:	f8da 1004 	ldr.w	r1, [sl, #4]
  40517c:	f021 0103 	bic.w	r1, r1, #3
  405180:	440b      	add	r3, r1
  405182:	4423      	add	r3, r4
  405184:	4293      	cmp	r3, r2
  405186:	db25      	blt.n	4051d4 <_realloc_r+0x1a0>
  405188:	68c2      	ldr	r2, [r0, #12]
  40518a:	6881      	ldr	r1, [r0, #8]
  40518c:	4656      	mov	r6, sl
  40518e:	60ca      	str	r2, [r1, #12]
  405190:	6091      	str	r1, [r2, #8]
  405192:	f8da 100c 	ldr.w	r1, [sl, #12]
  405196:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40519a:	1f22      	subs	r2, r4, #4
  40519c:	2a24      	cmp	r2, #36	; 0x24
  40519e:	60c1      	str	r1, [r0, #12]
  4051a0:	6088      	str	r0, [r1, #8]
  4051a2:	f200 8094 	bhi.w	4052ce <_realloc_r+0x29a>
  4051a6:	2a13      	cmp	r2, #19
  4051a8:	d96f      	bls.n	40528a <_realloc_r+0x256>
  4051aa:	6829      	ldr	r1, [r5, #0]
  4051ac:	f8ca 1008 	str.w	r1, [sl, #8]
  4051b0:	6869      	ldr	r1, [r5, #4]
  4051b2:	f8ca 100c 	str.w	r1, [sl, #12]
  4051b6:	2a1b      	cmp	r2, #27
  4051b8:	f200 80a2 	bhi.w	405300 <_realloc_r+0x2cc>
  4051bc:	3508      	adds	r5, #8
  4051be:	f10a 0210 	add.w	r2, sl, #16
  4051c2:	e063      	b.n	40528c <_realloc_r+0x258>
  4051c4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4051c8:	eba9 0a03 	sub.w	sl, r9, r3
  4051cc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4051d0:	f021 0103 	bic.w	r1, r1, #3
  4051d4:	1863      	adds	r3, r4, r1
  4051d6:	4293      	cmp	r3, r2
  4051d8:	f6ff af59 	blt.w	40508e <_realloc_r+0x5a>
  4051dc:	4656      	mov	r6, sl
  4051de:	e7d8      	b.n	405192 <_realloc_r+0x15e>
  4051e0:	6841      	ldr	r1, [r0, #4]
  4051e2:	f021 0b03 	bic.w	fp, r1, #3
  4051e6:	44a3      	add	fp, r4
  4051e8:	f107 0010 	add.w	r0, r7, #16
  4051ec:	4583      	cmp	fp, r0
  4051ee:	da56      	bge.n	40529e <_realloc_r+0x26a>
  4051f0:	f01e 0f01 	tst.w	lr, #1
  4051f4:	f47f af4b 	bne.w	40508e <_realloc_r+0x5a>
  4051f8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4051fc:	eba9 0a01 	sub.w	sl, r9, r1
  405200:	f8da 1004 	ldr.w	r1, [sl, #4]
  405204:	f021 0103 	bic.w	r1, r1, #3
  405208:	448b      	add	fp, r1
  40520a:	4558      	cmp	r0, fp
  40520c:	dce2      	bgt.n	4051d4 <_realloc_r+0x1a0>
  40520e:	4656      	mov	r6, sl
  405210:	f8da 100c 	ldr.w	r1, [sl, #12]
  405214:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405218:	1f22      	subs	r2, r4, #4
  40521a:	2a24      	cmp	r2, #36	; 0x24
  40521c:	60c1      	str	r1, [r0, #12]
  40521e:	6088      	str	r0, [r1, #8]
  405220:	f200 808f 	bhi.w	405342 <_realloc_r+0x30e>
  405224:	2a13      	cmp	r2, #19
  405226:	f240 808a 	bls.w	40533e <_realloc_r+0x30a>
  40522a:	6829      	ldr	r1, [r5, #0]
  40522c:	f8ca 1008 	str.w	r1, [sl, #8]
  405230:	6869      	ldr	r1, [r5, #4]
  405232:	f8ca 100c 	str.w	r1, [sl, #12]
  405236:	2a1b      	cmp	r2, #27
  405238:	f200 808a 	bhi.w	405350 <_realloc_r+0x31c>
  40523c:	3508      	adds	r5, #8
  40523e:	f10a 0210 	add.w	r2, sl, #16
  405242:	6829      	ldr	r1, [r5, #0]
  405244:	6011      	str	r1, [r2, #0]
  405246:	6869      	ldr	r1, [r5, #4]
  405248:	6051      	str	r1, [r2, #4]
  40524a:	68a9      	ldr	r1, [r5, #8]
  40524c:	6091      	str	r1, [r2, #8]
  40524e:	eb0a 0107 	add.w	r1, sl, r7
  405252:	ebab 0207 	sub.w	r2, fp, r7
  405256:	f042 0201 	orr.w	r2, r2, #1
  40525a:	6099      	str	r1, [r3, #8]
  40525c:	604a      	str	r2, [r1, #4]
  40525e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405262:	f003 0301 	and.w	r3, r3, #1
  405266:	431f      	orrs	r7, r3
  405268:	4640      	mov	r0, r8
  40526a:	f8ca 7004 	str.w	r7, [sl, #4]
  40526e:	f7ff fedb 	bl	405028 <__malloc_unlock>
  405272:	e751      	b.n	405118 <_realloc_r+0xe4>
  405274:	682b      	ldr	r3, [r5, #0]
  405276:	6003      	str	r3, [r0, #0]
  405278:	686b      	ldr	r3, [r5, #4]
  40527a:	6043      	str	r3, [r0, #4]
  40527c:	2a1b      	cmp	r2, #27
  40527e:	d82d      	bhi.n	4052dc <_realloc_r+0x2a8>
  405280:	f100 0308 	add.w	r3, r0, #8
  405284:	f105 0208 	add.w	r2, r5, #8
  405288:	e71b      	b.n	4050c2 <_realloc_r+0x8e>
  40528a:	4632      	mov	r2, r6
  40528c:	6829      	ldr	r1, [r5, #0]
  40528e:	6011      	str	r1, [r2, #0]
  405290:	6869      	ldr	r1, [r5, #4]
  405292:	6051      	str	r1, [r2, #4]
  405294:	68a9      	ldr	r1, [r5, #8]
  405296:	6091      	str	r1, [r2, #8]
  405298:	461c      	mov	r4, r3
  40529a:	46d1      	mov	r9, sl
  40529c:	e72a      	b.n	4050f4 <_realloc_r+0xc0>
  40529e:	eb09 0107 	add.w	r1, r9, r7
  4052a2:	ebab 0b07 	sub.w	fp, fp, r7
  4052a6:	f04b 0201 	orr.w	r2, fp, #1
  4052aa:	6099      	str	r1, [r3, #8]
  4052ac:	604a      	str	r2, [r1, #4]
  4052ae:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4052b2:	f003 0301 	and.w	r3, r3, #1
  4052b6:	431f      	orrs	r7, r3
  4052b8:	4640      	mov	r0, r8
  4052ba:	f845 7c04 	str.w	r7, [r5, #-4]
  4052be:	f7ff feb3 	bl	405028 <__malloc_unlock>
  4052c2:	462e      	mov	r6, r5
  4052c4:	e728      	b.n	405118 <_realloc_r+0xe4>
  4052c6:	4629      	mov	r1, r5
  4052c8:	f7ff fe44 	bl	404f54 <memmove>
  4052cc:	e6ff      	b.n	4050ce <_realloc_r+0x9a>
  4052ce:	4629      	mov	r1, r5
  4052d0:	4630      	mov	r0, r6
  4052d2:	461c      	mov	r4, r3
  4052d4:	46d1      	mov	r9, sl
  4052d6:	f7ff fe3d 	bl	404f54 <memmove>
  4052da:	e70b      	b.n	4050f4 <_realloc_r+0xc0>
  4052dc:	68ab      	ldr	r3, [r5, #8]
  4052de:	6083      	str	r3, [r0, #8]
  4052e0:	68eb      	ldr	r3, [r5, #12]
  4052e2:	60c3      	str	r3, [r0, #12]
  4052e4:	2a24      	cmp	r2, #36	; 0x24
  4052e6:	d017      	beq.n	405318 <_realloc_r+0x2e4>
  4052e8:	f100 0310 	add.w	r3, r0, #16
  4052ec:	f105 0210 	add.w	r2, r5, #16
  4052f0:	e6e7      	b.n	4050c2 <_realloc_r+0x8e>
  4052f2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4052f6:	f023 0303 	bic.w	r3, r3, #3
  4052fa:	441c      	add	r4, r3
  4052fc:	462e      	mov	r6, r5
  4052fe:	e6f9      	b.n	4050f4 <_realloc_r+0xc0>
  405300:	68a9      	ldr	r1, [r5, #8]
  405302:	f8ca 1010 	str.w	r1, [sl, #16]
  405306:	68e9      	ldr	r1, [r5, #12]
  405308:	f8ca 1014 	str.w	r1, [sl, #20]
  40530c:	2a24      	cmp	r2, #36	; 0x24
  40530e:	d00c      	beq.n	40532a <_realloc_r+0x2f6>
  405310:	3510      	adds	r5, #16
  405312:	f10a 0218 	add.w	r2, sl, #24
  405316:	e7b9      	b.n	40528c <_realloc_r+0x258>
  405318:	692b      	ldr	r3, [r5, #16]
  40531a:	6103      	str	r3, [r0, #16]
  40531c:	696b      	ldr	r3, [r5, #20]
  40531e:	6143      	str	r3, [r0, #20]
  405320:	f105 0218 	add.w	r2, r5, #24
  405324:	f100 0318 	add.w	r3, r0, #24
  405328:	e6cb      	b.n	4050c2 <_realloc_r+0x8e>
  40532a:	692a      	ldr	r2, [r5, #16]
  40532c:	f8ca 2018 	str.w	r2, [sl, #24]
  405330:	696a      	ldr	r2, [r5, #20]
  405332:	f8ca 201c 	str.w	r2, [sl, #28]
  405336:	3518      	adds	r5, #24
  405338:	f10a 0220 	add.w	r2, sl, #32
  40533c:	e7a6      	b.n	40528c <_realloc_r+0x258>
  40533e:	4632      	mov	r2, r6
  405340:	e77f      	b.n	405242 <_realloc_r+0x20e>
  405342:	4629      	mov	r1, r5
  405344:	4630      	mov	r0, r6
  405346:	9301      	str	r3, [sp, #4]
  405348:	f7ff fe04 	bl	404f54 <memmove>
  40534c:	9b01      	ldr	r3, [sp, #4]
  40534e:	e77e      	b.n	40524e <_realloc_r+0x21a>
  405350:	68a9      	ldr	r1, [r5, #8]
  405352:	f8ca 1010 	str.w	r1, [sl, #16]
  405356:	68e9      	ldr	r1, [r5, #12]
  405358:	f8ca 1014 	str.w	r1, [sl, #20]
  40535c:	2a24      	cmp	r2, #36	; 0x24
  40535e:	d003      	beq.n	405368 <_realloc_r+0x334>
  405360:	3510      	adds	r5, #16
  405362:	f10a 0218 	add.w	r2, sl, #24
  405366:	e76c      	b.n	405242 <_realloc_r+0x20e>
  405368:	692a      	ldr	r2, [r5, #16]
  40536a:	f8ca 2018 	str.w	r2, [sl, #24]
  40536e:	696a      	ldr	r2, [r5, #20]
  405370:	f8ca 201c 	str.w	r2, [sl, #28]
  405374:	3518      	adds	r5, #24
  405376:	f10a 0220 	add.w	r2, sl, #32
  40537a:	e762      	b.n	405242 <_realloc_r+0x20e>
  40537c:	204005b0 	.word	0x204005b0

00405380 <_sbrk_r>:
  405380:	b538      	push	{r3, r4, r5, lr}
  405382:	4c07      	ldr	r4, [pc, #28]	; (4053a0 <_sbrk_r+0x20>)
  405384:	2300      	movs	r3, #0
  405386:	4605      	mov	r5, r0
  405388:	4608      	mov	r0, r1
  40538a:	6023      	str	r3, [r4, #0]
  40538c:	f7fc f950 	bl	401630 <_sbrk>
  405390:	1c43      	adds	r3, r0, #1
  405392:	d000      	beq.n	405396 <_sbrk_r+0x16>
  405394:	bd38      	pop	{r3, r4, r5, pc}
  405396:	6823      	ldr	r3, [r4, #0]
  405398:	2b00      	cmp	r3, #0
  40539a:	d0fb      	beq.n	405394 <_sbrk_r+0x14>
  40539c:	602b      	str	r3, [r5, #0]
  40539e:	bd38      	pop	{r3, r4, r5, pc}
  4053a0:	20400abc 	.word	0x20400abc

004053a4 <__sread>:
  4053a4:	b510      	push	{r4, lr}
  4053a6:	460c      	mov	r4, r1
  4053a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4053ac:	f000 fa6e 	bl	40588c <_read_r>
  4053b0:	2800      	cmp	r0, #0
  4053b2:	db03      	blt.n	4053bc <__sread+0x18>
  4053b4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4053b6:	4403      	add	r3, r0
  4053b8:	6523      	str	r3, [r4, #80]	; 0x50
  4053ba:	bd10      	pop	{r4, pc}
  4053bc:	89a3      	ldrh	r3, [r4, #12]
  4053be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4053c2:	81a3      	strh	r3, [r4, #12]
  4053c4:	bd10      	pop	{r4, pc}
  4053c6:	bf00      	nop

004053c8 <__swrite>:
  4053c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053cc:	4616      	mov	r6, r2
  4053ce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4053d2:	461f      	mov	r7, r3
  4053d4:	05d3      	lsls	r3, r2, #23
  4053d6:	460c      	mov	r4, r1
  4053d8:	4605      	mov	r5, r0
  4053da:	d507      	bpl.n	4053ec <__swrite+0x24>
  4053dc:	2200      	movs	r2, #0
  4053de:	2302      	movs	r3, #2
  4053e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4053e4:	f000 fa3c 	bl	405860 <_lseek_r>
  4053e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4053f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4053f4:	81a2      	strh	r2, [r4, #12]
  4053f6:	463b      	mov	r3, r7
  4053f8:	4632      	mov	r2, r6
  4053fa:	4628      	mov	r0, r5
  4053fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405400:	f000 b91c 	b.w	40563c <_write_r>

00405404 <__sseek>:
  405404:	b510      	push	{r4, lr}
  405406:	460c      	mov	r4, r1
  405408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40540c:	f000 fa28 	bl	405860 <_lseek_r>
  405410:	89a3      	ldrh	r3, [r4, #12]
  405412:	1c42      	adds	r2, r0, #1
  405414:	bf0e      	itee	eq
  405416:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40541a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40541e:	6520      	strne	r0, [r4, #80]	; 0x50
  405420:	81a3      	strh	r3, [r4, #12]
  405422:	bd10      	pop	{r4, pc}

00405424 <__sclose>:
  405424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405428:	f000 b980 	b.w	40572c <_close_r>
	...

00405440 <strlen>:
  405440:	f890 f000 	pld	[r0]
  405444:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405448:	f020 0107 	bic.w	r1, r0, #7
  40544c:	f06f 0c00 	mvn.w	ip, #0
  405450:	f010 0407 	ands.w	r4, r0, #7
  405454:	f891 f020 	pld	[r1, #32]
  405458:	f040 8049 	bne.w	4054ee <strlen+0xae>
  40545c:	f04f 0400 	mov.w	r4, #0
  405460:	f06f 0007 	mvn.w	r0, #7
  405464:	e9d1 2300 	ldrd	r2, r3, [r1]
  405468:	f891 f040 	pld	[r1, #64]	; 0x40
  40546c:	f100 0008 	add.w	r0, r0, #8
  405470:	fa82 f24c 	uadd8	r2, r2, ip
  405474:	faa4 f28c 	sel	r2, r4, ip
  405478:	fa83 f34c 	uadd8	r3, r3, ip
  40547c:	faa2 f38c 	sel	r3, r2, ip
  405480:	bb4b      	cbnz	r3, 4054d6 <strlen+0x96>
  405482:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405486:	fa82 f24c 	uadd8	r2, r2, ip
  40548a:	f100 0008 	add.w	r0, r0, #8
  40548e:	faa4 f28c 	sel	r2, r4, ip
  405492:	fa83 f34c 	uadd8	r3, r3, ip
  405496:	faa2 f38c 	sel	r3, r2, ip
  40549a:	b9e3      	cbnz	r3, 4054d6 <strlen+0x96>
  40549c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4054a0:	fa82 f24c 	uadd8	r2, r2, ip
  4054a4:	f100 0008 	add.w	r0, r0, #8
  4054a8:	faa4 f28c 	sel	r2, r4, ip
  4054ac:	fa83 f34c 	uadd8	r3, r3, ip
  4054b0:	faa2 f38c 	sel	r3, r2, ip
  4054b4:	b97b      	cbnz	r3, 4054d6 <strlen+0x96>
  4054b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4054ba:	f101 0120 	add.w	r1, r1, #32
  4054be:	fa82 f24c 	uadd8	r2, r2, ip
  4054c2:	f100 0008 	add.w	r0, r0, #8
  4054c6:	faa4 f28c 	sel	r2, r4, ip
  4054ca:	fa83 f34c 	uadd8	r3, r3, ip
  4054ce:	faa2 f38c 	sel	r3, r2, ip
  4054d2:	2b00      	cmp	r3, #0
  4054d4:	d0c6      	beq.n	405464 <strlen+0x24>
  4054d6:	2a00      	cmp	r2, #0
  4054d8:	bf04      	itt	eq
  4054da:	3004      	addeq	r0, #4
  4054dc:	461a      	moveq	r2, r3
  4054de:	ba12      	rev	r2, r2
  4054e0:	fab2 f282 	clz	r2, r2
  4054e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4054e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4054ec:	4770      	bx	lr
  4054ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054f2:	f004 0503 	and.w	r5, r4, #3
  4054f6:	f1c4 0000 	rsb	r0, r4, #0
  4054fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4054fe:	f014 0f04 	tst.w	r4, #4
  405502:	f891 f040 	pld	[r1, #64]	; 0x40
  405506:	fa0c f505 	lsl.w	r5, ip, r5
  40550a:	ea62 0205 	orn	r2, r2, r5
  40550e:	bf1c      	itt	ne
  405510:	ea63 0305 	ornne	r3, r3, r5
  405514:	4662      	movne	r2, ip
  405516:	f04f 0400 	mov.w	r4, #0
  40551a:	e7a9      	b.n	405470 <strlen+0x30>

0040551c <__swbuf_r>:
  40551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40551e:	460d      	mov	r5, r1
  405520:	4614      	mov	r4, r2
  405522:	4606      	mov	r6, r0
  405524:	b110      	cbz	r0, 40552c <__swbuf_r+0x10>
  405526:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405528:	2b00      	cmp	r3, #0
  40552a:	d04b      	beq.n	4055c4 <__swbuf_r+0xa8>
  40552c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405530:	69a3      	ldr	r3, [r4, #24]
  405532:	60a3      	str	r3, [r4, #8]
  405534:	b291      	uxth	r1, r2
  405536:	0708      	lsls	r0, r1, #28
  405538:	d539      	bpl.n	4055ae <__swbuf_r+0x92>
  40553a:	6923      	ldr	r3, [r4, #16]
  40553c:	2b00      	cmp	r3, #0
  40553e:	d036      	beq.n	4055ae <__swbuf_r+0x92>
  405540:	b2ed      	uxtb	r5, r5
  405542:	0489      	lsls	r1, r1, #18
  405544:	462f      	mov	r7, r5
  405546:	d515      	bpl.n	405574 <__swbuf_r+0x58>
  405548:	6822      	ldr	r2, [r4, #0]
  40554a:	6961      	ldr	r1, [r4, #20]
  40554c:	1ad3      	subs	r3, r2, r3
  40554e:	428b      	cmp	r3, r1
  405550:	da1c      	bge.n	40558c <__swbuf_r+0x70>
  405552:	3301      	adds	r3, #1
  405554:	68a1      	ldr	r1, [r4, #8]
  405556:	1c50      	adds	r0, r2, #1
  405558:	3901      	subs	r1, #1
  40555a:	60a1      	str	r1, [r4, #8]
  40555c:	6020      	str	r0, [r4, #0]
  40555e:	7015      	strb	r5, [r2, #0]
  405560:	6962      	ldr	r2, [r4, #20]
  405562:	429a      	cmp	r2, r3
  405564:	d01a      	beq.n	40559c <__swbuf_r+0x80>
  405566:	89a3      	ldrh	r3, [r4, #12]
  405568:	07db      	lsls	r3, r3, #31
  40556a:	d501      	bpl.n	405570 <__swbuf_r+0x54>
  40556c:	2d0a      	cmp	r5, #10
  40556e:	d015      	beq.n	40559c <__swbuf_r+0x80>
  405570:	4638      	mov	r0, r7
  405572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405574:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405576:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40557a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40557e:	81a2      	strh	r2, [r4, #12]
  405580:	6822      	ldr	r2, [r4, #0]
  405582:	6661      	str	r1, [r4, #100]	; 0x64
  405584:	6961      	ldr	r1, [r4, #20]
  405586:	1ad3      	subs	r3, r2, r3
  405588:	428b      	cmp	r3, r1
  40558a:	dbe2      	blt.n	405552 <__swbuf_r+0x36>
  40558c:	4621      	mov	r1, r4
  40558e:	4630      	mov	r0, r6
  405590:	f7fe fc90 	bl	403eb4 <_fflush_r>
  405594:	b940      	cbnz	r0, 4055a8 <__swbuf_r+0x8c>
  405596:	6822      	ldr	r2, [r4, #0]
  405598:	2301      	movs	r3, #1
  40559a:	e7db      	b.n	405554 <__swbuf_r+0x38>
  40559c:	4621      	mov	r1, r4
  40559e:	4630      	mov	r0, r6
  4055a0:	f7fe fc88 	bl	403eb4 <_fflush_r>
  4055a4:	2800      	cmp	r0, #0
  4055a6:	d0e3      	beq.n	405570 <__swbuf_r+0x54>
  4055a8:	f04f 37ff 	mov.w	r7, #4294967295
  4055ac:	e7e0      	b.n	405570 <__swbuf_r+0x54>
  4055ae:	4621      	mov	r1, r4
  4055b0:	4630      	mov	r0, r6
  4055b2:	f7fe fb6b 	bl	403c8c <__swsetup_r>
  4055b6:	2800      	cmp	r0, #0
  4055b8:	d1f6      	bne.n	4055a8 <__swbuf_r+0x8c>
  4055ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4055be:	6923      	ldr	r3, [r4, #16]
  4055c0:	b291      	uxth	r1, r2
  4055c2:	e7bd      	b.n	405540 <__swbuf_r+0x24>
  4055c4:	f7fe fcce 	bl	403f64 <__sinit>
  4055c8:	e7b0      	b.n	40552c <__swbuf_r+0x10>
  4055ca:	bf00      	nop

004055cc <_wcrtomb_r>:
  4055cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4055ce:	4606      	mov	r6, r0
  4055d0:	b085      	sub	sp, #20
  4055d2:	461f      	mov	r7, r3
  4055d4:	b189      	cbz	r1, 4055fa <_wcrtomb_r+0x2e>
  4055d6:	4c10      	ldr	r4, [pc, #64]	; (405618 <_wcrtomb_r+0x4c>)
  4055d8:	4d10      	ldr	r5, [pc, #64]	; (40561c <_wcrtomb_r+0x50>)
  4055da:	6824      	ldr	r4, [r4, #0]
  4055dc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4055de:	2c00      	cmp	r4, #0
  4055e0:	bf08      	it	eq
  4055e2:	462c      	moveq	r4, r5
  4055e4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4055e8:	47a0      	blx	r4
  4055ea:	1c43      	adds	r3, r0, #1
  4055ec:	d103      	bne.n	4055f6 <_wcrtomb_r+0x2a>
  4055ee:	2200      	movs	r2, #0
  4055f0:	238a      	movs	r3, #138	; 0x8a
  4055f2:	603a      	str	r2, [r7, #0]
  4055f4:	6033      	str	r3, [r6, #0]
  4055f6:	b005      	add	sp, #20
  4055f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055fa:	460c      	mov	r4, r1
  4055fc:	4906      	ldr	r1, [pc, #24]	; (405618 <_wcrtomb_r+0x4c>)
  4055fe:	4a07      	ldr	r2, [pc, #28]	; (40561c <_wcrtomb_r+0x50>)
  405600:	6809      	ldr	r1, [r1, #0]
  405602:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405604:	2900      	cmp	r1, #0
  405606:	bf08      	it	eq
  405608:	4611      	moveq	r1, r2
  40560a:	4622      	mov	r2, r4
  40560c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405610:	a901      	add	r1, sp, #4
  405612:	47a0      	blx	r4
  405614:	e7e9      	b.n	4055ea <_wcrtomb_r+0x1e>
  405616:	bf00      	nop
  405618:	20400010 	.word	0x20400010
  40561c:	20400444 	.word	0x20400444

00405620 <__ascii_wctomb>:
  405620:	b121      	cbz	r1, 40562c <__ascii_wctomb+0xc>
  405622:	2aff      	cmp	r2, #255	; 0xff
  405624:	d804      	bhi.n	405630 <__ascii_wctomb+0x10>
  405626:	700a      	strb	r2, [r1, #0]
  405628:	2001      	movs	r0, #1
  40562a:	4770      	bx	lr
  40562c:	4608      	mov	r0, r1
  40562e:	4770      	bx	lr
  405630:	238a      	movs	r3, #138	; 0x8a
  405632:	6003      	str	r3, [r0, #0]
  405634:	f04f 30ff 	mov.w	r0, #4294967295
  405638:	4770      	bx	lr
  40563a:	bf00      	nop

0040563c <_write_r>:
  40563c:	b570      	push	{r4, r5, r6, lr}
  40563e:	460d      	mov	r5, r1
  405640:	4c08      	ldr	r4, [pc, #32]	; (405664 <_write_r+0x28>)
  405642:	4611      	mov	r1, r2
  405644:	4606      	mov	r6, r0
  405646:	461a      	mov	r2, r3
  405648:	4628      	mov	r0, r5
  40564a:	2300      	movs	r3, #0
  40564c:	6023      	str	r3, [r4, #0]
  40564e:	f7fc f879 	bl	401744 <_write>
  405652:	1c43      	adds	r3, r0, #1
  405654:	d000      	beq.n	405658 <_write_r+0x1c>
  405656:	bd70      	pop	{r4, r5, r6, pc}
  405658:	6823      	ldr	r3, [r4, #0]
  40565a:	2b00      	cmp	r3, #0
  40565c:	d0fb      	beq.n	405656 <_write_r+0x1a>
  40565e:	6033      	str	r3, [r6, #0]
  405660:	bd70      	pop	{r4, r5, r6, pc}
  405662:	bf00      	nop
  405664:	20400abc 	.word	0x20400abc

00405668 <__register_exitproc>:
  405668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40566c:	4d2c      	ldr	r5, [pc, #176]	; (405720 <__register_exitproc+0xb8>)
  40566e:	4606      	mov	r6, r0
  405670:	6828      	ldr	r0, [r5, #0]
  405672:	4698      	mov	r8, r3
  405674:	460f      	mov	r7, r1
  405676:	4691      	mov	r9, r2
  405678:	f7ff f834 	bl	4046e4 <__retarget_lock_acquire_recursive>
  40567c:	4b29      	ldr	r3, [pc, #164]	; (405724 <__register_exitproc+0xbc>)
  40567e:	681c      	ldr	r4, [r3, #0]
  405680:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405684:	2b00      	cmp	r3, #0
  405686:	d03e      	beq.n	405706 <__register_exitproc+0x9e>
  405688:	685a      	ldr	r2, [r3, #4]
  40568a:	2a1f      	cmp	r2, #31
  40568c:	dc1c      	bgt.n	4056c8 <__register_exitproc+0x60>
  40568e:	f102 0e01 	add.w	lr, r2, #1
  405692:	b176      	cbz	r6, 4056b2 <__register_exitproc+0x4a>
  405694:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405698:	2401      	movs	r4, #1
  40569a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40569e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4056a2:	4094      	lsls	r4, r2
  4056a4:	4320      	orrs	r0, r4
  4056a6:	2e02      	cmp	r6, #2
  4056a8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4056ac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4056b0:	d023      	beq.n	4056fa <__register_exitproc+0x92>
  4056b2:	3202      	adds	r2, #2
  4056b4:	f8c3 e004 	str.w	lr, [r3, #4]
  4056b8:	6828      	ldr	r0, [r5, #0]
  4056ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4056be:	f7ff f813 	bl	4046e8 <__retarget_lock_release_recursive>
  4056c2:	2000      	movs	r0, #0
  4056c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056c8:	4b17      	ldr	r3, [pc, #92]	; (405728 <__register_exitproc+0xc0>)
  4056ca:	b30b      	cbz	r3, 405710 <__register_exitproc+0xa8>
  4056cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4056d0:	f7ff f884 	bl	4047dc <malloc>
  4056d4:	4603      	mov	r3, r0
  4056d6:	b1d8      	cbz	r0, 405710 <__register_exitproc+0xa8>
  4056d8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4056dc:	6002      	str	r2, [r0, #0]
  4056de:	2100      	movs	r1, #0
  4056e0:	6041      	str	r1, [r0, #4]
  4056e2:	460a      	mov	r2, r1
  4056e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4056e8:	f04f 0e01 	mov.w	lr, #1
  4056ec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4056f0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4056f4:	2e00      	cmp	r6, #0
  4056f6:	d0dc      	beq.n	4056b2 <__register_exitproc+0x4a>
  4056f8:	e7cc      	b.n	405694 <__register_exitproc+0x2c>
  4056fa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4056fe:	430c      	orrs	r4, r1
  405700:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405704:	e7d5      	b.n	4056b2 <__register_exitproc+0x4a>
  405706:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40570a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40570e:	e7bb      	b.n	405688 <__register_exitproc+0x20>
  405710:	6828      	ldr	r0, [r5, #0]
  405712:	f7fe ffe9 	bl	4046e8 <__retarget_lock_release_recursive>
  405716:	f04f 30ff 	mov.w	r0, #4294967295
  40571a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40571e:	bf00      	nop
  405720:	20400440 	.word	0x20400440
  405724:	00405984 	.word	0x00405984
  405728:	004047dd 	.word	0x004047dd

0040572c <_close_r>:
  40572c:	b538      	push	{r3, r4, r5, lr}
  40572e:	4c07      	ldr	r4, [pc, #28]	; (40574c <_close_r+0x20>)
  405730:	2300      	movs	r3, #0
  405732:	4605      	mov	r5, r0
  405734:	4608      	mov	r0, r1
  405736:	6023      	str	r3, [r4, #0]
  405738:	f7fb ffa6 	bl	401688 <_close>
  40573c:	1c43      	adds	r3, r0, #1
  40573e:	d000      	beq.n	405742 <_close_r+0x16>
  405740:	bd38      	pop	{r3, r4, r5, pc}
  405742:	6823      	ldr	r3, [r4, #0]
  405744:	2b00      	cmp	r3, #0
  405746:	d0fb      	beq.n	405740 <_close_r+0x14>
  405748:	602b      	str	r3, [r5, #0]
  40574a:	bd38      	pop	{r3, r4, r5, pc}
  40574c:	20400abc 	.word	0x20400abc

00405750 <_fclose_r>:
  405750:	b570      	push	{r4, r5, r6, lr}
  405752:	b159      	cbz	r1, 40576c <_fclose_r+0x1c>
  405754:	4605      	mov	r5, r0
  405756:	460c      	mov	r4, r1
  405758:	b110      	cbz	r0, 405760 <_fclose_r+0x10>
  40575a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40575c:	2b00      	cmp	r3, #0
  40575e:	d03c      	beq.n	4057da <_fclose_r+0x8a>
  405760:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405762:	07d8      	lsls	r0, r3, #31
  405764:	d505      	bpl.n	405772 <_fclose_r+0x22>
  405766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40576a:	b92b      	cbnz	r3, 405778 <_fclose_r+0x28>
  40576c:	2600      	movs	r6, #0
  40576e:	4630      	mov	r0, r6
  405770:	bd70      	pop	{r4, r5, r6, pc}
  405772:	89a3      	ldrh	r3, [r4, #12]
  405774:	0599      	lsls	r1, r3, #22
  405776:	d53c      	bpl.n	4057f2 <_fclose_r+0xa2>
  405778:	4621      	mov	r1, r4
  40577a:	4628      	mov	r0, r5
  40577c:	f7fe fafa 	bl	403d74 <__sflush_r>
  405780:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405782:	4606      	mov	r6, r0
  405784:	b133      	cbz	r3, 405794 <_fclose_r+0x44>
  405786:	69e1      	ldr	r1, [r4, #28]
  405788:	4628      	mov	r0, r5
  40578a:	4798      	blx	r3
  40578c:	2800      	cmp	r0, #0
  40578e:	bfb8      	it	lt
  405790:	f04f 36ff 	movlt.w	r6, #4294967295
  405794:	89a3      	ldrh	r3, [r4, #12]
  405796:	061a      	lsls	r2, r3, #24
  405798:	d422      	bmi.n	4057e0 <_fclose_r+0x90>
  40579a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40579c:	b141      	cbz	r1, 4057b0 <_fclose_r+0x60>
  40579e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4057a2:	4299      	cmp	r1, r3
  4057a4:	d002      	beq.n	4057ac <_fclose_r+0x5c>
  4057a6:	4628      	mov	r0, r5
  4057a8:	f7fe fd02 	bl	4041b0 <_free_r>
  4057ac:	2300      	movs	r3, #0
  4057ae:	6323      	str	r3, [r4, #48]	; 0x30
  4057b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4057b2:	b121      	cbz	r1, 4057be <_fclose_r+0x6e>
  4057b4:	4628      	mov	r0, r5
  4057b6:	f7fe fcfb 	bl	4041b0 <_free_r>
  4057ba:	2300      	movs	r3, #0
  4057bc:	6463      	str	r3, [r4, #68]	; 0x44
  4057be:	f7fe fbfd 	bl	403fbc <__sfp_lock_acquire>
  4057c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4057c4:	2200      	movs	r2, #0
  4057c6:	07db      	lsls	r3, r3, #31
  4057c8:	81a2      	strh	r2, [r4, #12]
  4057ca:	d50e      	bpl.n	4057ea <_fclose_r+0x9a>
  4057cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4057ce:	f7fe ff87 	bl	4046e0 <__retarget_lock_close_recursive>
  4057d2:	f7fe fbf9 	bl	403fc8 <__sfp_lock_release>
  4057d6:	4630      	mov	r0, r6
  4057d8:	bd70      	pop	{r4, r5, r6, pc}
  4057da:	f7fe fbc3 	bl	403f64 <__sinit>
  4057de:	e7bf      	b.n	405760 <_fclose_r+0x10>
  4057e0:	6921      	ldr	r1, [r4, #16]
  4057e2:	4628      	mov	r0, r5
  4057e4:	f7fe fce4 	bl	4041b0 <_free_r>
  4057e8:	e7d7      	b.n	40579a <_fclose_r+0x4a>
  4057ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4057ec:	f7fe ff7c 	bl	4046e8 <__retarget_lock_release_recursive>
  4057f0:	e7ec      	b.n	4057cc <_fclose_r+0x7c>
  4057f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4057f4:	f7fe ff76 	bl	4046e4 <__retarget_lock_acquire_recursive>
  4057f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057fc:	2b00      	cmp	r3, #0
  4057fe:	d1bb      	bne.n	405778 <_fclose_r+0x28>
  405800:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405802:	f016 0601 	ands.w	r6, r6, #1
  405806:	d1b1      	bne.n	40576c <_fclose_r+0x1c>
  405808:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40580a:	f7fe ff6d 	bl	4046e8 <__retarget_lock_release_recursive>
  40580e:	4630      	mov	r0, r6
  405810:	bd70      	pop	{r4, r5, r6, pc}
  405812:	bf00      	nop

00405814 <_fstat_r>:
  405814:	b538      	push	{r3, r4, r5, lr}
  405816:	460b      	mov	r3, r1
  405818:	4c07      	ldr	r4, [pc, #28]	; (405838 <_fstat_r+0x24>)
  40581a:	4605      	mov	r5, r0
  40581c:	4611      	mov	r1, r2
  40581e:	4618      	mov	r0, r3
  405820:	2300      	movs	r3, #0
  405822:	6023      	str	r3, [r4, #0]
  405824:	f7fb ff3c 	bl	4016a0 <_fstat>
  405828:	1c43      	adds	r3, r0, #1
  40582a:	d000      	beq.n	40582e <_fstat_r+0x1a>
  40582c:	bd38      	pop	{r3, r4, r5, pc}
  40582e:	6823      	ldr	r3, [r4, #0]
  405830:	2b00      	cmp	r3, #0
  405832:	d0fb      	beq.n	40582c <_fstat_r+0x18>
  405834:	602b      	str	r3, [r5, #0]
  405836:	bd38      	pop	{r3, r4, r5, pc}
  405838:	20400abc 	.word	0x20400abc

0040583c <_isatty_r>:
  40583c:	b538      	push	{r3, r4, r5, lr}
  40583e:	4c07      	ldr	r4, [pc, #28]	; (40585c <_isatty_r+0x20>)
  405840:	2300      	movs	r3, #0
  405842:	4605      	mov	r5, r0
  405844:	4608      	mov	r0, r1
  405846:	6023      	str	r3, [r4, #0]
  405848:	f7fb ff3a 	bl	4016c0 <_isatty>
  40584c:	1c43      	adds	r3, r0, #1
  40584e:	d000      	beq.n	405852 <_isatty_r+0x16>
  405850:	bd38      	pop	{r3, r4, r5, pc}
  405852:	6823      	ldr	r3, [r4, #0]
  405854:	2b00      	cmp	r3, #0
  405856:	d0fb      	beq.n	405850 <_isatty_r+0x14>
  405858:	602b      	str	r3, [r5, #0]
  40585a:	bd38      	pop	{r3, r4, r5, pc}
  40585c:	20400abc 	.word	0x20400abc

00405860 <_lseek_r>:
  405860:	b570      	push	{r4, r5, r6, lr}
  405862:	460d      	mov	r5, r1
  405864:	4c08      	ldr	r4, [pc, #32]	; (405888 <_lseek_r+0x28>)
  405866:	4611      	mov	r1, r2
  405868:	4606      	mov	r6, r0
  40586a:	461a      	mov	r2, r3
  40586c:	4628      	mov	r0, r5
  40586e:	2300      	movs	r3, #0
  405870:	6023      	str	r3, [r4, #0]
  405872:	f7fb ff30 	bl	4016d6 <_lseek>
  405876:	1c43      	adds	r3, r0, #1
  405878:	d000      	beq.n	40587c <_lseek_r+0x1c>
  40587a:	bd70      	pop	{r4, r5, r6, pc}
  40587c:	6823      	ldr	r3, [r4, #0]
  40587e:	2b00      	cmp	r3, #0
  405880:	d0fb      	beq.n	40587a <_lseek_r+0x1a>
  405882:	6033      	str	r3, [r6, #0]
  405884:	bd70      	pop	{r4, r5, r6, pc}
  405886:	bf00      	nop
  405888:	20400abc 	.word	0x20400abc

0040588c <_read_r>:
  40588c:	b570      	push	{r4, r5, r6, lr}
  40588e:	460d      	mov	r5, r1
  405890:	4c08      	ldr	r4, [pc, #32]	; (4058b4 <_read_r+0x28>)
  405892:	4611      	mov	r1, r2
  405894:	4606      	mov	r6, r0
  405896:	461a      	mov	r2, r3
  405898:	4628      	mov	r0, r5
  40589a:	2300      	movs	r3, #0
  40589c:	6023      	str	r3, [r4, #0]
  40589e:	f7fb ff27 	bl	4016f0 <_read>
  4058a2:	1c43      	adds	r3, r0, #1
  4058a4:	d000      	beq.n	4058a8 <_read_r+0x1c>
  4058a6:	bd70      	pop	{r4, r5, r6, pc}
  4058a8:	6823      	ldr	r3, [r4, #0]
  4058aa:	2b00      	cmp	r3, #0
  4058ac:	d0fb      	beq.n	4058a6 <_read_r+0x1a>
  4058ae:	6033      	str	r3, [r6, #0]
  4058b0:	bd70      	pop	{r4, r5, r6, pc}
  4058b2:	bf00      	nop
  4058b4:	20400abc 	.word	0x20400abc
  4058b8:	0001c200 	.word	0x0001c200
  4058bc:	000000c0 	.word	0x000000c0
  4058c0:	00000800 	.word	0x00000800
  4058c4:	00000000 	.word	0x00000000
  4058c8:	6f6d6544 	.word	0x6f6d6544
  4058cc:	206f6420 	.word	0x206f6420
  4058d0:	736e6573 	.word	0x736e6573
  4058d4:	4220726f 	.word	0x4220726f
  4058d8:	3832454d 	.word	0x3832454d
  4058dc:	73202c30 	.word	0x73202c30
  4058e0:	63206d65 	.word	0x63206d65
  4058e4:	62696c61 	.word	0x62696c61
  4058e8:	61636172 	.word	0x61636172
  4058ec:	0a20216f 	.word	0x0a20216f
  4058f0:	00000000 	.word	0x00000000
  4058f4:	63696e49 	.word	0x63696e49
  4058f8:	696c6169 	.word	0x696c6169
  4058fc:	646e617a 	.word	0x646e617a
  405900:	7562206f 	.word	0x7562206f
  405904:	32692073 	.word	0x32692073
  405908:	000a2063 	.word	0x000a2063
  40590c:	70696843 	.word	0x70696843
  405910:	6f616e20 	.word	0x6f616e20
  405914:	636e6520 	.word	0x636e6520
  405918:	72746e6f 	.word	0x72746e6f
  40591c:	0a6f6461 	.word	0x0a6f6461
  405920:	00000000 	.word	0x00000000
  405924:	70696843 	.word	0x70696843
  405928:	636e6520 	.word	0x636e6520
  40592c:	72746e6f 	.word	0x72746e6f
  405930:	2c6f6461 	.word	0x2c6f6461
  405934:	696e6920 	.word	0x696e6920
  405938:	6c616963 	.word	0x6c616963
  40593c:	6e617a69 	.word	0x6e617a69
  405940:	74206f64 	.word	0x74206f64
  405944:	65706d65 	.word	0x65706d65
  405948:	75746172 	.word	0x75746172
  40594c:	0a206172 	.word	0x0a206172
  405950:	00000000 	.word	0x00000000
  405954:	6f727265 	.word	0x6f727265
  405958:	61657220 	.word	0x61657220
  40595c:	476e6964 	.word	0x476e6964
  405960:	6d657420 	.word	0x6d657420
  405964:	61726570 	.word	0x61726570
  405968:	65727574 	.word	0x65727574
  40596c:	00000a20 	.word	0x00000a20
  405970:	706d6554 	.word	0x706d6554
  405974:	74617265 	.word	0x74617265
  405978:	3a617275 	.word	0x3a617275
  40597c:	20642520 	.word	0x20642520
  405980:	0000000a 	.word	0x0000000a

00405984 <_global_impure_ptr>:
  405984:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  405994:	46454443 00000000 33323130 37363534     CDEF....01234567
  4059a4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4059b4:	0000296c                                l)..

004059b8 <blanks.7217>:
  4059b8:	20202020 20202020 20202020 20202020                     

004059c8 <zeroes.7218>:
  4059c8:	30303030 30303030 30303030 30303030     0000000000000000
  4059d8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004059e8 <_ctype_>:
  4059e8:	20202000 20202020 28282020 20282828     .         ((((( 
  4059f8:	20202020 20202020 20202020 20202020                     
  405a08:	10108820 10101010 10101010 10101010      ...............
  405a18:	04040410 04040404 10040404 10101010     ................
  405a28:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405a38:	01010101 01010101 01010101 10101010     ................
  405a48:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405a58:	02020202 02020202 02020202 10101010     ................
  405a68:	00000020 00000000 00000000 00000000      ...............
	...

00405aec <_init>:
  405aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405aee:	bf00      	nop
  405af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405af2:	bc08      	pop	{r3}
  405af4:	469e      	mov	lr, r3
  405af6:	4770      	bx	lr

00405af8 <__init_array_start>:
  405af8:	00403d55 	.word	0x00403d55

00405afc <__frame_dummy_init_array_entry>:
  405afc:	0040018d                                ..@.

00405b00 <_fini>:
  405b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b02:	bf00      	nop
  405b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405b06:	bc08      	pop	{r3}
  405b08:	469e      	mov	lr, r3
  405b0a:	4770      	bx	lr

00405b0c <__fini_array_start>:
  405b0c:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0a98 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	5621 0040 4d4d 0040 0000 0000 59e8 0040     !V@.MM@......Y@.
20400534:	59e4 0040 5998 0040 5998 0040 5998 0040     .Y@..Y@..Y@..Y@.
20400544:	5998 0040 5998 0040 5998 0040 5998 0040     .Y@..Y@..Y@..Y@.
20400554:	5998 0040 5998 0040 ffff ffff ffff ffff     .Y@..Y@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
