/** ==================================================================
 *  @file   csi2_receiver_regs1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CSI2_RECEIVER_REGS1
 *
 *  @Filename:    csi2_receiver_regs1_cred.h
 *
 *  @Description: CSI2 RECEIVER module 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CSI2_RECEIVER_REGS1_CRED_H
#define __CSI2_RECEIVER_REGS1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1 of component CSI2_RECEIVER_REGS1 mapped in MONICA at address 0x55041000
     * Instance CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1 of component CSI2_RECEIVER_REGS1 mapped in MONICA at address 0x55041400
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CSI2_RECEIVER_REGS1
     *
     */

    /* 
     *  List of bundle arrays for component CSI2_RECEIVER_REGS1
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX1
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX1                     0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX1__ELSIZE
 *
 * @BRIEF        CSI2_CTX1 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX1__ELSIZE             0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX1__NELEMS
 *
 * @BRIEF        CSI2_CTX1 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX1__NELEMS             8

    /* 
     *  List of bundles for component CSI2_RECEIVER_REGS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_CTRL1 offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__OFFSET        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_CTRL2 offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__OFFSET        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_DAT_OFST offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST__OFFSET     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_DAT_PING_ADDR offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR__OFFSET 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_DAT_PONG_ADDR offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR__OFFSET 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_IRQENABLE offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__OFFSET    0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_IRQSTATUS offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__OFFSET    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__OFFSET
 *
 * @BRIEF        Register CSI2_CTX_CTRL3 offset in bundle CSI2_CTX1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__OFFSET        0x1Cul

    /* 
     * List of registers for component CSI2_RECEIVER_REGS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_REVISION
 *
 * @BRIEF        MODULE REVISION 
 *               This register contains the IP revision code in binary coded 
 *               digital. For example, we have: 0x01 = revision 0.1 and 0x21 
 *               = revision 2.1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_REVISION                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG
 *
 * @BRIEF        SYSTEM CONFIGURATION REGISTER 
 *               This register is the OCP-socket system configuration 
 *               register. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG                0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS
 *
 * @BRIEF        SYSTEM STATUS REGISTER 
 *               This register provides status information about the module, 
 *               excluding the interrupt status register. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS                0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS
 *
 * @BRIEF        INTERRUPT STATUS REGISTER - All contexts 
 *               This register associates one bit for each context in order 
 *               to determine which context has generated the interrupt. The 
 *               context shall be enabled for events to be generated on that 
 *               context. 
 *               If the context is disabled,  the interrupt is not generated. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS                0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE
 *
 * @BRIEF        INTERRUPT ENABLE REGISTER - All contexts 
 *               This register associates one bit for each context in order 
 *               to enable/disable each context individually. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE                0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL
 *
 * @BRIEF        GLOBAL CONTROL REGISTER 
 *               This register controls the CSI2 RECEIVER module. This 
 *               register shall not be modified dynamically (except IF_EN bit 
 *               field). 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL                     0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_DBG_H
 *
 * @BRIEF        DEBUG REGISTER (Header) 
 *               This register provides a way to debug the CSI2 RECEIVER 
 *               module with no image sensor connected to the module. The 
 *               debug mode is enabled by CSI2_CTRL.DBG_EN. Only full 32-bit 
 *               values shall be written. The register is used to write short 
 *               packets and header of long packets. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_DBG_H                    0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ
 *
 * @BRIEF        GENERIC PARAMETER REGISTER 
 *               This register provide a way to read the generic parameters 
 *               used in the design. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ                      0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2
 *
 * @BRIEF        COMPLEX IO CONFIGURATION REGISTER for the complex IO #2 
 *               This register contains the lane configuration for the order 
 *               and position of the lanes (clock and data) and the polarity 
 *               order for the control of the PHY differential signals in 
 *               addition to the control bit for the power FSM. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2           0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1
 *
 * @BRIEF        COMPLEXIO CONFIGURATION REGISTER for the complex IO #1 
 *               This register contains the lane configuration for the order 
 *               and position of the lanes (clock and data) and the polarity 
 *               order for the control of the PHY differential signals in 
 *               addition to the control bit for the power FSM.  
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1           0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS
 *
 * @BRIEF        INTERRUPT STATUS REGISTER - All errors from complex IO #1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS     0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS
 *
 * @BRIEF        INTERRUPT STATUS REGISTER - All errors from complex IO #2 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS     0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SHORT_PACKET
 *
 * @BRIEF        SHORT PACKET INFORMATION - 
 *               This register sets the 24-bit DATA_ID + Short Packet Data 
 *               Field when the data type is between 0x8 and x0F 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SHORT_PACKET             0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE
 *
 * @BRIEF        INTERRUPT ENABLE REGISTER - All errors from complex IO #1 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE     0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE
 *
 * @BRIEF        INTERRUPT ENABLE REGISTER - All errors from complex IO #2 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE     0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_DBG_P
 *
 * @BRIEF        DEBUG REGISTER (Payload) 
 *               This register provides a way to debug the CSI2 RECEIVER 
 *               module with no image sensor connected to the module. The 
 *               debug mode is enabled by CSI2_CTRL.DBG_EN. Only full 32-bit 
 *               values shall be written. The register is used to write 
 *               payload of long packets. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_DBG_P                    0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING
 *
 * @BRIEF        TIMING REGISTER 
 *               This register controls the CSI2 RECEIVER module. This 
 *               register shall not be modified while CSI2_CTRL.IF_EN is set 
 *               to '1'. 
 *               It is used to indicate the number of L3 cycles for the Stop 
 *               State monitoring. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING                   0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1
 *
 * @BRIEF        CONTROL REGISTER - Context 
 *               This register controls the Context. This register is 
 *               shadowed: modifications are taken into account after the 
 *               next FSC sync code. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1                0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2
 *
 * @BRIEF        CONTROL REGISTER - Context 
 *               This register controls the Context. This register is 
 *               shadowed: modifications are taken into account after the 
 *               next FSC sync code (except for VIRTUAL_ID and FORMAT 
 *               fields). The change of VIRTUIAL_ID and FORMAT has to occur 
 *               only when the context is disabled (CSI2_CTX_CTRL1.CTX_EN). 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2                0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST
 *
 * @BRIEF        DATA MEM ADDRESS OFFSET REGISTER - Context 
 *               This register sets the offset, which is applied on the 
 *               destination address after each line is written to memory. 
 *               This register applies for both CSI2_CTX_DAT_PING_ADDR and 
 *               CSI2_CTX_DAT_PONG_ADDR. 
 *               For example, it enables to perform 2D data transfers of the 
 *               pixel data into a frame buffer. In such case, the pixel data 
 *               and frame buffer data shall have the same data format. 
 *               Note that the 5 LSBs are ignored: the offset shall be a 
 *               multiple of 32 bytes. 
 *               This register is shadowed: modifications are taken into 
 *               account after the next FSC sync code. Only full 32-bit 
 *               values shall be written. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST             0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR
 *
 * @BRIEF        DATA MEM PING ADDRESS REGISTER - Context 
 *               This register sets the 32-bit memory address where the pixel 
 *               data are stored. The destination is double buffered: this 
 *               register sets the PING address. Double buffering is enabled 
 *               when the addresses CSI2_CTX_DAT_PING_ADDR and 
 *               CSI2_CTX_DAT_PONG_ADDR are different. 
 *               Note that the 5 LSBs are ignored: the address shall be 
 *               aligned on a 32-byte boundary. 
 *               This register is shadowed: modifications are taken into 
 *               account after the next FSC sync code. Only full 32-bit 
 *               values shall be written. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR        0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR
 *
 * @BRIEF        DATA MEM PONG ADDRESS REGISTER - Context 
 *               This register sets the 32-bit memory address where the pixel 
 *               data are stored. The destination is double buffered: this 
 *               register sets the PONG address. Double buffering is enabled 
 *               when the addresses CSI2_CTX_DAT_PING_ADDR and 
 *               CSI2_CTX_DAT_PONG_ADDR are different. 
 *               Note that the 5 LSBs are ignored: the address shall be 
 *               aligned on a 32-byte boundary. 
 *               This register is shadowed: modifications are taken into 
 *               account after the next FSC sync code. Only full 32-bit 
 *               values shall be written. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR        0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE
 *
 * @BRIEF        INTERRUPT ENABLE REGISTER - Context 
 *               This register regroups all the events related to Context. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE            0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS
 *
 * @BRIEF        INTERRUPT STATUS REGISTER - Context 
 *               This register regroups all the events related to Context. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS            0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3
 *
 * @BRIEF        CONTROL REGISTER - Context 
 *               This register controls the Context. This register is 
 *               shadowed: modifications are taken into account after the 
 *               next FSC sync code. 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3                0x8Cul

    /* 
     * List of register bitfields for component CSI2_RECEIVER_REGS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_REVISION__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] Major revision 
 *               [3:0] Minor revision - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_REVISION__REV       BITFIELD(7, 0)
#define CSI2_RECEIVER_REGS1__CSI2_REVISION__REV__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE   
 *
 * @BRIEF        Sets the behavior of the master port power management 
 *               signals. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE BITFIELD(13, 12)
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET   
 *
 * @BRIEF        Software reset. Set the bit to 1 to trigger a module reset. 
 *               The bit is automatically reset by the hw. During reads 
 *               return 0. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE   
 *
 * @BRIEF        Internal OCP gating strategy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE   
 *
 * @BRIEF        Internal reset monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ   
 *
 * @BRIEF        OCP Error Interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ   
 *
 * @BRIEF        Short packet reception status (other than synch events: Line 
 *               Start, Line End, Frame Start, and Frame End: data type 
 *               between 0x8 and x0F only shall be considered). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ   
 *
 * @BRIEF        ECC has been used to do the correction of the only 1-bit 
 *               error status (short packet only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ   
 *
 * @BRIEF        ECC error status (short and long packets). No correction of 
 *               the header because of more than 1-bit error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ   
 *
 * @BRIEF        Error signaling from Complex IO #2: status of the PHY errors 
 *               received from the complex IO #2 (events are defined in 
 *               CSI2_COMPLEXIO2_IRQSTATUS  for the 2nd complex IO).  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ   
 *
 * @BRIEF        Error signaling from Complex IO #1: status of the PHY errors 
 *               received from the complex IO #1 (events are defined in 
 *               CSI2_COMPLEXIO1_IRQSTATUS for the 1st complex IO).  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ   
 *
 * @BRIEF        FIFO overflow error status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7   
 *
 * @BRIEF        Context 7 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6   
 *
 * @BRIEF        Context 6 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5   
 *
 * @BRIEF        Context 5 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4   
 *
 * @BRIEF        Context 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3   
 *
 * @BRIEF        Context 3 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2   
 *
 * @BRIEF        Context 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1   
 *
 * @BRIEF        Context 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0   
 *
 * @BRIEF        Context 0 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ   
 *
 * @BRIEF        OCP Error Interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ   
 *
 * @BRIEF        Short packet reception (other than synch events: Line Start, 
 *               Line End, Frame Start, and Frame End: data type between 0x8 
 *               and x0F only shall be considered). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ   
 *
 * @BRIEF        ECC has been used to correct the only 1-bit error (short 
 *               packet only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ   
 *
 * @BRIEF        ECC error (short and long packets). No correction of the 
 *               header because of more than 1-bit error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ   
 *
 * @BRIEF        Error signaling from Complex IO #2: the interrupt is 
 *               triggered when any error is received from the complex IO #2 
 *               (events are defined in CSI2_COMPLEXIO2_IRQSTATUS for the 2nd 
 *               complex IO).  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ   
 *
 * @BRIEF        Error signaling from Complex IO #1: the interrupt is 
 *               triggered when any error is received from the complex IO #1 
 *               (events are defined in CSI2_COMPLEXIO1_IRQSTATUS for the 1st 
 *               complex IO).  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ   
 *
 * @BRIEF        FIFO overflow enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7   
 *
 * @BRIEF        Context 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6   
 *
 * @BRIEF        Context 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5   
 *
 * @BRIEF        Context 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4   
 *
 * @BRIEF        Context 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3   
 *
 * @BRIEF        Context 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2   
 *
 * @BRIEF        Context 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1   
 *
 * @BRIEF        Context 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0   
 *
 * @BRIEF        Context 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH   
 *
 * @BRIEF        Controls assertion of the MFlag[1:0] OCP sideband signal. 
 *               Check the OCP master port definition for details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH    BITFIELD(22, 20)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL   
 *
 * @BRIEF        Controls assertion of the MFlag[1:0] OCP sideband signal. 
 *               Check the OCP master port definition for details - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL    BITFIELD(19, 17)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND   
 *
 * @BRIEF        Sets the DMA burst size on the L3 interconnect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND BITFIELD(16, 16)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN   
 *
 * @BRIEF        VP clock enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN     BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING   
 *
 * @BRIEF        Streaming mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING     BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE   
 *
 * @BRIEF        Not Posted Writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN   
 *
 * @BRIEF        VP only enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN    BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT   
 *
 * @BRIEF        Indicates if 64-bit or 32-bit streaming burst is used. 
 *               Valid only if CSI2_CTRL.STREAMING=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL   
 *
 * @BRIEF        Video port output clock control. 
 *               Sets the video port output clock as a function of the 
 *               interface clock (OCPCLK). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL   BITFIELD(9, 8)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN   
 *
 * @BRIEF        Enables the debug mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN        BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE   
 *
 * @BRIEF        Sets the DMA burst size on the L3 interconnect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE    BITFIELD(6, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS   
 *
 * @BRIEF        Select endianness for YUV422 8 bit and YUV420 legacy 
 *               formats. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS    BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME   
 *
 * @BRIEF        Set the modality in which IF_EN works. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME         BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN   
 *
 * @BRIEF        Enables the Error Correction Code check for the received 
 *               header (short and long packets for all virtual channel ids). 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN        BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE   
 *
 * @BRIEF        Secure bit changed by secure request only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE        BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN   
 *
 * @BRIEF        Enables the physical interface to the module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN         BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_DBG_H__DBG   
 *
 * @BRIEF        32-bit input value. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_DBG_H__DBG          BITFIELD(31, 0)
#define CSI2_RECEIVER_REGS1__CSI2_DBG_H__DBG__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH   
 *
 * @BRIEF        Output FIFO size in multiple of 68 bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH      BITFIELD(5, 2)
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS   
 *
 * @BRIEF        Number of contexts supported by the module. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS     BITFIELD(1, 0)
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL   
 *
 * @BRIEF        Controls the reset of the complex IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL BITFIELD(30, 30)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE   
 *
 * @BRIEF        Internal reset monitoring of the power domain using the PPI 
 *               byte clock from the complex io - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE BITFIELD(29, 29)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD   
 *
 * @BRIEF        Command for power control of the complex io - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD BITFIELD(28, 27)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS   
 *
 * @BRIEF        Status of the power control of the complex io - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS BITFIELD(26, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO   
 *
 * @BRIEF        Automatic switch between ULP and ON states based on ULPM 
 *               signals from complex iO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 4. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION BITFIELD(18, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 3. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION BITFIELD(14, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 2. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION BITFIELD(10, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 1. 0, 6 and 7 are 
 *               reserved. The data lane 1 is always present. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION BITFIELD(6, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL   
 *
 * @BRIEF        +/- differential pin order of CLOCK lane. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION   
 *
 * @BRIEF        Position and order of the CLOCK lane. 0, 6 and 7 are 
 *               reserved. The clock lane is always present. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION BITFIELD(2, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL   
 *
 * @BRIEF        Controls the reset of the complex IO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL BITFIELD(30, 30)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE   
 *
 * @BRIEF        Internal reset monitoring of the power domain using the PPI 
 *               byte clock from the complex io - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE BITFIELD(29, 29)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD   
 *
 * @BRIEF        Command for power control of the complex io - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD BITFIELD(28, 27)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS   
 *
 * @BRIEF        Status of the power control of the complex io - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS BITFIELD(26, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO   
 *
 * @BRIEF        Automatic switch between ULP and ON states based on ULPM 
 *               signals from complex iO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 4. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION BITFIELD(18, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 3. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION BITFIELD(14, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 2. The values 6 and 7 
 *               are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION BITFIELD(10, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL   
 *
 * @BRIEF        +/- differential pin order of DATA lane 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION   
 *
 * @BRIEF        Position and order of the DATA  lane 1. 0, 6 and 7 are 
 *               reserved. The data lane 1 is always present. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION BITFIELD(6, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL   
 *
 * @BRIEF        +/- differential pin order of CLOCK lane. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION   
 *
 * @BRIEF        Position and order of the CLOCK lane. 0, 6 and 7 are 
 *               reserved. The clock lane is always present. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION BITFIELD(2, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT   
 *
 * @BRIEF        At least one of the active lanes has exit the ULPM - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT BITFIELD(26, 26)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER   
 *
 * @BRIEF        All active lanes are entering in ULPM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER BITFIELD(25, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5   
 *
 * @BRIEF        Lane #5 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5 BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4   
 *
 * @BRIEF        Lane #4 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4 BITFIELD(23, 23)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3   
 *
 * @BRIEF        Lane #3 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3 BITFIELD(22, 22)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2   
 *
 * @BRIEF        Lane #2 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2 BITFIELD(21, 21)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1   
 *
 * @BRIEF        Lane #1 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1 BITFIELD(20, 20)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5   
 *
 * @BRIEF        Control error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5 BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4   
 *
 * @BRIEF        Control error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4 BITFIELD(18, 18)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3   
 *
 * @BRIEF        Control error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3 BITFIELD(17, 17)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2   
 *
 * @BRIEF        Control error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2 BITFIELD(16, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1   
 *
 * @BRIEF        Control error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1 BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5   
 *
 * @BRIEF        Escape entry error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5 BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4   
 *
 * @BRIEF        Escape entry error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4 BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3   
 *
 * @BRIEF        Escape entry error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3 BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2   
 *
 * @BRIEF        Escape entry error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2 BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1   
 *
 * @BRIEF        Escape entry error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1 BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5   
 *
 * @BRIEF        Start of transmission sync error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5 BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4   
 *
 * @BRIEF        Start of transmission sync error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4 BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3   
 *
 * @BRIEF        Start of transmission sync error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2   
 *
 * @BRIEF        Start of transmission sync error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1   
 *
 * @BRIEF        Start of transmission sync error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5   
 *
 * @BRIEF        Start of transmission error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4   
 *
 * @BRIEF        Start of transmission error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3   
 *
 * @BRIEF        Start of transmission error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2   
 *
 * @BRIEF        Start of transmission error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1   
 *
 * @BRIEF        Start of transmission error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT   
 *
 * @BRIEF        At least one of the active lanes has exit the ULPM - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT BITFIELD(26, 26)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER   
 *
 * @BRIEF        All active lanes are entering in ULPM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER BITFIELD(25, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5   
 *
 * @BRIEF        Lane #5 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5 BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4   
 *
 * @BRIEF        Lane #4 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4 BITFIELD(23, 23)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3   
 *
 * @BRIEF        Lane #3 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3 BITFIELD(22, 22)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2   
 *
 * @BRIEF        Lane #2 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2 BITFIELD(21, 21)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1   
 *
 * @BRIEF        Lane #1 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1 BITFIELD(20, 20)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5   
 *
 * @BRIEF        Control error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5 BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4   
 *
 * @BRIEF        Control error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4 BITFIELD(18, 18)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3   
 *
 * @BRIEF        Control error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3 BITFIELD(17, 17)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2   
 *
 * @BRIEF        Control error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2 BITFIELD(16, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1   
 *
 * @BRIEF        Control error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1 BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5   
 *
 * @BRIEF        Escape entry error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5 BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4   
 *
 * @BRIEF        Escape entry error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4 BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3   
 *
 * @BRIEF        Escape entry error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3 BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2   
 *
 * @BRIEF        Escape entry error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2 BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1   
 *
 * @BRIEF        Escape entry error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1 BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5   
 *
 * @BRIEF        Start of transmission sync error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5 BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4   
 *
 * @BRIEF        Start of transmission sync error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4 BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3   
 *
 * @BRIEF        Start of transmission sync error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2   
 *
 * @BRIEF        Start of transmission sync error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1   
 *
 * @BRIEF        Start of transmission sync error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5   
 *
 * @BRIEF        Start of transmission error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4   
 *
 * @BRIEF        Start of transmission error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3   
 *
 * @BRIEF        Start of transmission error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2   
 *
 * @BRIEF        Start of transmission error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1   
 *
 * @BRIEF        Start of transmission error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SHORT_PACKET__SHORT_PACKET   
 *
 * @BRIEF        Short Packet information: DATA ID + DATA FIELD  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SHORT_PACKET__SHORT_PACKET BITFIELD(23, 0)
#define CSI2_RECEIVER_REGS1__CSI2_SHORT_PACKET__SHORT_PACKET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT   
 *
 * @BRIEF        At least one of the active lanes has exit the ULPM - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT BITFIELD(26, 26)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER   
 *
 * @BRIEF        All active lanes are entering in ULPM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER BITFIELD(25, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5   
 *
 * @BRIEF        Lane #5 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5 BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4   
 *
 * @BRIEF        Lane #4 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4 BITFIELD(23, 23)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3   
 *
 * @BRIEF        Lane #3 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3 BITFIELD(22, 22)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2   
 *
 * @BRIEF        Lane #2 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2 BITFIELD(21, 21)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1   
 *
 * @BRIEF        Lane #1 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1 BITFIELD(20, 20)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5   
 *
 * @BRIEF        Control error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5 BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4   
 *
 * @BRIEF        Control error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4 BITFIELD(18, 18)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3   
 *
 * @BRIEF        Control error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3 BITFIELD(17, 17)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2   
 *
 * @BRIEF        Control error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2 BITFIELD(16, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1   
 *
 * @BRIEF        Control error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1 BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5   
 *
 * @BRIEF        Escape entry error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5 BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4   
 *
 * @BRIEF        Escape entry error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4 BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3   
 *
 * @BRIEF        Escape entry error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3 BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2   
 *
 * @BRIEF        Escape entry error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2 BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1   
 *
 * @BRIEF        Escape entry error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1 BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5   
 *
 * @BRIEF        Start of transmission sync error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5 BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4   
 *
 * @BRIEF        Start of transmission sync error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4 BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3   
 *
 * @BRIEF        Start of transmission sync error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2   
 *
 * @BRIEF        Start of transmission sync error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1   
 *
 * @BRIEF        Start of transmission sync error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5   
 *
 * @BRIEF        Start of transmission error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4   
 *
 * @BRIEF        Start of transmission error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3   
 *
 * @BRIEF        Start of transmission error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2   
 *
 * @BRIEF        Start of transmission error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1   
 *
 * @BRIEF        Start of transmission error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT   
 *
 * @BRIEF        At least one of the active lanes has exit the ULPM - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT BITFIELD(26, 26)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER   
 *
 * @BRIEF        All active lanes are entering in ULPM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER BITFIELD(25, 25)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5   
 *
 * @BRIEF        Lane #5 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5 BITFIELD(24, 24)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4   
 *
 * @BRIEF        Lane #4 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4 BITFIELD(23, 23)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3   
 *
 * @BRIEF        Lane #3 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3 BITFIELD(22, 22)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2   
 *
 * @BRIEF        Lane #2 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2 BITFIELD(21, 21)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1   
 *
 * @BRIEF        Lane #1 in Ultra Low Power Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1 BITFIELD(20, 20)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5   
 *
 * @BRIEF        Control error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5 BITFIELD(19, 19)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4   
 *
 * @BRIEF        Control error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4 BITFIELD(18, 18)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3   
 *
 * @BRIEF        Control error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3 BITFIELD(17, 17)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2   
 *
 * @BRIEF        Control error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2 BITFIELD(16, 16)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1   
 *
 * @BRIEF        Control error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1 BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5   
 *
 * @BRIEF        Escape entry error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5 BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4   
 *
 * @BRIEF        Escape entry error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4 BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3   
 *
 * @BRIEF        Escape entry error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3 BITFIELD(12, 12)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2   
 *
 * @BRIEF        Escape entry error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2 BITFIELD(11, 11)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1   
 *
 * @BRIEF        Escape entry error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1 BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5   
 *
 * @BRIEF        Start of transmission sync error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5 BITFIELD(9, 9)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4   
 *
 * @BRIEF        Start of transmission sync error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4 BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3   
 *
 * @BRIEF        Start of transmission sync error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3 BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2   
 *
 * @BRIEF        Start of transmission sync error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2 BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1   
 *
 * @BRIEF        Start of transmission sync error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1 BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5   
 *
 * @BRIEF        Start of transmission error for lane #5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5 BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4   
 *
 * @BRIEF        Start of transmission error for lane #4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4 BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3   
 *
 * @BRIEF        Start of transmission error for lane #3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3 BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2   
 *
 * @BRIEF        Start of transmission error for lane #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2 BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1   
 *
 * @BRIEF        Start of transmission error for lane #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1 BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_DBG_P__DBG   
 *
 * @BRIEF        32-bit input value. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_DBG_P__DBG          BITFIELD(31, 0)
#define CSI2_RECEIVER_REGS1__CSI2_DBG_P__DBG__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2 BITFIELD(31, 31)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2   
 *
 * @BRIEF        Multiplication factor for the number of L3 cycles defined in 
 *               STOP_STATE_COUNTER bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2 BITFIELD(30, 30)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2   
 *
 * @BRIEF        Multiplication factor for the number of L3 cycles defined in 
 *               STOP_STATE_COUNTER bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2 BITFIELD(29, 29)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO2   
 *
 * @BRIEF        Stop State counter for monitoring. It indicates the number 
 *               of L3 to monitor for Stop State before de-asserting 
 *               ForceRxMode (Complex IO #2). 
 *               The value is from 0 to 8191. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO2 BITFIELD(28, 16)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1   
 *
 * @BRIEF        Control of ForceRxMode signal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1 BITFIELD(15, 15)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1   
 *
 * @BRIEF        Multiplication factor for the number of L3 cycles defined in 
 *               STOP_STATE_COUNTER bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1 BITFIELD(14, 14)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1   
 *
 * @BRIEF        Multiplication factor for the number of L3 cycles defined in 
 *               STOP_STATE_COUNTER bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1 BITFIELD(13, 13)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO1   
 *
 * @BRIEF        Stop State counter for monitoring. It indicates the number 
 *               of L3 to monitor for Stop State before de-asserting 
 *               ForceRxMode (Complex IO #1). 
 *               The value is from 0 to 8191. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO1 BITFIELD(12, 0)
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_COUNTER_IO1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP   
 *
 * @BRIEF        Allows swapping bytes two by two in the payload data. 
 *               It doesn't affect  
 *               - short packets 
 *               - long packet header or footers 
 *               - CRC calculation 
 *               The purpose is to by swap data send to the OCP port and/or 
 *               video port - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP BITFIELD(31, 31)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC   
 *
 * @BRIEF        Enables the generic mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC  BITFIELD(30, 30)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE   
 *
 * @BRIEF        Enables image transcoding. 
 *               When this features is enabled: 
 *               - the data format from the camera is defined by the FORMAT 
 *               register 
 *               - the format after transcode is defined by the TRANSCODE 
 *               register. The memory storage / video port formats is defined 
 *               by the TRANSCODE register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE BITFIELD(27, 24)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__FEC_NUMBER   
 *
 * @BRIEF        Number of FEC to receive between using swap of 
 *               CSI2_CTX_DAT_PING_ADDR and CSI2_CTX_DAT_PONG_ADDR for the 
 *               calculation of the address in memory. (shall be used only in 
 *               interlace mode, otherwise set to '1') - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__FEC_NUMBER BITFIELD(23, 16)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__FEC_NUMBER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT   
 *
 * @BRIEF        Sets the number of frame to acquire. Once the frame 
 *               acquisition starts, the COUNT value is decremented after 
 *               every frame. When COUNT reaches 0, the FRAME_NUMBER_IRQ 
 *               interrupt is triggered and CTX_EN is set to '0'. 
 *               Writes to this bit field are controlled by the COUNT_UNLOCK 
 *               bit. During the same OCP write access , the bit-field 
 *               COUNT_UNLOCK shall be written in addition to COUNT bit-field 
 *               in order to change the COUNT value.  COUNT can be 
 *               overwritten dynamically with a new count value." 
 *               0: Infinite number of frames (no count). 
 *               1: 1 frame to acquire 
 *               ... 
 *               255: 255 frames to acquire. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT    BITFIELD(15, 8)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN   
 *
 * @BRIEF        Indicates if the end of frame signal shall be asserted at 
 *               the end of the line. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN   BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN   
 *
 * @BRIEF        Indicates if the end of line signal shall be asserted at the 
 *               end of the line. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN   BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN   
 *
 * @BRIEF        Enables the checksum check for the received payload (long 
 *               packet only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN    BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK   
 *
 * @BRIEF        Unlock writes to the COUNT bit field.  - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK BITFIELD(4, 4)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG   
 *
 * @BRIEF        Indicates whether the PING or PONG destination address 
 *               (CSI2_CTX_DAT_PING_ADDR or CSI2_CTX_DAT_PONG_ADDR) was used 
 *               to write the last frame.  
 *               This bit field toggles after every FEC_NUMBER FEC sync code 
 *               received for the current context. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE   
 *
 * @BRIEF        Forces sending of the data to both VPORT and OCP. 
 *               Only applies to formats that existing in 2 versions: 
 *               - one sending data to OCP port only 
 *               - one sending data to VPORTonly (tagged with the +VP 
 *               extension) 
 *               The format version sending data only to OCP should be 
 *               choosen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO   
 *
 * @BRIEF        Line modulo configuration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN   
 *
 * @BRIEF        Enables the Context - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN   BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FRAME   
 *
 * @BRIEF        Frame number received - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FRAME    BITFIELD(31, 16)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FRAME__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING   
 *
 * @BRIEF        Selects the pixel format of USER_DEFINED in FORMAT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING BITFIELD(14, 13)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID   
 *
 * @BRIEF        Virtual channel ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID BITFIELD(12, 11)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED   
 *
 * @BRIEF        Selects the DPCM predictor. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED BITFIELD(10, 10)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT   
 *
 * @BRIEF        Data format selection. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT   BITFIELD(9, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST__OFST   
 *
 * @BRIEF        Line offset programmed in bytes (signed value 2's 
 *               complement). 
 *               If OFST = 0, the data is written contiguously in memory. 
 *               Otherwise, OFST sets the destination offset between the 
 *               first pixel of the previous line and the first pixel of the 
 *               current line. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST__OFST  BITFIELD(16, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_OFST__OFST__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR__ADDR   
 *
 * @BRIEF        27 most significant bits of the 32-bit address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR__ADDR BITFIELD(31, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PING_ADDR__ADDR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR__ADDR   
 *
 * @BRIEF        27 most significant bits of the 32-bit address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR__ADDR BITFIELD(31, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_DAT_PONG_ADDR__ADDR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ   
 *
 * @BRIEF        Context - ECC has been used to correct the only 1-bit error 
 *               (long packet only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ   
 *
 * @BRIEF        Context - Line number is reached. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ   
 *
 * @BRIEF        Context - Frame counter reached. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ   
 *
 * @BRIEF        Context - Check-Sum of the payload mismatch detection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ   
 *
 * @BRIEF        Context - Line end sync code detection. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ   
 *
 * @BRIEF        Context - Line start sync code detection. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ   
 *
 * @BRIEF        Context - Frame end sync code detection. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ   
 *
 * @BRIEF        Context - Frame start sync code detection. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ   
 *
 * @BRIEF        Context - ECC has been used to do the correction of the only 
 *               1-bit error status (long packet only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ BITFIELD(8, 8)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ   
 *
 * @BRIEF        Contexc - Line number reached status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ BITFIELD(7, 7)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ   
 *
 * @BRIEF        Context - Frame counter reached status 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ BITFIELD(6, 6)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ   
 *
 * @BRIEF        Context - Check-Sum mismatch status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ BITFIELD(5, 5)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ   
 *
 * @BRIEF        Context - Line end sync code detection status. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ BITFIELD(3, 3)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ   
 *
 * @BRIEF        Context - Line start sync code detection status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ BITFIELD(2, 2)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ   
 *
 * @BRIEF        Context - Frame end sync code detection status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ BITFIELD(1, 1)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ   
 *
 * @BRIEF        Context - Frame start sync code detection status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ BITFIELD(0, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__ALPHA   
 *
 * @BRIEF        Alpha value for RGB888, RGB666 and RBG444. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__ALPHA    BITFIELD(29, 16)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__ALPHA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__LINE_NUMBER   
 *
 * @BRIEF        Line number for the interrupt generation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__LINE_NUMBER BITFIELD(15, 0)
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL3__LINE_NUMBER__POS 0

    /* 
     * List of register bitfields values for component CSI2_RECEIVER_REGS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__FORCESTBY
 *
 * @BRIEF        Force-standby. MStandby is only asserted when the module is 
 *               disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__FORCESTBY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__NOSTDBY
 *
 * @BRIEF        No-standby. MStandby is never asserted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__NOSTDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__SMARTSTDBY
 *
 * @BRIEF        Smart-standby: MStandby is asserted based on the activity of 
 *               the module. The module will try to go to standby during the 
 *               vertical blanking period. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__MSTANDBY_MODE__SMARTSTDBY 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET__NORMAL
 *
 * @BRIEF        Normal mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET__NORMAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET__RESET
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__SOFT_RESET__RESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE__FREE
 *
 * @BRIEF        OCP clock is free-running. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE__FREE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE__GATED
 *
 * @BRIEF        Automatic OCP clock gating strategy is applied based on the 
 *               OCP interface activity. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSCONFIG__AUTO_IDLE__GATED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE__RESETONGOING
 *
 * @BRIEF        Internal module reset is on going. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE__RESETONGOING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE__RESETCOMPLETED
 *
 * @BRIEF        Reset completed. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_SYSSTATUS__RESET_DONE__RESETCOMPLETED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__OCP_ERR_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__SHORT_PACKET_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_CORRECTION_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__ECC_NO_CORRECTION_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO2_ERR_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__COMPLEXIO1_ERR_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__FIFO_OVF_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT7__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT6__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0__FALSE
 *
 * @BRIEF        READS: Event is false. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0__TRUE
 *
 * @BRIEF        READS: Event is true (pending). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQSTATUS__CONTEXT0__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__OCP_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__SHORT_PACKET_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_CORRECTION_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__ECC_NO_CORRECTION_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO2_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__COMPLEXIO1_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__FIFO_OVF_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT7__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT6__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_IRQENABLE__CONTEXT0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F8
 *
 * @BRIEF        8/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F8 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F7
 *
 * @BRIEF        7/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F7 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F6
 *
 * @BRIEF        6/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F6 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F5
 *
 * @BRIEF        5/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F5 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F4
 *
 * @BRIEF        4/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F3
 *
 * @BRIEF        3/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F3 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F2
 *
 * @BRIEF        2/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F1
 *
 * @BRIEF        1/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVH__F1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F8
 *
 * @BRIEF        8/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F8 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F7
 *
 * @BRIEF        7/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F7 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F6
 *
 * @BRIEF        6/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F6 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F5
 *
 * @BRIEF        5/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F5 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F4
 *
 * @BRIEF        4/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F3
 *
 * @BRIEF        3/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F3 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F2
 *
 * @BRIEF        2/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F1
 *
 * @BRIEF        1/8 of the FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__MFLAG_LEVL__F1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND__DIS
 *
 * @BRIEF        Use the burst size defined in the BURST_SIZE register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND__EN
 *
 * @BRIEF        Allow generation of 16x64-bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE_EXPAND__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN__DISABLE
 *
 * @BRIEF        The VP clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN__ENABLE
 *
 * @BRIEF        The VP clock is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_CLK_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__NON_POSTED_WRITE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN__VP_OCP
 *
 * @BRIEF        The VP is enabled and the OCP master port is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN__VP_OCP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN__VP
 *
 * @BRIEF        The VP is enabled and the OCP master port is disabled. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_ONLY_EN__VP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT__STREAM64
 *
 * @BRIEF        64-bit streaming burst is used; byte enable pattern is 0xFF 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT__STREAM64 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT__STREAM32
 *
 * @BRIEF        32-bit streaming burst is used; byte enable pattern is 0x0F 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__STREAMING_32_BIT__STREAM32 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV1
 *
 * @BRIEF        No division: video port clock = OCPCLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV2
 *
 * @BRIEF        Division by 2: video port clock = OCPCLK / 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV3
 *
 * @BRIEF        Division by 3: video port clock = OCPCLK / 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV4
 *
 * @BRIEF        Division by 4: video port clock = OCPCLK / 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__VP_OUT_CTRL__DIV4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__DBG_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__SINGLE
 *
 * @BRIEF        1x64 OCP writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__SINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST2X64
 *
 * @BRIEF        2x64 OCP writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST2X64 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST4X64
 *
 * @BRIEF        4x64 OCP writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST4X64 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST8X64
 *
 * @BRIEF        8x64 OCP writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__BURST_SIZE__BURST8X64 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS__NATIVE
 *
 * @BRIEF        Use native MIPI CSI2 endianness:  
 *               Little endian for all formats except for YUV422 8b and 
 *               YUV420 Legacy which a big endian. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS__NATIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS__ALL_LE
 *
 * @BRIEF        Store all pixel formats little endian. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ENDIANNESS__ALL_LE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME__IMMEDIATE
 *
 * @BRIEF        If IF_EN = 0 the interface is disabled immediately. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME__IMMEDIATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME__FRAME
 *
 * @BRIEF        If IF_EN = 1 the interface is disabled after all FEC sync 
 *               code have been received for the active contexts. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__FRAME__FRAME  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN__DISABLE
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN__ENABLE
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__ECC_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE__DISABLE
 *
 * @BRIEF        Non-secure mode  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE__ENABLE
 *
 * @BRIEF        Secure mode  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__SECURE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN__DISABLE
 *
 * @BRIEF        The interface is disabled. If FRAME = 0, it is disabled 
 *               immediately. If FRAME = 1, it is disabled when each context 
 *               has received the FEC sync code. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN__ENABLE
 *
 * @BRIEF        The interface is enabled immediately, the data acquisition 
 *               starts on the next FSC sync code.  
 *               Writing '1' to this register when the current value is '0' 
 *               has the effect to clear the output FIFO. The pixel data of 
 *               the following frame will be written in the PING buffer, 
 *               i.e., the CSI2_CTX_CTRL.PING_PONG bits are reset to '0' as 
 *               well. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTRL__IF_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F8
 *
 * @BRIEF        8x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F8  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F16
 *
 * @BRIEF        16x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F16 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F32
 *
 * @BRIEF        32x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F32 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F64
 *
 * @BRIEF        64x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F64 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F128
 *
 * @BRIEF        128 x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F128 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F256
 *
 * @BRIEF        256 x 68 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__FIFODEPTH__F256 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX1
 *
 * @BRIEF        1 Context - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX2
 *
 * @BRIEF        2 Contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX4
 *
 * @BRIEF        4 Contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX8
 *
 * @BRIEF        8 Contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_GNQ__NBCONTEXTS__CTX8 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL__RESET
 *
 * @BRIEF        Complex IO reset active. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL__RESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL__OPERATIONAL
 *
 * @BRIEF        Complex IO reset de-asserted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_CTRL__OPERATIONAL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE__RESETONGOING
 *
 * @BRIEF        Internal module reset is on going. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE__RESETONGOING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE__RESETCOMPLETED
 *
 * @BRIEF        Reset completed. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__RESET_DONE__RESETCOMPLETED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_OFF
 *
 * @BRIEF        Command to change to OFF state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_ON
 *
 * @BRIEF        Command to change to ON state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_ULP
 *
 * @BRIEF        Command to change to Ultra Low Power state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_CMD__STATE_ULP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_OFF
 *
 * @BRIEF        Complex IO in OFF state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_ON
 *
 * @BRIEF        Complex IO in ON state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_ULP
 *
 * @BRIEF        Complex IO in Ultra Low Power state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_STATUS__STATE_ULP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__PWR_AUTO__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 4 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 4 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 4 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 4 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 4  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA4_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 3 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 3 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 3 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 3 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 3  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA3_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 2 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 2 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 2 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 2 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 2  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA2_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 1 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 1 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 1 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 1 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 1  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__DATA1_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_1
 *
 * @BRIEF        Clock lane is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_2
 *
 * @BRIEF        Clock lane is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_3
 *
 * @BRIEF        Clock lane is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_4
 *
 * @BRIEF        Clock lane is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_5
 *
 * @BRIEF        Clock lane is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG2__CLOCK_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL__RESET
 *
 * @BRIEF        Complex IO reset active. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL__RESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL__OPERATIONAL
 *
 * @BRIEF        Complex IO reset de-asserted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_CTRL__OPERATIONAL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE__RESETONGOING
 *
 * @BRIEF        Internal module reset is on going. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE__RESETONGOING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE__RESETCOMPLETED
 *
 * @BRIEF        Reset completed. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__RESET_DONE__RESETCOMPLETED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_OFF
 *
 * @BRIEF        Command to change to OFF state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_ON
 *
 * @BRIEF        Command to change to ON state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_ULP
 *
 * @BRIEF        Command to change to Ultra Low Power state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_CMD__STATE_ULP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_OFF
 *
 * @BRIEF        Complex IO in OFF state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_ON
 *
 * @BRIEF        Complex IO in ON state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_ULP
 *
 * @BRIEF        Complex IO in Ultra Low Power state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_STATUS__STATE_ULP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__PWR_AUTO__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 4 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 4 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 4 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 4 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 4  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA4_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 3 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 3 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 3 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 3 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 3  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA3_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__NOT_USED
 *
 * @BRIEF        Not used/connected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__NOT_USED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 2 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 2 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 2 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 2 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 2  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA2_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_1
 *
 * @BRIEF        Data lane 1 is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_2
 *
 * @BRIEF        Data lane 1 is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_3
 *
 * @BRIEF        Data lane 1 is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_4
 *
 * @BRIEF        Data lane 1 is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_5
 *
 * @BRIEF        Data lane 1  is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__DATA1_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL__PLUSMINUS
 *
 * @BRIEF        +/- pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL__PLUSMINUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL__MINUSPLUS
 *
 * @BRIEF        -/+ pin order - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POL__MINUSPLUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_1
 *
 * @BRIEF        Clock lane is at the position 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_2
 *
 * @BRIEF        Clock lane is at the position 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_3
 *
 * @BRIEF        Clock lane is at the position 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_4
 *
 * @BRIEF        Clock lane is at the position 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_5
 *
 * @BRIEF        Clock lane is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO_CFG1__CLOCK_POSITION__POSITION_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMEXIT__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEALLULPMENTER__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__STATEULPM1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRCONTROL1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRESC1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTSYNCHS1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQSTATUS__ERRSOTHS1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMEXIT__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEALLULPMENTER__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__STATEULPM1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRCONTROL1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRESC1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTSYNCHS1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS5__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS4__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS3__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS2__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQSTATUS__ERRSOTHS1__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMEXIT__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEALLULPMENTER__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__STATEULPM1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRCONTROL1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRESC1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTSYNCHS1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO1_IRQENABLE__ERRSOTHS1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMEXIT__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEALLULPMENTER__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__STATEULPM1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRCONTROL1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRESC1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTSYNCHS1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS5__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS4__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_COMPLEXIO2_IRQENABLE__ERRSOTHS1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2__DEASSERTION
 *
 * @BRIEF        De-assertion of ForceRxMode. The HW reset the bit at the end 
 *               of the Force RX Mode assertion. 
 *               The SW can reset the bit in order to stop the assertion of 
 *               the ForceRXMode signal prior to the completion of the 
 *               period. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2__DEASSERTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2__ASSERTION
 *
 * @BRIEF        Assertion of ForceRxMode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO2__ASSERTION 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2__DISABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 1x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2__ENABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 16x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2__DISABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 1x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2__ENABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 4x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1__DEASSERTION
 *
 * @BRIEF        De-assertion of ForceRxMode. The HW reset the bit at the end 
 *               of the Force RX Mode assertion. 
 *               The SW can reset the bit in order to stop the assertion of 
 *               the ForceRXMode signal prior to the completion of the 
 *               period. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1__DEASSERTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1__ASSERTION
 *
 * @BRIEF        Assertion of ForceRxMode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__FORCE_RX_MODE_IO1__ASSERTION 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1__DISABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 1x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1__ENABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 16x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X16_IO1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1__DISABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 1x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1__ENABLE
 *
 * @BRIEF        The number of L3 cycles defined in STOP_STATE _COUNTER is 
 *               multiplied by 4x - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_TIMING__STOP_STATE_X4_IO1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP__DIS
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP__EN
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__BYTESWAP__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC__DIS
 *
 * @BRIEF        Disabled. 
 *               Data is received according to CSI2_CTX_CTRL1.FORMAT and 
 *               the long packet code transmitted in the MIPI stream is used. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC__EN
 *
 * @BRIEF        Enabled. 
 *               Data is received according to CSI2_CTX_CTRL1.FORMAT and 
 *               the long packet code transmitted in the MIPI stream is 
 *               ignored. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__GENERIC__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__DISABLED
 *
 * @BRIEF        Feature disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_DPCM10
 *
 * @BRIEF        Outputs DPCM compressed RAW10 data. 
 *               After compression, pixels are coded on 8 bits. 
 *               Data in memory is organized as regular RAW8 data - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_DPCM10 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_DPCM12
 *
 * @BRIEF        Outputs DPCM compressed RAW12 data. 
 *               After compression, pixels are coded on 8 bits. 
 *               Data in memory is organized as regular RAW8 data - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_DPCM12 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_ALAW10
 *
 * @BRIEF        Outputs ALAW compressed RAW10 data. 
 *               After compression, pixels are coded on 8 bits. 
 *               Data in memory is organized as regular RAW8 data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8_ALAW10 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8
 *
 * @BRIEF        Outputs uncompressed RAW8 data. 
 *               Data in memory is organized as regular RAW8 data - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW8 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW10
 *
 * @BRIEF        Outputs uncompressed RAW10 data. 
 *               Data in memory is organized as regular RAW10+EXP16 data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW10 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW10_PACKED
 *
 * @BRIEF        Outputs uncompressed RAW10 data. 
 *               Data in memory is organized as regular packed RAW10 data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW10_PACKED 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW12
 *
 * @BRIEF        Outputs uncompressed RAW12 data. 
 *               Data in memory is organized as regular RAW12+EXP16 data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW12 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW12_PACKED
 *
 * @BRIEF        Outputs uncompressed RAW12 data. 
 *               Data in memory is organized as regular packed RAW12 data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW12_PACKED 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW14
 *
 * @BRIEF        Outputs uncompressed RAW14 data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__TRANSCODE__RAW14 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN__DISABLED
 *
 * @BRIEF        The end of frame signal is not asserted at the end of each 
 *               frame. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN__ENABLED
 *
 * @BRIEF        The end of frame signal is asserted at the end of each 
 *               frame. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOF_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN__DISABLED
 *
 * @BRIEF        The end of line signal is not asserted at the end of each 
 *               frame. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN__ENABLED
 *
 * @BRIEF        The end of line signal is asserted at the end of each frame. 
 *               - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__EOL_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN__DISABLE
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN__ENABLE
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CS_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK__LOCKED
 *
 * @BRIEF        COUNT bit field is locked. Writes have no effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK__LOCKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK__UNLOCKED
 *
 * @BRIEF        COUNT bit field is unlocked. Writes are possible. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__COUNT_UNLOCK__UNLOCKED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG__PING
 *
 * @BRIEF        PING buffer - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG__PING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG__PONG
 *
 * @BRIEF        PONG buffer - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__PING_PONG__PONG 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE__DIS
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE__EN
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__VP_FORCE__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO__DISABLE
 *
 * @BRIEF        CSI2_CTX_CTRL3.LINE_NUMBER is used once per frame for the 
 *               generation of the LINE_NUMBER_IRQ. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO__ENABLE
 *
 * @BRIEF        CSI2_CTX_CTRL3.LINE_NUMBER is used as a modulo number for 
 *               the generation of the LINE_NUMBER_IRQ (multiple times the 
 *               interrupt can be generated for each frame) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__LINE_MODULO__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN__DISABLE
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN__ENABLE
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL1__CTX_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW6
 *
 * @BRIEF        RAW6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW6 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW7
 *
 * @BRIEF        RAW7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW7 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW8
 *
 * @BRIEF        RAW8 (not valid if FORMAT is 
 *               USER_DEFINED_8_BIT_DATA_TYPE_x_EXP8 with x from 1 to 8) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__USER_DEF_MAPPING__RAW8 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_0
 *
 * @BRIEF        Virtual Channel ID 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_1
 *
 * @BRIEF        Virtual Channel ID 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_2
 *
 * @BRIEF        Virtual Channel ID 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_3
 *
 * @BRIEF        Virtual Channel ID 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__VIRTUAL_ID__V_ID_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED__ADVANCED
 *
 * @BRIEF        The advanced predictor is used. 
 *               Not supported for 10 ? 8 ? 10 algorithm. 
 *               Performance limited to 1 pixel/cycle. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED__ADVANCED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED__SIMPLE
 *
 * @BRIEF        The simple predictor is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__DPCM_PRED__SIMPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__OTHERS
 *
 * @BRIEF        OTHERS (except NULL and BLANKING packets) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__OTHERS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__EMBEDDED_8
 *
 * @BRIEF        Embedded 8-bit non-image data (e.g. JPEG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__EMBEDDED_8 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8
 *
 * @BRIEF        YUV420 8bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_10
 *
 * @BRIEF        YUV420 10bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_10 0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8_LEGACY
 *
 * @BRIEF        YUV420 8bit legacy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8_LEGACY 0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8_CSPS
 *
 * @BRIEF        YUV420 8bit + CSPS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_8_CSPS 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_10_CSPS
 *
 * @BRIEF        YUV420 10bit + CSPS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV420_10_CSPS 0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8
 *
 * @BRIEF        YUV422 8bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8 0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_10
 *
 * @BRIEF        YUV422 10bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_10 0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB565
 *
 * @BRIEF        RGB565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB565 0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB888
 *
 * @BRIEF        RGB888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB888 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6
 *
 * @BRIEF        RAW6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7
 *
 * @BRIEF        RAW7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7 0x29ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8
 *
 * @BRIEF        RAW8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8 0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10
 *
 * @BRIEF        RAW10 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10 0x2Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12
 *
 * @BRIEF        RAW12 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14
 *
 * @BRIEF        RAW14 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14 0x2Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB666_EXP32_24
 *
 * @BRIEF        RGB666 + EXP32_24 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB666_EXP32_24 0x33ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2 0x41ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4 0x43ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6 0x45ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7 0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8 0x47ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_EXP8
 *
 * @BRIEF        RAW6 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_EXP8 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_EXP8
 *
 * @BRIEF        RAW7 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_EXP8 0x69ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_EXP8 0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_EXP8 0x81ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_EXP8 0x82ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_EXP8 0x83ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_EXP8 0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_EXP8 0x85ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_EXP8 0x86ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_EXP8
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8 + EXP8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_EXP8 0x87ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8_VP
 *
 * @BRIEF        YUV422 8bit + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8_VP 0x9Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB444_EXP16
 *
 * @BRIEF        RGB444 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB444_EXP16 0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB555_EXP16
 *
 * @BRIEF        RGB555 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB555_EXP16 0xA1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10_EXP16
 *
 * @BRIEF        RAW10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10_EXP16 0xABul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12_EXP16
 *
 * @BRIEF        RAW12 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12_EXP16 0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14_EXP16
 *
 * @BRIEF        RAW14 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14_EXP16 0xADul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8_VP16
 *
 * @BRIEF        Same as YUV422 8bit + VP but data  
 *               is send as 16-bit wide words to video port. 
 *               Could be used together with the GENERIC and BYTESWAP 
 *               features - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__YUV422_8_VP16 0xDEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB666_EXP32
 *
 * @BRIEF        RGB666 + EXP32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB666_EXP32 0xE3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB888_EXP32
 *
 * @BRIEF        RGB888 + EXP32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RGB888_EXP32 0xE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM10_VP
 *
 * @BRIEF        RAW6 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM10_VP 0xE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_VP
 *
 * @BRIEF        RAW8 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_VP 0x12Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12_VP
 *
 * @BRIEF        RAW12 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW12_VP 0x12Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14_VP
 *
 * @BRIEF        RAW14 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW14_VP 0x12Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10_VP
 *
 * @BRIEF        RAW10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW10_VP 0x12Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_VP 0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_VP 0x141ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_VP 0x142ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_VP 0x143ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_VP 0x144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_VP 0x145ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_VP 0x146ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_VP 0x147ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM12_EXP16 0x1C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM12_EXP16 0x1C1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM12_EXP16 0x1C2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM12_EXP16 0x1C3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM12_EXP16 0x1C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM12_EXP16 0x1C5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM12_EXP16 0x1C6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM12_EXP16 0x1C7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM10_EXP16
 *
 * @BRIEF        RAW7 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM10_EXP16 0x229ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM10_EXP16
 *
 * @BRIEF        RAW6 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM10_EXP16 0x2A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM10_EXP16
 *
 * @BRIEF        RAW8 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM10_EXP16 0x2AAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM10_EXP16 0x2C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM10_EXP16 0x2C1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM10_EXP16 0x2C2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM10_EXP16 0x2C3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM10_EXP16 0x2C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM10_EXP16 0x2C5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM10_EXP16 0x2C6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM10_EXP16
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8 + DPCM10 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM10_EXP16 0x2C7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM10_VP
 *
 * @BRIEF        RAW7 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM10_VP 0x329ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM10_VP
 *
 * @BRIEF        RAW8 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM10_VP 0x32Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_1 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_1_DPCM10_VP 0x340ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_2 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_2_DPCM10_VP 0x341ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_3 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_3_DPCM10_VP 0x342ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_4 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_4_DPCM10_VP 0x343ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_5 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_5_DPCM10_VP 0x344ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_6 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_6_DPCM10_VP 0x345ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_7 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_7_DPCM10_VP 0x346ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM10_VP
 *
 * @BRIEF        USER_DEFINED_8_BIT_DATA_TYPE_8 + DPCM10 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__USER_DEFINED_8_BIT_DATA_TYPE_8_DPCM10_VP 0x347ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM12_VP
 *
 * @BRIEF        RAW6 DPCM12 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM12_VP 0x368ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM12_EXP16
 *
 * @BRIEF        RAW7 DPCM12 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM12_EXP16 0x369ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM12_EXP16
 *
 * @BRIEF        RAW8 DPCM12 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM12_EXP16 0x36Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM12_EXP16
 *
 * @BRIEF        RAW6 DPCM12 + EXP16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW6_DPCM12_EXP16 0x3A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM12_VP
 *
 * @BRIEF        RAW7 DPCM12 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW7_DPCM12_VP 0x3A9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM12_VP
 *
 * @BRIEF        RAW8 DPCM12 + VP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_CTRL2__FORMAT__RAW8_DPCM12_VP 0x3AAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__ECC_CORRECTION_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LINE_NUMBER_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FRAME_NUMBER_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__CS_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__LS_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ__DISABLE
 *
 * @BRIEF        Event is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ__ENABLE
 *
 * @BRIEF        Event generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQENABLE__FS_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__ECC_CORRECTION_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LINE_NUMBER_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FRAME_NUMBER_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__CS_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LE_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__LS_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FE_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CSI2_RECEIVER_REGS1__CSI2_CTX_IRQSTATUS__FS_IRQ__TRUE 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CSI2_RECEIVER_REGS1_CRED_H 
                                                            */
