Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 25 10:41:30 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/lab_3/vivado/FIR_Verilog/timing_report_Max_frequency.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (126)
6. checking no_output_delay (169)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

rdata_reg_reg[0]/G
rdata_reg_reg[10]/G
rdata_reg_reg[11]/G
rdata_reg_reg[12]/G
rdata_reg_reg[13]/G
rdata_reg_reg[14]/G
rdata_reg_reg[15]/G
rdata_reg_reg[16]/G
rdata_reg_reg[17]/G
rdata_reg_reg[18]/G
rdata_reg_reg[19]/G
rdata_reg_reg[1]/G
rdata_reg_reg[20]/G
rdata_reg_reg[21]/G
rdata_reg_reg[22]/G
rdata_reg_reg[23]/G
rdata_reg_reg[24]/G
rdata_reg_reg[25]/G
rdata_reg_reg[26]/G
rdata_reg_reg[27]/G
rdata_reg_reg[28]/G
rdata_reg_reg[29]/G
rdata_reg_reg[2]/G
rdata_reg_reg[30]/G
rdata_reg_reg[31]/G
rdata_reg_reg[3]/G
rdata_reg_reg[4]/G
rdata_reg_reg[5]/G
rdata_reg_reg[6]/G
rdata_reg_reg[7]/G
rdata_reg_reg[8]/G
rdata_reg_reg[9]/G
rvalid_reg_reg/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

rdata_reg_reg[0]/D
rdata_reg_reg[10]/D
rdata_reg_reg[11]/D
rdata_reg_reg[12]/D
rdata_reg_reg[13]/D
rdata_reg_reg[14]/D
rdata_reg_reg[15]/D
rdata_reg_reg[16]/D
rdata_reg_reg[17]/D
rdata_reg_reg[18]/D
rdata_reg_reg[19]/D
rdata_reg_reg[1]/D
rdata_reg_reg[20]/D
rdata_reg_reg[21]/D
rdata_reg_reg[22]/D
rdata_reg_reg[23]/D
rdata_reg_reg[24]/D
rdata_reg_reg[25]/D
rdata_reg_reg[26]/D
rdata_reg_reg[27]/D
rdata_reg_reg[28]/D
rdata_reg_reg[29]/D
rdata_reg_reg[2]/D
rdata_reg_reg[30]/D
rdata_reg_reg[31]/D
rdata_reg_reg[3]/D
rdata_reg_reg[4]/D
rdata_reg_reg[5]/D
rdata_reg_reg[6]/D
rdata_reg_reg[7]/D
rdata_reg_reg[8]/D
rdata_reg_reg[9]/D
rvalid_reg_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (126)
--------------------------------
 There are 126 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (169)
---------------------------------
 There are 169 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                  272        0.140        0.000                      0                  272        2.450        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.950}        5.900           169.492         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.068        0.000                      0                  272        0.140        0.000                      0                  272        2.450        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 3.195ns (56.092%)  route 2.501ns (43.908%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=2, unplaced)         0.657     3.591    data_length[4]
                                                                      r  ss_tready_reg_reg_i_35/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.158 r  ss_tready_reg_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.009     4.167    ss_tready_reg_reg_i_35_n_0
                                                                      r  ss_tready_reg_reg_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.284 r  ss_tready_reg_reg_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.284    ss_tready_reg_reg_i_34_n_0
                                                                      r  ss_tready_reg_reg_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.401 r  ss_tready_reg_reg_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.401    ss_tready_reg_reg_i_23_n_0
                                                                      r  ss_tready_reg_reg_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.518 r  ss_tready_reg_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.518    ss_tready_reg_reg_i_22_n_0
                                                                      r  ss_tready_reg_reg_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.635 r  ss_tready_reg_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.635    ss_tready_reg_reg_i_21_n_0
                                                                      r  ss_tready_reg_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  ss_tready_reg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.752    ss_tready_reg_reg_i_16_n_0
                                                                      r  ss_tready_reg_reg_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.008 r  ss_tready_reg_reg_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.913    next_state2[27]
                                                                      r  ss_tready_reg_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     6.214 r  ss_tready_reg_i_7/O
                         net (fo=1, unplaced)         0.000     6.214    ss_tready_reg_i_7_n_0
                                                                      r  ss_tready_reg_reg_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.788 f  ss_tready_reg_reg_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.251    ss_tready_reg_reg_i_2_n_1
                                                                      f  FSM_sequential_state[1]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.310     7.561 r  FSM_sequential_state[1]_i_3/O
                         net (fo=3, unplaced)         0.467     8.028    FSM_sequential_state[1]_i_3_n_0
                                                                      r  FSM_sequential_state[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.152 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.152    FSM_sequential_state[0]_i_1_n_0
                         FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 3.195ns (56.092%)  route 2.501ns (43.908%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=2, unplaced)         0.657     3.591    data_length[4]
                                                                      r  ss_tready_reg_reg_i_35/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.158 r  ss_tready_reg_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.009     4.167    ss_tready_reg_reg_i_35_n_0
                                                                      r  ss_tready_reg_reg_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.284 r  ss_tready_reg_reg_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.284    ss_tready_reg_reg_i_34_n_0
                                                                      r  ss_tready_reg_reg_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.401 r  ss_tready_reg_reg_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.401    ss_tready_reg_reg_i_23_n_0
                                                                      r  ss_tready_reg_reg_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.518 r  ss_tready_reg_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.518    ss_tready_reg_reg_i_22_n_0
                                                                      r  ss_tready_reg_reg_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.635 r  ss_tready_reg_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.635    ss_tready_reg_reg_i_21_n_0
                                                                      r  ss_tready_reg_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  ss_tready_reg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.752    ss_tready_reg_reg_i_16_n_0
                                                                      r  ss_tready_reg_reg_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.008 r  ss_tready_reg_reg_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.913    next_state2[27]
                                                                      r  ss_tready_reg_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     6.214 r  ss_tready_reg_i_7/O
                         net (fo=1, unplaced)         0.000     6.214    ss_tready_reg_i_7_n_0
                                                                      r  ss_tready_reg_reg_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.788 r  ss_tready_reg_reg_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.251    ss_tready_reg_reg_i_2_n_1
                                                                      r  FSM_sequential_state[1]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.310     7.561 f  FSM_sequential_state[1]_i_3/O
                         net (fo=3, unplaced)         0.467     8.028    FSM_sequential_state[1]_i_3_n_0
                                                                      f  FSM_sequential_state[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     8.152 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.152    FSM_sequential_state[1]_i_1_n_0
                         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            sm_tlast_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 3.195ns (56.092%)  route 2.501ns (43.908%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=2, unplaced)         0.657     3.591    data_length[4]
                                                                      r  ss_tready_reg_reg_i_35/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.158 r  ss_tready_reg_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.009     4.167    ss_tready_reg_reg_i_35_n_0
                                                                      r  ss_tready_reg_reg_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.284 r  ss_tready_reg_reg_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.284    ss_tready_reg_reg_i_34_n_0
                                                                      r  ss_tready_reg_reg_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.401 r  ss_tready_reg_reg_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.401    ss_tready_reg_reg_i_23_n_0
                                                                      r  ss_tready_reg_reg_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.518 r  ss_tready_reg_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.518    ss_tready_reg_reg_i_22_n_0
                                                                      r  ss_tready_reg_reg_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.635 r  ss_tready_reg_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.635    ss_tready_reg_reg_i_21_n_0
                                                                      r  ss_tready_reg_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  ss_tready_reg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.752    ss_tready_reg_reg_i_16_n_0
                                                                      r  ss_tready_reg_reg_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.008 r  ss_tready_reg_reg_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.913    next_state2[27]
                                                                      r  ss_tready_reg_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     6.214 r  ss_tready_reg_i_7/O
                         net (fo=1, unplaced)         0.000     6.214    ss_tready_reg_i_7_n_0
                                                                      r  ss_tready_reg_reg_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.788 r  ss_tready_reg_reg_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.251    ss_tready_reg_reg_i_2_n_1
                                                                      r  FSM_sequential_state[1]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.310     7.561 f  FSM_sequential_state[1]_i_3/O
                         net (fo=3, unplaced)         0.467     8.028    FSM_sequential_state[1]_i_3_n_0
                                                                      f  sm_tlast_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.152 r  sm_tlast_reg_i_1/O
                         net (fo=1, unplaced)         0.000     8.152    sm_tlast_before_FF2_out
                         FDCE                                         r  sm_tlast_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_reg_reg/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    sm_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 data_length_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            ss_tready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 3.071ns (60.157%)  route 2.034ns (39.843%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_reg[4]/Q
                         net (fo=2, unplaced)         0.657     3.591    data_length[4]
                                                                      r  ss_tready_reg_reg_i_35/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.158 r  ss_tready_reg_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.009     4.167    ss_tready_reg_reg_i_35_n_0
                                                                      r  ss_tready_reg_reg_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.284 r  ss_tready_reg_reg_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.284    ss_tready_reg_reg_i_34_n_0
                                                                      r  ss_tready_reg_reg_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.401 r  ss_tready_reg_reg_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.401    ss_tready_reg_reg_i_23_n_0
                                                                      r  ss_tready_reg_reg_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.518 r  ss_tready_reg_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.518    ss_tready_reg_reg_i_22_n_0
                                                                      r  ss_tready_reg_reg_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.635 r  ss_tready_reg_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.635    ss_tready_reg_reg_i_21_n_0
                                                                      r  ss_tready_reg_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  ss_tready_reg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.752    ss_tready_reg_reg_i_16_n_0
                                                                      r  ss_tready_reg_reg_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.008 r  ss_tready_reg_reg_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.913    next_state2[27]
                                                                      r  ss_tready_reg_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     6.214 r  ss_tready_reg_i_7/O
                         net (fo=1, unplaced)         0.000     6.214    ss_tready_reg_i_7_n_0
                                                                      r  ss_tready_reg_reg_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.788 f  ss_tready_reg_reg_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.251    ss_tready_reg_reg_i_2_n_1
                                                                      f  ss_tready_reg_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.310     7.561 r  ss_tready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     7.561    ss_tready_before_FF10_out
                         FDCE                                         r  ss_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg_reg/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    ss_tready_reg_reg
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 counter_data_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            counter_data_number_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.364ns (59.322%)  route 1.621ns (40.678%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  counter_data_number_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    counter_data_number[4]
                                                                      r  counter_data_number_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  counter_data_number_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    counter_data_number_reg[4]_i_2_n_0
                                                                      r  counter_data_number_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  counter_data_number_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    counter_data_number_reg[8]_i_2_n_0
                                                                      r  counter_data_number_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  counter_data_number_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    counter_data_number_reg[12]_i_2_n_0
                                                                      r  counter_data_number_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.959 r  counter_data_number_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.959    counter_data_number_reg[16]_i_2_n_0
                                                                      r  counter_data_number_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.076 r  counter_data_number_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.076    counter_data_number_reg[20]_i_2_n_0
                                                                      r  counter_data_number_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.193 r  counter_data_number_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.193    counter_data_number_reg[24]_i_2_n_0
                                                                      r  counter_data_number_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.524 r  counter_data_number_reg[28]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.142    in35[28]
                                                                      r  counter_data_number[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.299     6.441 r  counter_data_number[28]_i_1/O
                         net (fo=1, unplaced)         0.000     6.441    next_counter_data_number[28]
                         FDCE                                         r  counter_data_number_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[28]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    counter_data_number_reg[28]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            last_tap_A_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.911ns (48.003%)  route 2.070ns (51.997%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.939 r  tap_A_OBUF[8]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.557    tap_A_OBUF[8]_inst_i_3_n_4
                                                                      r  tap_A_OBUF[8]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.307     5.864 f  tap_A_OBUF[8]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.313    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.437 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     6.437    tap_A_OBUF[8]
                         FDCE                                         r  last_tap_A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[8]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    last_tap_A_reg[8]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 counter_data_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            counter_data_number_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 2.247ns (58.092%)  route 1.621ns (41.908%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  counter_data_number_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    counter_data_number[4]
                                                                      r  counter_data_number_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  counter_data_number_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    counter_data_number_reg[4]_i_2_n_0
                                                                      r  counter_data_number_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  counter_data_number_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    counter_data_number_reg[8]_i_2_n_0
                                                                      r  counter_data_number_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  counter_data_number_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    counter_data_number_reg[12]_i_2_n_0
                                                                      r  counter_data_number_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.959 r  counter_data_number_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.959    counter_data_number_reg[16]_i_2_n_0
                                                                      r  counter_data_number_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.076 r  counter_data_number_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.076    counter_data_number_reg[20]_i_2_n_0
                                                                      r  counter_data_number_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.407 r  counter_data_number_reg[24]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.025    in35[24]
                                                                      r  counter_data_number[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.299     6.324 r  counter_data_number[24]_i_1/O
                         net (fo=1, unplaced)         0.000     6.324    next_counter_data_number[24]
                         FDCE                                         r  counter_data_number_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[24]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    counter_data_number_reg[24]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 counter_data_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            counter_data_number_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.400ns (62.257%)  route 1.455ns (37.743%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  counter_data_number_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    counter_data_number[4]
                                                                      r  counter_data_number_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  counter_data_number_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    counter_data_number_reg[4]_i_2_n_0
                                                                      r  counter_data_number_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  counter_data_number_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    counter_data_number_reg[8]_i_2_n_0
                                                                      r  counter_data_number_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  counter_data_number_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    counter_data_number_reg[12]_i_2_n_0
                                                                      r  counter_data_number_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.959 r  counter_data_number_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.959    counter_data_number_reg[16]_i_2_n_0
                                                                      r  counter_data_number_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.076 r  counter_data_number_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.076    counter_data_number_reg[20]_i_2_n_0
                                                                      r  counter_data_number_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.193 r  counter_data_number_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.193    counter_data_number_reg[24]_i_2_n_0
                                                                      r  counter_data_number_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.310 r  counter_data_number_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.310    counter_data_number_reg[28]_i_2_n_0
                                                                      r  counter_data_number_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.566 r  counter_data_number_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.452     6.018    in35[31]
                                                                      r  counter_data_number[31]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.293     6.311 r  counter_data_number[31]_i_2/O
                         net (fo=1, unplaced)         0.000     6.311    next_counter_data_number[31]
                         FDCE                                         r  counter_data_number_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[31]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    counter_data_number_reg[31]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            last_tap_A_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.947ns (50.558%)  route 1.904ns (49.442%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.981 r  tap_A_OBUF[11]_inst_i_15/O[2]
                         net (fo=1, unplaced)         0.452     5.433    tap_A_OBUF[11]_inst_i_15_n_5
                                                                      r  tap_A_OBUF[11]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.301     5.734 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     6.183    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.307 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     6.307    tap_A_OBUF[11]
                         FDCE                                         r  last_tap_A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[11]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    last_tap_A_reg[11]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 counter_data_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            counter_data_number_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (axis_clk rise@5.900ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 2.486ns (65.404%)  route 1.315ns (34.596%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.028 - 5.900 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  counter_data_number_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    counter_data_number[4]
                                                                      r  counter_data_number_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  counter_data_number_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    counter_data_number_reg[4]_i_2_n_0
                                                                      r  counter_data_number_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  counter_data_number_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    counter_data_number_reg[8]_i_2_n_0
                                                                      r  counter_data_number_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.842 r  counter_data_number_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    counter_data_number_reg[12]_i_2_n_0
                                                                      r  counter_data_number_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.959 r  counter_data_number_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.959    counter_data_number_reg[16]_i_2_n_0
                                                                      r  counter_data_number_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.076 r  counter_data_number_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.076    counter_data_number_reg[20]_i_2_n_0
                                                                      r  counter_data_number_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.193 r  counter_data_number_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.193    counter_data_number_reg[24]_i_2_n_0
                                                                      r  counter_data_number_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.310 r  counter_data_number_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.310    counter_data_number_reg[28]_i_2_n_0
                                                                      r  counter_data_number_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.647 r  counter_data_number_reg[31]_i_5/O[1]
                         net (fo=1, unplaced)         0.312     5.959    in35[30]
                                                                      r  counter_data_number[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.298     6.257 r  counter_data_number[30]_i_1/O
                         net (fo=1, unplaced)         0.000     6.257    next_counter_data_number[30]
                         FDCE                                         r  counter_data_number_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.900     5.900 r  
                                                      0.000     5.900 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.900    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.738 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.498    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.589 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     8.028    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[30]/C
                         clock pessimism              0.184     8.211    
                         clock uncertainty           -0.035     8.176    
                         FDCE (Setup_fdce_C_D)        0.044     8.220    counter_data_number_reg[30]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  1.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_data_number_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            counter_data_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  counter_data_number_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    counter_data_number[0]
                                                                      f  counter_data_number[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.061 r  counter_data_number[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    next_counter_data_number[0]
                         FDCE                                         r  counter_data_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    counter_data_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            last_data_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.245ns (58.284%)  route 0.175ns (41.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_state_reg[0]/Q
                         net (fo=124, unplaced)       0.175     1.000    state[0]
                                                                      r  data_A_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.098 r  data_A_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.098    data_A_OBUF[0]
                         FDCE                                         r  last_data_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_data_A_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    last_data_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.101    next_data_length[0]
                         FDCE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[10]
                         FDCE                                         r  data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[12]
                         FDCE                                         r  data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[14]
                         FDCE                                         r  data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[16]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[16]
                         FDCE                                         r  data_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[18]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[18]
                         FDCE                                         r  data_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[20]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[20]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[20]
                         FDCE                                         r  data_length_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[20]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_length_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.245ns (57.821%)  route 0.179ns (42.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[2]/Q
                         net (fo=174, unplaced)       0.179     1.003    state[2]
                                                                      f  data_length[22]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.101 r  data_length[22]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    next_data_length[22]
                         FDCE                                         r  data_length_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[22]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_length_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.950 }
Period(ns):         5.900
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.900       3.745                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                ap_idle_done_start_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                ap_idle_done_start_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         5.900       4.900                ap_idle_done_start_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                ap_idle_done_start_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                arready_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.900       4.900                awready_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.950       2.450                FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.950       2.450                ap_idle_done_start_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.102ns (52.360%)  route 3.732ns (47.640%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        1.192     4.276    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.400 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.200    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.835 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.835    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.102ns (52.360%)  route 3.732ns (47.640%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        1.192     4.276    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.400 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.200    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.835 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.835    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.102ns (52.360%)  route 3.732ns (47.640%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        1.192     4.276    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.400 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.200    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.835 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.835    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.102ns (52.360%)  route 3.732ns (47.640%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        1.192     4.276    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.400 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.200    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.835 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.835    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.102ns (53.795%)  route 3.523ns (46.205%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     4.067    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.991    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.626 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.626    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.102ns (53.795%)  route 3.523ns (46.205%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     4.067    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.991    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.626 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.626    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.102ns (53.795%)  route 3.523ns (46.205%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     4.067    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.991    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.626 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.626    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.102ns (53.795%)  route 3.523ns (46.205%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     4.067    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.991    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.626 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.626    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.102ns (53.795%)  route 3.523ns (46.205%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.084 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     4.067    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.191 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.991    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.626 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.626    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 4.102ns (54.028%)  route 3.490ns (45.972%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     2.960    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.084 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     4.034    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.158 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.958    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.593 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.593    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                                                                      r  rdata_reg_reg[11]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[11]
                         LDCE                                         r  rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                                                                      r  rdata_reg_reg[13]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[13]
                         LDCE                                         r  rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                                                                      r  rdata_reg_reg[15]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[15]
                         LDCE                                         r  rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                                                                      r  rdata_reg_reg[17]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[17]
                         LDCE                                         r  rdata_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[19]
                            (input port)
  Destination:            rdata_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[19] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[19]
                                                                      r  tap_Do_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[19]
                                                                      r  rdata_reg_reg[19]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[19]
                         LDCE                                         r  rdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[21]
                            (input port)
  Destination:            rdata_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[21] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[21]
                                                                      r  tap_Do_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[21]
                                                                      r  rdata_reg_reg[21]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[21]
                         LDCE                                         r  rdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[23]
                            (input port)
  Destination:            rdata_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[23] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[23]
                                                                      r  tap_Do_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[23]
                                                                      r  rdata_reg_reg[23]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[23]
                         LDCE                                         r  rdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[25]
                            (input port)
  Destination:            rdata_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[25] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[25]
                                                                      r  tap_Do_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[25]
                                                                      r  rdata_reg_reg[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[25]
                         LDCE                                         r  rdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[27]
                            (input port)
  Destination:            rdata_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[27] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[27]
                                                                      r  tap_Do_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[27]
                                                                      r  rdata_reg_reg[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[27]
                         LDCE                                         r  rdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[29]
                            (input port)
  Destination:            rdata_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[29] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[29]
                                                                      r  tap_Do_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[29]
                                                                      r  rdata_reg_reg[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rdata_reg_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    rdata_reg[29]
                         LDCE                                         r  rdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.545ns (61.300%)  route 2.870ns (38.700%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.939 r  tap_A_OBUF[8]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.557    tap_A_OBUF[8]_inst_i_3_n_4
                                                                      r  tap_A_OBUF[8]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.307     5.864 f  tap_A_OBUF[8]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.313    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.437 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.237    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.872 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.872    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 4.581ns (62.888%)  route 2.704ns (37.112%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.981 r  tap_A_OBUF[11]_inst_i_15/O[2]
                         net (fo=1, unplaced)         0.452     5.433    tap_A_OBUF[11]_inst_i_15_n_5
                                                                      r  tap_A_OBUF[11]_inst_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.301     5.734 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     6.183    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.307 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.107    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.742    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 4.659ns (64.507%)  route 2.564ns (35.493%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  tap_A_OBUF[11]_inst_i_15/O[1]
                         net (fo=1, unplaced)         0.312     5.374    tap_A_OBUF[11]_inst_i_15_n_6
                                                                      r  tap_A_OBUF[10]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.298     5.672 f  tap_A_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.121    tap_A_OBUF[10]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.245 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     7.045    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.680 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.680    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.464ns (62.282%)  route 2.704ns (37.718%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.864 r  tap_A_OBUF[8]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     5.316    tap_A_OBUF[8]_inst_i_3_n_5
                                                                      r  tap_A_OBUF[7]_inst_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.301     5.617 f  tap_A_OBUF[7]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     6.066    tap_A_OBUF[7]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.990    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.625 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.625    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.550ns (63.963%)  route 2.564ns (36.037%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.945 r  tap_A_OBUF[8]_inst_i_3/O[1]
                         net (fo=1, unplaced)         0.312     5.257    tap_A_OBUF[8]_inst_i_3_n_6
                                                                      r  tap_A_OBUF[6]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.306     5.563 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.012    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.936    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.571 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.571    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.551ns (63.977%)  route 2.563ns (36.023%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  tap_A_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    tap_A_OBUF[8]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.957 r  tap_A_OBUF[11]_inst_i_15/O[0]
                         net (fo=1, unplaced)         0.311     5.268    tap_A_OBUF[11]_inst_i_15_n_7
                                                                      r  tap_A_OBUF[9]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     5.563 f  tap_A_OBUF[9]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.012    tap_A_OBUF[9]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.936    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.571 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.571    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 4.190ns (59.505%)  route 2.852ns (40.495%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[3]/Q
                         net (fo=2, unplaced)         0.985     3.919    last_tap_A[3]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.647     4.566 r  tap_A_OBUF[4]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.184    tap_A_OBUF[4]_inst_i_3_n_4
                                                                      r  tap_A_OBUF[4]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.307     5.491 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.940    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.064 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.864    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.499 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.499    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_tap_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.434ns (63.375%)  route 2.563ns (36.625%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_tap_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  last_tap_A_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    last_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  tap_A_OBUF[4]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    tap_A_OBUF[4]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.840 r  tap_A_OBUF[8]_inst_i_3/O[0]
                         net (fo=1, unplaced)         0.311     5.151    tap_A_OBUF[8]_inst_i_3_n_7
                                                                      r  tap_A_OBUF[5]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     5.446 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.895    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.019 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.819    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.454 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_BRAM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.647ns (52.799%)  route 3.261ns (47.201%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_BRAM_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  counter_BRAM_reg[2]/Q
                         net (fo=13, unplaced)        1.015     3.949    counter_BRAM[2]
                                                                      f  counter_BRAM[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.244 r  counter_BRAM[2]_i_2/O
                         net (fo=23, unplaced)        0.512     4.756    counter_BRAM[2]_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     4.872 f  data_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     5.806    data_A_OBUF[11]_inst_i_2_n_0
                                                                      f  data_A_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.930 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.730    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.365 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.365    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_BRAM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.647ns (52.799%)  route 3.261ns (47.201%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_BRAM_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  counter_BRAM_reg[2]/Q
                         net (fo=13, unplaced)        1.015     3.949    counter_BRAM[2]
                                                                      f  counter_BRAM[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.244 r  counter_BRAM[2]_i_2/O
                         net (fo=23, unplaced)        0.512     4.756    counter_BRAM[2]_i_2_n_0
                                                                      r  data_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     4.872 f  data_A_OBUF[11]_inst_i_2/O
                         net (fo=6, unplaced)         0.934     5.806    data_A_OBUF[11]_inst_i_2_n_0
                                                                      f  data_A_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.930 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.730    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.365 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.365    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[10]
                         LDCE                                         r  rdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[12]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[12]
                         LDCE                                         r  rdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[14]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[14]
                         LDCE                                         r  rdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[16]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[16]
                         LDCE                                         r  rdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[18]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[18]
                         LDCE                                         r  rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[20]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[20]
                         LDCE                                         r  rdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[22]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[22]
                         LDCE                                         r  rdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[24]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[24]
                         LDCE                                         r  rdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[26]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[26]
                         LDCE                                         r  rdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            rdata_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.245ns (58.343%)  route 0.175ns (41.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_state_reg[1]/Q
                         net (fo=119, unplaced)       0.175     0.999    state[1]
                                                                      f  rdata_reg_reg[28]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.097 r  rdata_reg_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    rdata_reg[28]
                         LDCE                                         r  rdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.854ns  (logic 8.944ns (75.448%)  route 2.910ns (24.552%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    U0_MAC/product_carry__0_n_0
                                                                      r  U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    U0_MAC/product__3[27]
                                                                      r  U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    U0_MAC/sum_out_carry__5_n_0
                                                                      r  U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.937 r  U0_MAC/sum_out_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    11.555    U0_MAC/MAC_output[31]
                                                                      r  U0_MAC/sm_tdata_reg[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.854 r  U0_MAC/sm_tdata_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.854    U0_MAC_n_0
                         FDCE                                         r  sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 8.827ns (75.203%)  route 2.910ns (24.797%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    U0_MAC/product__3[23]
                                                                      r  U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    U0_MAC/sum_out_carry__4_n_0
                                                                      r  U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.820 r  U0_MAC/sum_out_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    11.438    U0_MAC/MAC_output[27]
                                                                      r  U0_MAC/sm_tdata_reg[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.737 r  U0_MAC/sm_tdata_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.737    U0_MAC_n_4
                         FDCE                                         r  sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.607ns  (logic 8.863ns (76.356%)  route 2.744ns (23.644%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    U0_MAC/product_carry__0_n_0
                                                                      r  U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    U0_MAC/product__3[27]
                                                                      r  U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    U0_MAC/sum_out_carry__5_n_0
                                                                      r  U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.862 r  U0_MAC/sum_out_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    11.314    U0_MAC/MAC_output[30]
                                                                      r  U0_MAC/sm_tdata_reg[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.607 r  U0_MAC/sm_tdata_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.607    U0_MAC_n_1
                         FDCE                                         r  sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.561ns  (logic 8.957ns (77.472%)  route 2.604ns (22.528%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    U0_MAC/product_carry__0_n_0
                                                                      r  U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    U0_MAC/product__3[27]
                                                                      r  U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    U0_MAC/sum_out_carry__5_n_0
                                                                      r  U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.943 r  U0_MAC/sum_out_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    11.255    U0_MAC/MAC_output[29]
                                                                      r  U0_MAC/sm_tdata_reg[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.561 r  U0_MAC/sm_tdata_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.561    U0_MAC_n_2
                         FDCE                                         r  sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.507ns  (logic 8.606ns (74.786%)  route 2.901ns (25.214%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  U0_MAC/product_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    U0_MAC/product__3[19]
                                                                      r  U0_MAC/sum_out_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  U0_MAC/sum_out_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    U0_MAC/sum_out_carry__3_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  U0_MAC/sum_out_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    U0_MAC/sum_out_carry__3_n_0
                                                                      r  U0_MAC/sum_out_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.590 r  U0_MAC/sum_out_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    11.208    U0_MAC/MAC_output[23]
                                                                      r  U0_MAC/sm_tdata_reg[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.507 r  U0_MAC/sm_tdata_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.507    U0_MAC_n_8
                         FDCE                                         r  sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 8.746ns (76.115%)  route 2.744ns (23.885%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    U0_MAC/product__3[23]
                                                                      r  U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    U0_MAC/sum_out_carry__4_n_0
                                                                      r  U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.745 r  U0_MAC/sum_out_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    11.197    U0_MAC/MAC_output[26]
                                                                      r  U0_MAC/sm_tdata_reg[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.490 r  U0_MAC/sm_tdata_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.490    U0_MAC_n_5
                         FDCE                                         r  sm_tdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.841ns (77.251%)  route 2.603ns (22.749%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    U0_MAC/product_carry__0_n_0
                                                                      r  U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    U0_MAC/product__3[27]
                                                                      r  U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    U0_MAC/sum_out_carry__5_n_0
                                                                      r  U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.838 r  U0_MAC/sum_out_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    11.149    U0_MAC/MAC_output[28]
                                                                      r  U0_MAC/sm_tdata_reg[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.444 r  U0_MAC/sm_tdata_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    U0_MAC_n_3
                         FDCE                                         r  sm_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.840ns (77.242%)  route 2.604ns (22.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    U0_MAC/product__3[23]
                                                                      r  U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    U0_MAC/sum_out_carry__4_n_0
                                                                      r  U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.826 r  U0_MAC/sum_out_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    11.138    U0_MAC/MAC_output[25]
                                                                      r  U0_MAC/sm_tdata_reg[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.444 r  U0_MAC/sm_tdata_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    U0_MAC_n_6
                         FDCE                                         r  sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.327ns  (logic 8.724ns (77.016%)  route 2.603ns (22.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    U0_MAC/product_carry_n_0
                                                                      r  U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    U0_MAC/product__3[23]
                                                                      r  U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    U0_MAC/sum_out_carry__4_n_0
                                                                      r  U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.721 r  U0_MAC/sum_out_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    11.032    U0_MAC/MAC_output[24]
                                                                      r  U0_MAC/sm_tdata_reg[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.327 r  U0_MAC/sm_tdata_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.327    U0_MAC_n_7
                         FDCE                                         r  sm_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 8.525ns (75.707%)  route 2.735ns (24.293%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    U0_MAC/tap_Do_IBUF[16]
                                                                      r  U0_MAC/product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    U0_MAC/product__0_n_106
                                                                      r  U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    U0_MAC/product__1_n_105
                                                                      r  U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    U0_MAC/product_carry_i_3_n_0
                                                                      r  U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  U0_MAC/product_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    U0_MAC/product__3[19]
                                                                      r  U0_MAC/sum_out_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  U0_MAC/sum_out_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    U0_MAC/sum_out_carry__3_i_1_n_0
                                                                      r  U0_MAC/sum_out_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  U0_MAC/sum_out_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    U0_MAC/sum_out_carry__3_n_0
                                                                      r  U0_MAC/sum_out_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.515 r  U0_MAC/sum_out_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    10.967    U0_MAC/MAC_output[22]
                                                                      r  U0_MAC/sm_tdata_reg[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.260 r  U0_MAC/sm_tdata_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.260    U0_MAC_n_9
                         FDCE                                         r  sm_tdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[18]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[18]
                         FDCE                                         r  counter_data_number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[18]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[21]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[21]
                         FDCE                                         r  counter_data_number_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[21]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[24]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[24]
                         FDCE                                         r  counter_data_number_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[24]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[28]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[28]
                         FDCE                                         r  counter_data_number_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[28]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[30]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[30]
                         FDCE                                         r  counter_data_number_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[30]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            counter_data_number_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=142, unplaced)       0.337     0.538    axis_rst_n_IBUF
                                                                      r  counter_data_number[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.581 r  counter_data_number[31]_i_2/O
                         net (fo=1, unplaced)         0.000     0.581    next_counter_data_number[31]
                         FDCE                                         r  counter_data_number_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_data_number_reg[31]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            data_length_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                                                                      r  data_length[11]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_length[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_data_length[11]
                         FDCE                                         r  data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[11]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            data_length_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                                                                      r  data_length[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_length[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_data_length[13]
                         FDCE                                         r  data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[13]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            data_length_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                                                                      r  data_length[15]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_length[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_data_length[15]
                         FDCE                                         r  data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[15]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            data_length_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                                                                      r  data_length[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  data_length[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    next_data_length[17]
                         FDCE                                         r  data_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_reg[17]/C





