Classic Timing Analyzer report for reg
Sun Jan 05 04:59:04 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.399 ns    ; i_data[2] ; ara[1]    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.186 ns    ; ara[0]    ; result[0] ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.001 ns   ; i_data[3] ; ara[2]    ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S30F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+-----------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To     ; To Clock ;
+-------+--------------+------------+-----------+--------+----------+
; N/A   ; None         ; 2.399 ns   ; i_data[2] ; ara[1] ; clock    ;
; N/A   ; None         ; 2.343 ns   ; i_data[1] ; ara[0] ; clock    ;
; N/A   ; None         ; 2.333 ns   ; i         ; ara[3] ; clock    ;
; N/A   ; None         ; 2.240 ns   ; i_data[3] ; ara[2] ; clock    ;
+-------+--------------+------------+-----------+--------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+--------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To        ; From Clock ;
+-------+--------------+------------+--------+-----------+------------+
; N/A   ; None         ; 7.186 ns   ; ara[0] ; result[0] ; clock      ;
; N/A   ; None         ; 5.468 ns   ; ara[2] ; result[2] ; clock      ;
; N/A   ; None         ; 5.227 ns   ; ara[1] ; result[1] ; clock      ;
; N/A   ; None         ; 5.206 ns   ; ara[3] ; result[3] ; clock      ;
+-------+--------------+------------+--------+-----------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+-----------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To     ; To Clock ;
+---------------+-------------+-----------+-----------+--------+----------+
; N/A           ; None        ; -2.001 ns ; i_data[3] ; ara[2] ; clock    ;
; N/A           ; None        ; -2.094 ns ; i         ; ara[3] ; clock    ;
; N/A           ; None        ; -2.104 ns ; i_data[1] ; ara[0] ; clock    ;
; N/A           ; None        ; -2.160 ns ; i_data[2] ; ara[1] ; clock    ;
+---------------+-------------+-----------+-----------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jan 05 04:59:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg -c reg --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "ara[1]" (data pin = "i_data[2]", clock pin = "clock") is 2.399 ns
    Info: + Longest pin to register delay is 4.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C21; Fanout = 1; PIN Node = 'i_data[2]'
        Info: 2: + IC(3.890 ns) + CELL(0.053 ns) = 4.773 ns; Loc. = LCCOMB_X2_Y34_N0; Fanout = 1; COMB Node = 'ara[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.928 ns; Loc. = LCFF_X2_Y34_N1; Fanout = 1; REG Node = 'ara[1]'
        Info: Total cell delay = 1.038 ns ( 21.06 % )
        Info: Total interconnect delay = 3.890 ns ( 78.94 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.814 ns) + CELL(0.618 ns) = 2.619 ns; Loc. = LCFF_X2_Y34_N1; Fanout = 1; REG Node = 'ara[1]'
        Info: Total cell delay = 1.462 ns ( 55.82 % )
        Info: Total interconnect delay = 1.157 ns ( 44.18 % )
Info: tco from clock "clock" to destination pin "result[0]" through register "ara[0]" is 7.186 ns
    Info: + Longest clock path from clock "clock" to source register is 2.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.814 ns) + CELL(0.618 ns) = 2.619 ns; Loc. = LCFF_X10_Y5_N17; Fanout = 1; REG Node = 'ara[0]'
        Info: Total cell delay = 1.462 ns ( 55.82 % )
        Info: Total interconnect delay = 1.157 ns ( 44.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N17; Fanout = 1; REG Node = 'ara[0]'
        Info: 2: + IC(2.329 ns) + CELL(2.144 ns) = 4.473 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'result[0]'
        Info: Total cell delay = 2.144 ns ( 47.93 % )
        Info: Total interconnect delay = 2.329 ns ( 52.07 % )
Info: th for register "ara[2]" (data pin = "i_data[3]", clock pin = "clock") is -2.001 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.826 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X61_Y3_N1; Fanout = 1; REG Node = 'ara[2]'
        Info: Total cell delay = 1.462 ns ( 55.57 % )
        Info: Total interconnect delay = 1.169 ns ( 44.43 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U6; Fanout = 1; PIN Node = 'i_data[3]'
        Info: 2: + IC(3.756 ns) + CELL(0.053 ns) = 4.626 ns; Loc. = LCCOMB_X61_Y3_N0; Fanout = 1; COMB Node = 'ara[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.781 ns; Loc. = LCFF_X61_Y3_N1; Fanout = 1; REG Node = 'ara[2]'
        Info: Total cell delay = 1.025 ns ( 21.44 % )
        Info: Total interconnect delay = 3.756 ns ( 78.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sun Jan 05 04:59:04 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


