
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/spi_slave_5.v" into library work
Parsing module <spi_slave_5>.
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_tx_7.v" into library work
Parsing module <serial_tx_7>.
INFO:HDLCompiler:693 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_tx_7.v" Line 14. parameter declaration becomes local in serial_tx_7 with formal parameter declaration list
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_rx_6.v" into library work
Parsing module <serial_rx_6>.
INFO:HDLCompiler:693 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_rx_6.v" Line 12. parameter declaration becomes local in serial_rx_6 with formal parameter declaration list
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/cclk_detector_4.v" into library work
Parsing module <cclk_detector_4>.
INFO:HDLCompiler:693 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/cclk_detector_4.v" Line 10. parameter declaration becomes local in cclk_detector_4 with formal parameter declaration list
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/pwm_tb_1.v" into library work
Parsing module <pwm_1>.
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
INFO:HDLCompiler:693 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/avr_interface_2.v" Line 78. parameter declaration becomes local in avr_interface_2 with formal parameter declaration list
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/analog_input_3.v" into library work
Parsing module <analog_input_3>.
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:413 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 62: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <pwm_1>.
WARNING:HDLCompiler:91 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/pwm_tb_1.v" Line 18: Signal <period> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/pwm_tb_1.v" Line 25: Signal <compare> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 79: Size mismatch in connection of port <period>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 80: Size mismatch in connection of port <compare>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 87: Size mismatch in connection of port <period>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 88: Size mismatch in connection of port <compare>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 95: Size mismatch in connection of port <period>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 96: Size mismatch in connection of port <compare>. Formal port size is 24-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 104: Size mismatch in connection of port <compare>. Formal port size is 24-bit while actual signal size is 32-bit.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_4(CLK_RATE=50000000)>.

Elaborating module <spi_slave_5>.

Elaborating module <serial_rx_6(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_7(CLK_PER_BIT=100)>.

Elaborating module <analog_input_3>.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 161: Size mismatch in connection of port <out>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 169: Size mismatch in connection of port <period>. Formal port size is 24-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 170: Size mismatch in connection of port <compare>. Formal port size is 24-bit while actual signal size is 8-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <button<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" line 130: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" line 130: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/mojo_top_0.v" line 130: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <n0047> created at line 62.
    Found 32-bit adder for signal <n0050> created at line 62.
    Found 32-bit adder for signal <n0024> created at line 62.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <pwm_1>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/pwm_tb_1.v".
        MAX_WAVE = 24
    Found 1-bit register for signal <pwm_q>.
    Found 24-bit register for signal <ctr_q>.
    Found 24-bit adder for signal <ctr_q[23]_GND_8_o_add_1_OUT> created at line 21.
    Found 24-bit comparator greater for signal <period[23]_ctr_q[23]_LessThan_1_o> created at line 18
    Found 24-bit comparator lessequal for signal <ctr_q[23]_compare[23]_LessThan_4_o> created at line 25
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/avr_interface_2.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 104
    Found 1-bit tristate buffer for signal <spi_miso> created at line 105
    Found 1-bit tristate buffer for signal <tx> created at line 106
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_4>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/cclk_detector_4.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_10_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_4> synthesized.

Synthesizing Unit <spi_slave_5>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/spi_slave_5.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_11_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_5> synthesized.

Synthesizing Unit <serial_rx_6>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_rx_6.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_12_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_12_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_6> synthesized.

Synthesizing Unit <serial_tx_7>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/serial_tx_7.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_7> synthesized.

Synthesizing Unit <analog_input_3>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/verilogsound/work/planAhead/verilogsound/verilogsound.srcs/sources_1/imports/verilog/analog_input_3.v".
    Found 10-bit register for signal <sample_q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <analog_input_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 1
 24-bit adder                                          : 5
 3-bit adder                                           : 2
 32-bit adder                                          : 3
 7-bit adder                                           : 1
# Registers                                            : 35
 1-bit register                                        : 19
 10-bit register                                       : 3
 24-bit register                                       : 5
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 10
 24-bit comparator greater                             : 5
 24-bit comparator lessequal                           : 5
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_4>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_4> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
	The following adders/subtractors are grouped into adder tree <Madd_n0024_Madd1> :
 	<Madd_n0047_Madd> in block <mojo_top_0>, 	<Madd_n0050_Madd> in block <mojo_top_0>, 	<Madd_n0024_Madd> in block <mojo_top_0>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_1>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm_1> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_6>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_6> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_5>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit adder                                          : 5
 7-bit adder                                           : 1
# Adder Trees                                          : 1
 8-bit / 4-inputs adder tree                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 1
 24-bit up counter                                     : 5
 3-bit up counter                                      : 2
# Registers                                            : 81
 Flip-Flops                                            : 81
# Comparators                                          : 10
 24-bit comparator greater                             : 5
 24-bit comparator lessequal                           : 5
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx_6> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <spi_slave_5> ...

Optimizing unit <serial_rx_6> ...

Optimizing unit <analog_input_3> ...
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <analog_input/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <analog_input/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1710 - FF/Latch <pwm3/ctr_q_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_15> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_16> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm1/ctr_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_13> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_14> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_15> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_16> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm0/ctr_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_11> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_12> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_13> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_14> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_15> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_16> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_pwm/ctr_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm2/ctr_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_16> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pwm3/ctr_q_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pwm2/ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <pwm1/ctr_q_0> <pwm0/ctr_q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 133   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.987ns (Maximum Frequency: 167.024MHz)
   Minimum input arrival time before clock: 4.883ns
   Maximum output required time after clock: 5.889ns
   Maximum combinational path delay: 6.045ns

=========================================================================
