# ===================================================================================================
# A-Bank I/O Pins
# ===================================================================================================
#-=-=-=-=-=-=-#
# Bottom  Row #
#-=-=-=-=-=-=-#
set_property -dict { PACKAGE_PIN T8    IOSTANDARD LVCMOS33 } [get_ports { brA2 }];   # A-Bank, Port 2
set_property -dict { PACKAGE_PIN T7    IOSTANDARD LVCMOS33 } [get_ports { brA3 }];   # A-Bank, Port 3
set_property -dict { PACKAGE_PIN T5    IOSTANDARD LVCMOS33 } [get_ports { brA5 }];   # A-Bank, Port 5
set_property -dict { PACKAGE_PIN R5    IOSTANDARD LVCMOS33 } [get_ports { brA6 }];   # A-Bank, Port 6

set_property -dict { PACKAGE_PIN R8    IOSTANDARD LVCMOS33 } [get_ports { brA8 }];   # A-Bank, Port 8
set_property -dict { PACKAGE_PIN P8    IOSTANDARD LVCMOS33 } [get_ports { brA9 }];   # A-Bank, Port 9
set_property -dict { PACKAGE_PIN L2    IOSTANDARD LVCMOS33 } [get_ports { brA11 }];  # A-Bank, Port 11
set_property -dict { PACKAGE_PIN L3    IOSTANDARD LVCMOS33 } [get_ports { brA12 }];  # A-Bank, Port 12

set_property -dict { PACKAGE_PIN J1    IOSTANDARD LVCMOS33 } [get_ports { brA14 }];  # A-Bank, Port 14
set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS33 } [get_ports { brA15 }];  # A-Bank, Port 15
set_property -dict { PACKAGE_PIN H1    IOSTANDARD LVCMOS33 } [get_ports { brA17 }];  # A-Bank, Port 17
set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { brA18 }];  # A-Bank, Port 18

set_property -dict { PACKAGE_PIN G1    IOSTANDARD LVCMOS33 } [get_ports { brA20 }];  # A-Bank, Port 20
set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS33 } [get_ports { brA21 }];  # A-Bank, Port 21
set_property -dict { PACKAGE_PIN K5    IOSTANDARD LVCMOS33 } [get_ports { brA23 }];  # A-Bank, Port 23
set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { brA24 }];  # A-Bank, Port 24

#-=-=-=-=-#
# Top Row #
#-=-=-=-=-#
set_property -dict { PACKAGE_PIN M6    IOSTANDARD LVCMOS33 } [get_ports { brA27 }];  # A-Bank, Port 27
set_property -dict { PACKAGE_PIN N6    IOSTANDARD LVCMOS33 } [get_ports { brA28 }];  # A-Bank, Port 28
set_property -dict { PACKAGE_PIN H5    IOSTANDARD LVCMOS33 } [get_ports { brA30 }];  # A-Bank, Port 30
set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS33 } [get_ports { brA31 }];  # A-Bank, Port 31

set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS33 } [get_ports { brA33 }];  # A-Bank, Port 33
set_property -dict { PACKAGE_PIN H3    IOSTANDARD LVCMOS33 } [get_ports { brA34 }];  # A-Bank, Port 34
set_property -dict { PACKAGE_PIN J5    IOSTANDARD LVCMOS33 } [get_ports { brA36 }];  # A-Bank, Port 36
set_property -dict { PACKAGE_PIN J4    IOSTANDARD LVCMOS33 } [get_ports { brA37 }];  # A-Bank, Port 37

set_property -dict { PACKAGE_PIN K3    IOSTANDARD LVCMOS33 } [get_ports { brA39 }];  # A-Bank, Port 39
set_property -dict { PACKAGE_PIN K2    IOSTANDARD LVCMOS33 } [get_ports { brA40 }];  # A-Bank, Port 40
set_property -dict { PACKAGE_PIN N9    IOSTANDARD LVCMOS33 } [get_ports { brA42 }];  # A-Bank, Port 42
set_property -dict { PACKAGE_PIN P9    IOSTANDARD LVCMOS33 } [get_ports { brA43 }];  # A-Bank, Port 43

set_property -dict { PACKAGE_PIN R7    IOSTANDARD LVCMOS33 } [get_ports { brA45 }];  # A-Bank, Port 45
set_property -dict { PACKAGE_PIN R6    IOSTANDARD LVCMOS33 } [get_ports { brA46 }];  # A-Bank, Port 46
set_property -dict { PACKAGE_PIN T9    IOSTANDARD LVCMOS33 } [get_ports { brA48 }];  # A-Bank, Port 48
set_property -dict { PACKAGE_PIN T10   IOSTANDARD LVCMOS33 } [get_ports { brA49 }];  # A-Bank, Port 49
