// Seed: 1712835722
module module_0;
  integer id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd68,
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd12
) (
    input tri1 _id_0,
    input wire _id_1,
    input wand _id_2
);
  logic [!  id_0  +  1 : id_2  #  (
      .  id_2(  1  ),
      .  id_0(  1  ),
      .  id_0(  -1  ),
      .  id_2(  -1  ==  1  ),
      .  id_2(  1  ==  id_1  )
)] id_4;
  module_0 modCall_1 ();
  assign id_4 = id_4;
  assign id_4 = -1;
endmodule
