«x://-----------------------------------------------------------------------------»
«x:// Title         : MicroController Top module»
«x:// Project       : »
«x://-----------------------------------------------------------------------------»
«x:// File          : ucontroller.sv»
«x:// Author        : Gonzalo Martinez Larumbe»
«x:// Created       : 2020/02/16»
«x:// Last modified : 2020/02/16»
«x://-----------------------------------------------------------------------------»
«x:// Description :»
«x:// »
«x://-----------------------------------------------------------------------------»
«x:// Copyright (c) Gonzalo Martinez Larumbe  <gonzalomlarumbe@gmail.com> »
«x://»
«x://------------------------------------------------------------------------------»
«x:// Modification history :»
«x:// 2020/02/16 : created»
«x://-----------------------------------------------------------------------------»


«k:module» «f:ucontroller» «:verilog-ts-font-lock-time-event-face:#» «:verilog-ts-font-lock-parenthesis-face:(»
    «k:parameter» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:31:0»«:verilog-ts-font-lock-brackets-face:]» FREQ_CLK «:verilog-ts-font-lock-punctuation-face:=» 100000000«:verilog-ts-font-lock-punctuation-face:,»
    «k:parameter» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:31:0»«:verilog-ts-font-lock-brackets-face:]» TX_SPEED «:verilog-ts-font-lock-punctuation-face:=» 115200
    «:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-parenthesis-face:(»
    «:verilog-ts-font-lock-direction-face:input» «t:logic»         Clk«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:input» «t:logic»         Rst_n«:verilog-ts-font-lock-punctuation-face:,»
    «x:// Serial interface»
    «:verilog-ts-font-lock-direction-face:input» «t:logic»         RXD«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic»        TXD«:verilog-ts-font-lock-punctuation-face:,»
    «x:// ROM»
    «:verilog-ts-font-lock-direction-face:input» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:11:0»«:verilog-ts-font-lock-brackets-face:]»  ROM_Data«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:11:0»«:verilog-ts-font-lock-brackets-face:]» ROM_Addr«:verilog-ts-font-lock-punctuation-face:,»
    «x:// Exteral HW»
    «:verilog-ts-font-lock-direction-face:output» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]»  Temp«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]»  Switches
    «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»


    «x:// Buses arbitrating»
    «t:logic»       DMA_Oen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       DMA_Wen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       DMA_Cs«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       CPU_Oen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       CPU_Wen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       CPU_Cs«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» CPU_Address«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» DMA_Address«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» DMA_DataOut«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» CPU_DataOut«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       Dma_Idle«:verilog-ts-font-lock-punctuation-face:;»
    «x:// Serial <-> DMA»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» TX_Data«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       TX_Ready«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       TX_Valid«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       Data_Read«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» RX_Data«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       RX_Empty«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       RX_Full«:verilog-ts-font-lock-punctuation-face:;»
    «x:// DMA/CPU <-> RAM»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» RAM_DataOut«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» RAM_DataIn«:verilog-ts-font-lock-punctuation-face:;»
    «x:// ALU <-> CPU»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» ALU_DataIn«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» ALU_DataOut«:verilog-ts-font-lock-punctuation-face:;»
    «t:alu_op»      ALU_op«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       FlagE«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       FlagN«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       FlagC«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       FlagZ«:verilog-ts-font-lock-punctuation-face:;»
    «x:// RAM signals»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» RAM_Address«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       RAM_Wen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       RAM_Oen«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       RAM_Cs«:verilog-ts-font-lock-punctuation-face:;»
    «x:// DMA <-> CPU»
    «t:logic»       Bus_grant«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       Bus_req«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       Dma_Tx_Ready«:verilog-ts-font-lock-punctuation-face:;»
    «t:logic»       Dma_Tx_Start«:verilog-ts-font-lock-punctuation-face:;»


    «x:// Instances»
    «:verilog-ts-font-lock-module-face:cpu» «:verilog-ts-font-lock-instance-face:I_CPU» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// ROM Interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ROM_Data»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ROM_Addr»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// RAM Interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Addr»     «:verilog-ts-font-lock-parenthesis-face:(»CPU_Address«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataOut»      «:verilog-ts-font-lock-parenthesis-face:(»CPU_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataIn»       «:verilog-ts-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Cs»       «:verilog-ts-font-lock-parenthesis-face:(»CPU_Cs«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Wen»      «:verilog-ts-font-lock-parenthesis-face:(»CPU_Wen«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Oen»      «:verilog-ts-font-lock-parenthesis-face:(»CPU_Oen«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// DMA Interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Req»      «:verilog-ts-font-lock-parenthesis-face:(»Bus_req«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Ack»      «:verilog-ts-font-lock-parenthesis-face:(»Bus_grant«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Ready»    «:verilog-ts-font-lock-parenthesis-face:(»Dma_Tx_Ready«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Tx_Start» «:verilog-ts-font-lock-parenthesis-face:(»Dma_Tx_Start«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// ALU inteface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ALU_op»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ALU_DataOut»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ALU_DataIn»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagZ»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagC»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagN»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagE»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»


    «:verilog-ts-font-lock-module-face:alu» «:verilog-ts-font-lock-instance-face:I_ALU» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:InData»  «:verilog-ts-font-lock-parenthesis-face:(»ALU_DataIn«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:OutData» «:verilog-ts-font-lock-parenthesis-face:(»ALU_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:ALU_op»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagZ»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagC»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagN»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FlagE»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»


    «:verilog-ts-font-lock-module-face:dma» «:verilog-ts-font-lock-instance-face:I_DMA» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// CPU interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Bus_grant»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Bus_req»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Dma_Tx_Start»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Dma_Tx_Ready»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Dma_Idle»«:verilog-ts-font-lock-punctuation-face:,»
         «x:// Serial interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RX_Data»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RX_Empty»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RX_Full»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Data_Read»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_Ready»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_Data»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_Valid»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// Ram interface»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Address» «:verilog-ts-font-lock-parenthesis-face:(»DMA_Address«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataOut» «:verilog-ts-font-lock-parenthesis-face:(»DMA_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataIn»  «:verilog-ts-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Cs»      «:verilog-ts-font-lock-parenthesis-face:(»DMA_Cs«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Wen»     «:verilog-ts-font-lock-parenthesis-face:(»DMA_Wen«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Oen»     «:verilog-ts-font-lock-parenthesis-face:(»DMA_Oen«:verilog-ts-font-lock-parenthesis-face:)»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»


    «:verilog-ts-font-lock-module-face:uart» «:verilog-ts-font-lock-time-event-face:#» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:FREQ_CLK» «:verilog-ts-font-lock-parenthesis-face:(»FREQ_CLK«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_SPEED» «:verilog-ts-font-lock-parenthesis-face:(»TX_SPEED«:verilog-ts-font-lock-parenthesis-face:)»
        «:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-instance-face:I_UART» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// TX»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_Valid»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_DataIn» «:verilog-ts-font-lock-parenthesis-face:(»TX_Data«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TX_Ready»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:TXD»«:verilog-ts-font-lock-punctuation-face:,»
        «x:// RX»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Data_Read»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Data_Out»  «:verilog-ts-font-lock-parenthesis-face:(»RX_Data«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RXD»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Full»      «:verilog-ts-font-lock-parenthesis-face:(»RX_Full«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Empty»     «:verilog-ts-font-lock-parenthesis-face:(»RX_Empty«:verilog-ts-font-lock-parenthesis-face:)»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»


    «:verilog-ts-font-lock-module-face:ram_arbiter» «:verilog-ts-font-lock-instance-face:I_RAM_ARBITER» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Bus_req»   «:verilog-ts-font-lock-parenthesis-face:(»Bus_req«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Bus_grant» «:verilog-ts-font-lock-parenthesis-face:(»Bus_grant«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Idle»      «:verilog-ts-font-lock-parenthesis-face:(»Dma_Idle«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:CPU_DataOut»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_DataOut»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_DataIn»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:CPU_Address»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Address»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Address»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:CPU_Cs»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Cs»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Cs»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:CPU_Oen»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Oen»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Oen»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:CPU_Wen»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DMA_Wen»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:RAM_Wen»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»



    «:verilog-ts-font-lock-module-face:ram» «:verilog-ts-font-lock-instance-face:I_RAM» «:verilog-ts-font-lock-parenthesis-face:(»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Clk»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Rst_n»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Cs»      «:verilog-ts-font-lock-parenthesis-face:(»RAM_Cs«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Wen»     «:verilog-ts-font-lock-parenthesis-face:(»RAM_Wen«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Oen»     «:verilog-ts-font-lock-parenthesis-face:(»RAM_Oen«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Address» «:verilog-ts-font-lock-parenthesis-face:(»RAM_Address«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataIn»  «:verilog-ts-font-lock-parenthesis-face:(»RAM_DataIn«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:DataOut» «:verilog-ts-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Switches»«:verilog-ts-font-lock-punctuation-face:,»
        «:verilog-ts-font-lock-operator-face:.»«:verilog-ts-font-lock-port-connection-face:Temp»
        «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»




«k:endmodule»«:verilog-ts-font-lock-punctuation-face::» ucontroller
