
Software_ontwikkeling_opdracht.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022d4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800245c  0800245c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800245c  0800245c  0001245c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002460  08002460  00012460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08002464  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00012d90  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012da0  20012da0  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000088ad  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000015a0  00000000  00000000  000288ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008e8  00000000  00000000  00029e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000810  00000000  00000000  0002a778  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000035bf  00000000  00000000  0002af88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002eb3  00000000  00000000  0002e547  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000313fa  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000026c8  00000000  00000000  00031478  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00033b40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002444 	.word	0x08002444

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08002444 	.word	0x08002444

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2uiz>:
 800095c:	004a      	lsls	r2, r1, #1
 800095e:	d211      	bcs.n	8000984 <__aeabi_d2uiz+0x28>
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d211      	bcs.n	800098a <__aeabi_d2uiz+0x2e>
 8000966:	d50d      	bpl.n	8000984 <__aeabi_d2uiz+0x28>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d40e      	bmi.n	8000990 <__aeabi_d2uiz+0x34>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	fa23 f002 	lsr.w	r0, r3, r2
 8000982:	4770      	bx	lr
 8000984:	f04f 0000 	mov.w	r0, #0
 8000988:	4770      	bx	lr
 800098a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800098e:	d102      	bne.n	8000996 <__aeabi_d2uiz+0x3a>
 8000990:	f04f 30ff 	mov.w	r0, #4294967295
 8000994:	4770      	bx	lr
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	4770      	bx	lr

0800099c <draw_ellips>:

#include "stm32_ub_vga_screen.h"


void draw_ellips (int x_center,int y_center, int x_rad, int y_rad, uint8_t color)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
 80009a8:	603b      	str	r3, [r7, #0]
	for(int y=-y_rad; y<=y_rad; y++) {
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	425b      	negs	r3, r3
 80009ae:	617b      	str	r3, [r7, #20]
 80009b0:	e03f      	b.n	8000a32 <draw_ellips+0x96>
	    for(int x=-x_rad; x<=x_rad; x++) {
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	425b      	negs	r3, r3
 80009b6:	613b      	str	r3, [r7, #16]
 80009b8:	e034      	b.n	8000a24 <draw_ellips+0x88>
	        if(x*x*y_rad*y_rad+y*y*x_rad*x_rad <= y_rad*y_rad*x_rad*x_rad)
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	fb02 f303 	mul.w	r3, r2, r3
 80009c2:	683a      	ldr	r2, [r7, #0]
 80009c4:	fb02 f303 	mul.w	r3, r2, r3
 80009c8:	683a      	ldr	r2, [r7, #0]
 80009ca:	fb02 f203 	mul.w	r2, r2, r3
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	6979      	ldr	r1, [r7, #20]
 80009d2:	fb01 f303 	mul.w	r3, r1, r3
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	fb01 f303 	mul.w	r3, r1, r3
 80009dc:	6879      	ldr	r1, [r7, #4]
 80009de:	fb01 f303 	mul.w	r3, r1, r3
 80009e2:	441a      	add	r2, r3
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	fb01 f303 	mul.w	r3, r1, r3
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	fb01 f303 	mul.w	r3, r1, r3
 80009f2:	6879      	ldr	r1, [r7, #4]
 80009f4:	fb01 f303 	mul.w	r3, r1, r3
 80009f8:	429a      	cmp	r2, r3
 80009fa:	dc10      	bgt.n	8000a1e <draw_ellips+0x82>
	        	UB_VGA_SetPixel(x_center+x,y_center+y,color);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	4413      	add	r3, r2
 8000a06:	b298      	uxth	r0, r3
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	4413      	add	r3, r2
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f001 f94b 	bl	8001cb4 <UB_VGA_SetPixel>
	    for(int x=-x_rad; x<=x_rad; x++) {
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	3301      	adds	r3, #1
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	ddc6      	ble.n	80009ba <draw_ellips+0x1e>
	for(int y=-y_rad; y<=y_rad; y++) {
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	697a      	ldr	r2, [r7, #20]
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	ddbb      	ble.n	80009b2 <draw_ellips+0x16>
	    }
	}
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
	...

08000a44 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	73fb      	strb	r3, [r7, #15]
 8000a50:	2300      	movs	r3, #0
 8000a52:	73bb      	strb	r3, [r7, #14]
 8000a54:	230f      	movs	r3, #15
 8000a56:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	78db      	ldrb	r3, [r3, #3]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d039      	beq.n	8000ad4 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000a60:	4b27      	ldr	r3, [pc, #156]	; (8000b00 <NVIC_Init+0xbc>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	0a1b      	lsrs	r3, r3, #8
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	f003 0307 	and.w	r3, r3, #7
 8000a6e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
 8000a72:	f1c3 0304 	rsb	r3, r3, #4
 8000a76:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000a78:	7b7a      	ldrb	r2, [r7, #13]
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	fa42 f303 	asr.w	r3, r2, r3
 8000a80:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	785b      	ldrb	r3, [r3, #1]
 8000a86:	461a      	mov	r2, r3
 8000a88:	7bbb      	ldrb	r3, [r7, #14]
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	789a      	ldrb	r2, [r3, #2]
 8000a94:	7b7b      	ldrb	r3, [r7, #13]
 8000a96:	4013      	ands	r3, r2
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000aa0:	7bfb      	ldrb	r3, [r7, #15]
 8000aa2:	011b      	lsls	r3, r3, #4
 8000aa4:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000aa6:	4a17      	ldr	r2, [pc, #92]	; (8000b04 <NVIC_Init+0xc0>)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	4413      	add	r3, r2
 8000aae:	7bfa      	ldrb	r2, [r7, #15]
 8000ab0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ab4:	4a13      	ldr	r2, [pc, #76]	; (8000b04 <NVIC_Init+0xc0>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	095b      	lsrs	r3, r3, #5
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	f003 031f 	and.w	r3, r3, #31
 8000ac8:	2101      	movs	r1, #1
 8000aca:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ace:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000ad2:	e00f      	b.n	8000af4 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ad4:	490b      	ldr	r1, [pc, #44]	; (8000b04 <NVIC_Init+0xc0>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	095b      	lsrs	r3, r3, #5
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	f003 031f 	and.w	r3, r3, #31
 8000ae8:	2201      	movs	r2, #1
 8000aea:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000aec:	f100 0320 	add.w	r3, r0, #32
 8000af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000af4:	bf00      	nop
 8000af6:	3714      	adds	r7, #20
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	e000ed00 	.word	0xe000ed00
 8000b04:	e000e100 	.word	0xe000e100

08000b08 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f023 0201 	bic.w	r2, r3, #1
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2200      	movs	r2, #0
 8000b26:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2200      	movs	r2, #0
 8000b32:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2221      	movs	r2, #33	; 0x21
 8000b3e:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a46      	ldr	r2, [pc, #280]	; (8000c5c <DMA_DeInit+0x154>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d103      	bne.n	8000b50 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000b48:	4b45      	ldr	r3, [pc, #276]	; (8000c60 <DMA_DeInit+0x158>)
 8000b4a:	223d      	movs	r2, #61	; 0x3d
 8000b4c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000b4e:	e07e      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a44      	ldr	r2, [pc, #272]	; (8000c64 <DMA_DeInit+0x15c>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d104      	bne.n	8000b62 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000b58:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <DMA_DeInit+0x158>)
 8000b5a:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000b5e:	609a      	str	r2, [r3, #8]
}
 8000b60:	e075      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4a40      	ldr	r2, [pc, #256]	; (8000c68 <DMA_DeInit+0x160>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d104      	bne.n	8000b74 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000b6a:	4b3d      	ldr	r3, [pc, #244]	; (8000c60 <DMA_DeInit+0x158>)
 8000b6c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000b70:	609a      	str	r2, [r3, #8]
}
 8000b72:	e06c      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a3d      	ldr	r2, [pc, #244]	; (8000c6c <DMA_DeInit+0x164>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d104      	bne.n	8000b86 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000b7c:	4b38      	ldr	r3, [pc, #224]	; (8000c60 <DMA_DeInit+0x158>)
 8000b7e:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000b82:	609a      	str	r2, [r3, #8]
}
 8000b84:	e063      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a39      	ldr	r2, [pc, #228]	; (8000c70 <DMA_DeInit+0x168>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d103      	bne.n	8000b96 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000b8e:	4b34      	ldr	r3, [pc, #208]	; (8000c60 <DMA_DeInit+0x158>)
 8000b90:	4a38      	ldr	r2, [pc, #224]	; (8000c74 <DMA_DeInit+0x16c>)
 8000b92:	60da      	str	r2, [r3, #12]
}
 8000b94:	e05b      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a37      	ldr	r2, [pc, #220]	; (8000c78 <DMA_DeInit+0x170>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d103      	bne.n	8000ba6 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000b9e:	4b30      	ldr	r3, [pc, #192]	; (8000c60 <DMA_DeInit+0x158>)
 8000ba0:	4a36      	ldr	r2, [pc, #216]	; (8000c7c <DMA_DeInit+0x174>)
 8000ba2:	60da      	str	r2, [r3, #12]
}
 8000ba4:	e053      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a35      	ldr	r2, [pc, #212]	; (8000c80 <DMA_DeInit+0x178>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d103      	bne.n	8000bb6 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000bae:	4b2c      	ldr	r3, [pc, #176]	; (8000c60 <DMA_DeInit+0x158>)
 8000bb0:	4a34      	ldr	r2, [pc, #208]	; (8000c84 <DMA_DeInit+0x17c>)
 8000bb2:	60da      	str	r2, [r3, #12]
}
 8000bb4:	e04b      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a33      	ldr	r2, [pc, #204]	; (8000c88 <DMA_DeInit+0x180>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d104      	bne.n	8000bc8 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000bbe:	4b28      	ldr	r3, [pc, #160]	; (8000c60 <DMA_DeInit+0x158>)
 8000bc0:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000bc4:	60da      	str	r2, [r3, #12]
}
 8000bc6:	e042      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a30      	ldr	r2, [pc, #192]	; (8000c8c <DMA_DeInit+0x184>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d103      	bne.n	8000bd8 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000bd0:	4b2f      	ldr	r3, [pc, #188]	; (8000c90 <DMA_DeInit+0x188>)
 8000bd2:	223d      	movs	r2, #61	; 0x3d
 8000bd4:	609a      	str	r2, [r3, #8]
}
 8000bd6:	e03a      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a2e      	ldr	r2, [pc, #184]	; (8000c94 <DMA_DeInit+0x18c>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d104      	bne.n	8000bea <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000be0:	4b2b      	ldr	r3, [pc, #172]	; (8000c90 <DMA_DeInit+0x188>)
 8000be2:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000be6:	609a      	str	r2, [r3, #8]
}
 8000be8:	e031      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a2a      	ldr	r2, [pc, #168]	; (8000c98 <DMA_DeInit+0x190>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d104      	bne.n	8000bfc <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000bf2:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <DMA_DeInit+0x188>)
 8000bf4:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000bf8:	609a      	str	r2, [r3, #8]
}
 8000bfa:	e028      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a27      	ldr	r2, [pc, #156]	; (8000c9c <DMA_DeInit+0x194>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d104      	bne.n	8000c0e <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000c04:	4b22      	ldr	r3, [pc, #136]	; (8000c90 <DMA_DeInit+0x188>)
 8000c06:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000c0a:	609a      	str	r2, [r3, #8]
}
 8000c0c:	e01f      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a23      	ldr	r2, [pc, #140]	; (8000ca0 <DMA_DeInit+0x198>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d103      	bne.n	8000c1e <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000c16:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <DMA_DeInit+0x188>)
 8000c18:	4a16      	ldr	r2, [pc, #88]	; (8000c74 <DMA_DeInit+0x16c>)
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	e017      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a20      	ldr	r2, [pc, #128]	; (8000ca4 <DMA_DeInit+0x19c>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d103      	bne.n	8000c2e <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <DMA_DeInit+0x188>)
 8000c28:	4a14      	ldr	r2, [pc, #80]	; (8000c7c <DMA_DeInit+0x174>)
 8000c2a:	60da      	str	r2, [r3, #12]
}
 8000c2c:	e00f      	b.n	8000c4e <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a1d      	ldr	r2, [pc, #116]	; (8000ca8 <DMA_DeInit+0x1a0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d103      	bne.n	8000c3e <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000c36:	4b16      	ldr	r3, [pc, #88]	; (8000c90 <DMA_DeInit+0x188>)
 8000c38:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <DMA_DeInit+0x17c>)
 8000c3a:	60da      	str	r2, [r3, #12]
}
 8000c3c:	e007      	b.n	8000c4e <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a1a      	ldr	r2, [pc, #104]	; (8000cac <DMA_DeInit+0x1a4>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d103      	bne.n	8000c4e <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <DMA_DeInit+0x188>)
 8000c48:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000c4c:	60da      	str	r2, [r3, #12]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40026010 	.word	0x40026010
 8000c60:	40026000 	.word	0x40026000
 8000c64:	40026028 	.word	0x40026028
 8000c68:	40026040 	.word	0x40026040
 8000c6c:	40026058 	.word	0x40026058
 8000c70:	40026070 	.word	0x40026070
 8000c74:	2000003d 	.word	0x2000003d
 8000c78:	40026088 	.word	0x40026088
 8000c7c:	20000f40 	.word	0x20000f40
 8000c80:	400260a0 	.word	0x400260a0
 8000c84:	203d0000 	.word	0x203d0000
 8000c88:	400260b8 	.word	0x400260b8
 8000c8c:	40026410 	.word	0x40026410
 8000c90:	40026400 	.word	0x40026400
 8000c94:	40026428 	.word	0x40026428
 8000c98:	40026440 	.word	0x40026440
 8000c9c:	40026458 	.word	0x40026458
 8000ca0:	40026470 	.word	0x40026470
 8000ca4:	40026488 	.word	0x40026488
 8000ca8:	400264a0 	.word	0x400264a0
 8000cac:	400264b8 	.word	0x400264b8

08000cb0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	4b25      	ldr	r3, [pc, #148]	; (8000d5c <DMA_Init+0xac>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000cda:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ce6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	6a1b      	ldr	r3, [r3, #32]
 8000cec:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000cf2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000cfe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d04:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	695b      	ldr	r3, [r3, #20]
 8000d16:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f023 0307 	bic.w	r3, r3, #7
 8000d1e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	691a      	ldr	r2, [r3, #16]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685a      	ldr	r2, [r3, #4]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	689a      	ldr	r2, [r3, #8]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	60da      	str	r2, [r3, #12]
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	f01c803f 	.word	0xf01c803f

08000d60 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d006      	beq.n	8000d80 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f043 0201 	orr.w	r2, r3, #1
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000d7e:	e005      	b.n	8000d8c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f023 0201 	bic.w	r2, r3, #1
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	601a      	str	r2, [r3, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	4613      	mov	r3, r2
 8000da4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d00f      	beq.n	8000dd0 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	615a      	str	r2, [r3, #20]
 8000dc2:	e005      	b.n	8000dd0 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	2b80      	cmp	r3, #128	; 0x80
 8000dd4:	d014      	beq.n	8000e00 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d008      	beq.n	8000dee <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f003 031e 	and.w	r3, r3, #30
 8000de6:	431a      	orrs	r2, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000dec:	e008      	b.n	8000e00 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	f003 031e 	and.w	r3, r3, #30
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	601a      	str	r2, [r3, #0]
}
 8000e00:	bf00      	nop
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b087      	sub	sp, #28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000e16:	2300      	movs	r3, #0
 8000e18:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a22      	ldr	r2, [pc, #136]	; (8000eb0 <DMA_GetITStatus+0xa4>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d802      	bhi.n	8000e30 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000e2a:	4b22      	ldr	r3, [pc, #136]	; (8000eb4 <DMA_GetITStatus+0xa8>)
 8000e2c:	613b      	str	r3, [r7, #16]
 8000e2e:	e001      	b.n	8000e34 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000e30:	4b21      	ldr	r3, [pc, #132]	; (8000eb8 <DMA_GetITStatus+0xac>)
 8000e32:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e3a:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d00a      	beq.n	8000e58 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	0adb      	lsrs	r3, r3, #11
 8000e46:	f003 031e 	and.w	r3, r3, #30
 8000e4a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4013      	ands	r3, r2
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	e004      	b.n	8000e62 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	695b      	ldr	r3, [r3, #20]
 8000e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e60:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d003      	beq.n	8000e74 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	60fb      	str	r3, [r7, #12]
 8000e72:	e002      	b.n	8000e7a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e80:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000e84:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000e86:	68fa      	ldr	r2, [r7, #12]
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d005      	beq.n	8000e9c <DMA_GetITStatus+0x90>
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000e96:	2301      	movs	r3, #1
 8000e98:	75fb      	strb	r3, [r7, #23]
 8000e9a:	e001      	b.n	8000ea0 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	371c      	adds	r7, #28
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	4002640f 	.word	0x4002640f
 8000eb4:	40026000 	.word	0x40026000
 8000eb8:	40026400 	.word	0x40026400

08000ebc <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a10      	ldr	r2, [pc, #64]	; (8000f0c <DMA_ClearITPendingBit+0x50>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d802      	bhi.n	8000ed4 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000ece:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <DMA_ClearITPendingBit+0x54>)
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	e001      	b.n	8000ed8 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <DMA_ClearITPendingBit+0x58>)
 8000ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d007      	beq.n	8000ef2 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000ee8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000eec:	68fa      	ldr	r2, [r7, #12]
 8000eee:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8000ef0:	e006      	b.n	8000f00 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000ef8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	6093      	str	r3, [r2, #8]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	4002640f 	.word	0x4002640f
 8000f10:	40026000 	.word	0x40026000
 8000f14:	40026400 	.word	0x40026400

08000f18 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b087      	sub	sp, #28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	e076      	b.n	8001022 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000f34:	2201      	movs	r2, #1
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d165      	bne.n	800101c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2103      	movs	r1, #3
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	401a      	ands	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	791b      	ldrb	r3, [r3, #4]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa01 f303 	lsl.w	r3, r1, r3
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	791b      	ldrb	r3, [r3, #4]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d003      	beq.n	8000f8e <GPIO_Init+0x76>
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	791b      	ldrb	r3, [r3, #4]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d12e      	bne.n	8000fec <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689a      	ldr	r2, [r3, #8]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	2103      	movs	r1, #3
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	795b      	ldrb	r3, [r3, #5]
 8000fac:	4619      	mov	r1, r3
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	408b      	lsls	r3, r1
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	401a      	ands	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	7992      	ldrb	r2, [r2, #6]
 8000fda:	4611      	mov	r1, r2
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe4:	b292      	uxth	r2, r2
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2103      	movs	r1, #3
 8000ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	401a      	ands	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	79db      	ldrb	r3, [r3, #7]
 800100c:	4619      	mov	r1, r3
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	fa01 f303 	lsl.w	r3, r1, r3
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	3301      	adds	r3, #1
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	2b0f      	cmp	r3, #15
 8001026:	d985      	bls.n	8000f34 <GPIO_Init+0x1c>
    }
  }
}
 8001028:	bf00      	nop
 800102a:	371c      	adds	r7, #28
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	807b      	strh	r3, [r7, #2]
 8001040:	4613      	mov	r3, r2
 8001042:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800104c:	787a      	ldrb	r2, [r7, #1]
 800104e:	887b      	ldrh	r3, [r7, #2]
 8001050:	f003 0307 	and.w	r3, r3, #7
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	08db      	lsrs	r3, r3, #3
 8001060:	b29b      	uxth	r3, r3
 8001062:	4618      	mov	r0, r3
 8001064:	887b      	ldrh	r3, [r7, #2]
 8001066:	08db      	lsrs	r3, r3, #3
 8001068:	b29b      	uxth	r3, r3
 800106a:	461a      	mov	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3208      	adds	r2, #8
 8001070:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001074:	887b      	ldrh	r3, [r7, #2]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	210f      	movs	r1, #15
 800107e:	fa01 f303 	lsl.w	r3, r1, r3
 8001082:	43db      	mvns	r3, r3
 8001084:	ea02 0103 	and.w	r1, r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f100 0208 	add.w	r2, r0, #8
 800108e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001092:	887b      	ldrh	r3, [r7, #2]
 8001094:	08db      	lsrs	r3, r3, #3
 8001096:	b29b      	uxth	r3, r3
 8001098:	461a      	mov	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3208      	adds	r2, #8
 800109e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	08db      	lsrs	r3, r3, #3
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	461a      	mov	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3208      	adds	r2, #8
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b089      	sub	sp, #36	; 0x24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
 80010dc:	2302      	movs	r3, #2
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	2302      	movs	r3, #2
 80010e6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80010e8:	4b47      	ldr	r3, [pc, #284]	; (8001208 <RCC_GetClocksFreq+0x140>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f003 030c 	and.w	r3, r3, #12
 80010f0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	2b04      	cmp	r3, #4
 80010f6:	d007      	beq.n	8001108 <RCC_GetClocksFreq+0x40>
 80010f8:	2b08      	cmp	r3, #8
 80010fa:	d009      	beq.n	8001110 <RCC_GetClocksFreq+0x48>
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d13d      	bne.n	800117c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a42      	ldr	r2, [pc, #264]	; (800120c <RCC_GetClocksFreq+0x144>)
 8001104:	601a      	str	r2, [r3, #0]
      break;
 8001106:	e03d      	b.n	8001184 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a41      	ldr	r2, [pc, #260]	; (8001210 <RCC_GetClocksFreq+0x148>)
 800110c:	601a      	str	r2, [r3, #0]
      break;
 800110e:	e039      	b.n	8001184 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001110:	4b3d      	ldr	r3, [pc, #244]	; (8001208 <RCC_GetClocksFreq+0x140>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	0d9b      	lsrs	r3, r3, #22
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800111c:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <RCC_GetClocksFreq+0x140>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001124:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d00c      	beq.n	8001146 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800112c:	4a38      	ldr	r2, [pc, #224]	; (8001210 <RCC_GetClocksFreq+0x148>)
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	fbb2 f3f3 	udiv	r3, r2, r3
 8001134:	4a34      	ldr	r2, [pc, #208]	; (8001208 <RCC_GetClocksFreq+0x140>)
 8001136:	6852      	ldr	r2, [r2, #4]
 8001138:	0992      	lsrs	r2, r2, #6
 800113a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800113e:	fb02 f303 	mul.w	r3, r2, r3
 8001142:	61fb      	str	r3, [r7, #28]
 8001144:	e00b      	b.n	800115e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001146:	4a31      	ldr	r2, [pc, #196]	; (800120c <RCC_GetClocksFreq+0x144>)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	fbb2 f3f3 	udiv	r3, r2, r3
 800114e:	4a2e      	ldr	r2, [pc, #184]	; (8001208 <RCC_GetClocksFreq+0x140>)
 8001150:	6852      	ldr	r2, [r2, #4]
 8001152:	0992      	lsrs	r2, r2, #6
 8001154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001158:	fb02 f303 	mul.w	r3, r2, r3
 800115c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <RCC_GetClocksFreq+0x140>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	0c1b      	lsrs	r3, r3, #16
 8001164:	f003 0303 	and.w	r3, r3, #3
 8001168:	3301      	adds	r3, #1
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800116e:	69fa      	ldr	r2, [r7, #28]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	fbb2 f2f3 	udiv	r2, r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	601a      	str	r2, [r3, #0]
      break;
 800117a:	e003      	b.n	8001184 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a23      	ldr	r2, [pc, #140]	; (800120c <RCC_GetClocksFreq+0x144>)
 8001180:	601a      	str	r2, [r3, #0]
      break;
 8001182:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001184:	4b20      	ldr	r3, [pc, #128]	; (8001208 <RCC_GetClocksFreq+0x140>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800118c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	091b      	lsrs	r3, r3, #4
 8001192:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001194:	4a1f      	ldr	r2, [pc, #124]	; (8001214 <RCC_GetClocksFreq+0x14c>)
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	4413      	add	r3, r2
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	40da      	lsrs	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <RCC_GetClocksFreq+0x140>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80011b4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	0a9b      	lsrs	r3, r3, #10
 80011ba:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80011bc:	4a15      	ldr	r2, [pc, #84]	; (8001214 <RCC_GetClocksFreq+0x14c>)
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	40da      	lsrs	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <RCC_GetClocksFreq+0x140>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80011dc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	0b5b      	lsrs	r3, r3, #13
 80011e2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80011e4:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <RCC_GetClocksFreq+0x14c>)
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	4413      	add	r3, r2
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	40da      	lsrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	60da      	str	r2, [r3, #12]
}
 80011fc:	bf00      	nop
 80011fe:	3724      	adds	r7, #36	; 0x24
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40023800 	.word	0x40023800
 800120c:	00f42400 	.word	0x00f42400
 8001210:	007a1200 	.word	0x007a1200
 8001214:	20000000 	.word	0x20000000

08001218 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001224:	78fb      	ldrb	r3, [r7, #3]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d006      	beq.n	8001238 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800122a:	490a      	ldr	r1, [pc, #40]	; (8001254 <RCC_AHB1PeriphClockCmd+0x3c>)
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <RCC_AHB1PeriphClockCmd+0x3c>)
 800122e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4313      	orrs	r3, r2
 8001234:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001236:	e006      	b.n	8001246 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001238:	4906      	ldr	r1, [pc, #24]	; (8001254 <RCC_AHB1PeriphClockCmd+0x3c>)
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <RCC_AHB1PeriphClockCmd+0x3c>)
 800123c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	43db      	mvns	r3, r3
 8001242:	4013      	ands	r3, r2
 8001244:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001264:	78fb      	ldrb	r3, [r7, #3]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d006      	beq.n	8001278 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800126a:	490a      	ldr	r1, [pc, #40]	; (8001294 <RCC_APB1PeriphClockCmd+0x3c>)
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <RCC_APB1PeriphClockCmd+0x3c>)
 800126e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4313      	orrs	r3, r2
 8001274:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001276:	e006      	b.n	8001286 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001278:	4906      	ldr	r1, [pc, #24]	; (8001294 <RCC_APB1PeriphClockCmd+0x3c>)
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <RCC_APB1PeriphClockCmd+0x3c>)
 800127c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	43db      	mvns	r3, r3
 8001282:	4013      	ands	r3, r2
 8001284:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800

08001298 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80012aa:	490a      	ldr	r1, [pc, #40]	; (80012d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80012ac:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80012ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80012b6:	e006      	b.n	80012c6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80012b8:	4906      	ldr	r1, [pc, #24]	; (80012d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <RCC_APB2PeriphClockCmd+0x3c>)
 80012bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4013      	ands	r3, r2
 80012c4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800

080012d8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a29      	ldr	r2, [pc, #164]	; (8001394 <TIM_TimeBaseInit+0xbc>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d013      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a28      	ldr	r2, [pc, #160]	; (8001398 <TIM_TimeBaseInit+0xc0>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d00f      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001302:	d00b      	beq.n	800131c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a25      	ldr	r2, [pc, #148]	; (800139c <TIM_TimeBaseInit+0xc4>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d007      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a24      	ldr	r2, [pc, #144]	; (80013a0 <TIM_TimeBaseInit+0xc8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d003      	beq.n	800131c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a23      	ldr	r2, [pc, #140]	; (80013a4 <TIM_TimeBaseInit+0xcc>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d108      	bne.n	800132e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800131c:	89fb      	ldrh	r3, [r7, #14]
 800131e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001322:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	885a      	ldrh	r2, [r3, #2]
 8001328:	89fb      	ldrh	r3, [r7, #14]
 800132a:	4313      	orrs	r3, r2
 800132c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a1d      	ldr	r2, [pc, #116]	; (80013a8 <TIM_TimeBaseInit+0xd0>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00c      	beq.n	8001350 <TIM_TimeBaseInit+0x78>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <TIM_TimeBaseInit+0xd4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d008      	beq.n	8001350 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800133e:	89fb      	ldrh	r3, [r7, #14]
 8001340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001344:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	891a      	ldrh	r2, [r3, #8]
 800134a:	89fb      	ldrh	r3, [r7, #14]
 800134c:	4313      	orrs	r3, r2
 800134e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	89fa      	ldrh	r2, [r7, #14]
 8001354:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	881a      	ldrh	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a0a      	ldr	r2, [pc, #40]	; (8001394 <TIM_TimeBaseInit+0xbc>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d003      	beq.n	8001376 <TIM_TimeBaseInit+0x9e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a09      	ldr	r2, [pc, #36]	; (8001398 <TIM_TimeBaseInit+0xc0>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d104      	bne.n	8001380 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	7a9b      	ldrb	r3, [r3, #10]
 800137a:	b29a      	uxth	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2201      	movs	r2, #1
 8001384:	829a      	strh	r2, [r3, #20]
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40010000 	.word	0x40010000
 8001398:	40010400 	.word	0x40010400
 800139c:	40000400 	.word	0x40000400
 80013a0:	40000800 	.word	0x40000800
 80013a4:	40000c00 	.word	0x40000c00
 80013a8:	40001000 	.word	0x40001000
 80013ac:	40001400 	.word	0x40001400

080013b0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013bc:	78fb      	ldrb	r3, [r7, #3]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d008      	beq.n	80013d4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80013d2:	e007      	b.n	80013e4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013de:	b29a      	uxth	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	801a      	strh	r2, [r3, #0]
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	460b      	mov	r3, r1
 80013fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d008      	beq.n	8001414 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	881b      	ldrh	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	f043 0301 	orr.w	r3, r3, #1
 800140c:	b29a      	uxth	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001412:	e007      	b.n	8001424 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	b29b      	uxth	r3, r3
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	b29a      	uxth	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	801a      	strh	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	817b      	strh	r3, [r7, #10]
 800143e:	2300      	movs	r3, #0
 8001440:	81fb      	strh	r3, [r7, #14]
 8001442:	2300      	movs	r3, #0
 8001444:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	8c1b      	ldrh	r3, [r3, #32]
 800144a:	b29b      	uxth	r3, r3
 800144c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001450:	b29a      	uxth	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	8c1b      	ldrh	r3, [r3, #32]
 800145a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	889b      	ldrh	r3, [r3, #4]
 8001460:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	8b9b      	ldrh	r3, [r3, #28]
 8001466:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8001468:	897b      	ldrh	r3, [r7, #10]
 800146a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800146e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001470:	897b      	ldrh	r3, [r7, #10]
 8001472:	f023 0303 	bic.w	r3, r3, #3
 8001476:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	897b      	ldrh	r3, [r7, #10]
 800147e:	4313      	orrs	r3, r2
 8001480:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001482:	89fb      	ldrh	r3, [r7, #14]
 8001484:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001488:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	899b      	ldrh	r3, [r3, #12]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b29a      	uxth	r2, r3
 8001492:	89fb      	ldrh	r3, [r7, #14]
 8001494:	4313      	orrs	r3, r2
 8001496:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	885b      	ldrh	r3, [r3, #2]
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	b29a      	uxth	r2, r3
 80014a0:	89fb      	ldrh	r3, [r7, #14]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a22      	ldr	r2, [pc, #136]	; (8001534 <TIM_OC3Init+0x104>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d003      	beq.n	80014b6 <TIM_OC3Init+0x86>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a21      	ldr	r2, [pc, #132]	; (8001538 <TIM_OC3Init+0x108>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d12b      	bne.n	800150e <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80014b6:	89fb      	ldrh	r3, [r7, #14]
 80014b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80014bc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	89db      	ldrh	r3, [r3, #14]
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	89fb      	ldrh	r3, [r7, #14]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80014d2:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	889b      	ldrh	r3, [r3, #4]
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	b29a      	uxth	r2, r3
 80014dc:	89fb      	ldrh	r3, [r7, #14]
 80014de:	4313      	orrs	r3, r2
 80014e0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80014e2:	89bb      	ldrh	r3, [r7, #12]
 80014e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014e8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80014ea:	89bb      	ldrh	r3, [r7, #12]
 80014ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014f0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	8a1b      	ldrh	r3, [r3, #16]
 80014f6:	011b      	lsls	r3, r3, #4
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	89bb      	ldrh	r3, [r7, #12]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	8a5b      	ldrh	r3, [r3, #18]
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	b29a      	uxth	r2, r3
 8001508:	89bb      	ldrh	r3, [r7, #12]
 800150a:	4313      	orrs	r3, r2
 800150c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	89ba      	ldrh	r2, [r7, #12]
 8001512:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	897a      	ldrh	r2, [r7, #10]
 8001518:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	89fa      	ldrh	r2, [r7, #14]
 8001526:	841a      	strh	r2, [r3, #32]
}
 8001528:	bf00      	nop
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	40010000 	.word	0x40010000
 8001538:	40010400 	.word	0x40010400

0800153c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	81bb      	strh	r3, [r7, #12]
 800154a:	2300      	movs	r3, #0
 800154c:	817b      	strh	r3, [r7, #10]
 800154e:	2300      	movs	r3, #0
 8001550:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	8c1b      	ldrh	r3, [r3, #32]
 8001556:	b29b      	uxth	r3, r3
 8001558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800155c:	b29a      	uxth	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	8c1b      	ldrh	r3, [r3, #32]
 8001566:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	889b      	ldrh	r3, [r3, #4]
 800156c:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	8b9b      	ldrh	r3, [r3, #28]
 8001572:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8001574:	89bb      	ldrh	r3, [r7, #12]
 8001576:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800157a:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800157c:	89bb      	ldrh	r3, [r7, #12]
 800157e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001582:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b29a      	uxth	r2, r3
 800158c:	89bb      	ldrh	r3, [r7, #12]
 800158e:	4313      	orrs	r3, r2
 8001590:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001592:	897b      	ldrh	r3, [r7, #10]
 8001594:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001598:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	899b      	ldrh	r3, [r3, #12]
 800159e:	031b      	lsls	r3, r3, #12
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	897b      	ldrh	r3, [r7, #10]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	885b      	ldrh	r3, [r3, #2]
 80015ac:	031b      	lsls	r3, r3, #12
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	897b      	ldrh	r3, [r7, #10]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a12      	ldr	r2, [pc, #72]	; (8001604 <TIM_OC4Init+0xc8>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d003      	beq.n	80015c6 <TIM_OC4Init+0x8a>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a11      	ldr	r2, [pc, #68]	; (8001608 <TIM_OC4Init+0xcc>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d10a      	bne.n	80015dc <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80015c6:	89fb      	ldrh	r3, [r7, #14]
 80015c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015cc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	8a1b      	ldrh	r3, [r3, #16]
 80015d2:	019b      	lsls	r3, r3, #6
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	89fb      	ldrh	r3, [r7, #14]
 80015d8:	4313      	orrs	r3, r2
 80015da:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	89fa      	ldrh	r2, [r7, #14]
 80015e0:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	89ba      	ldrh	r2, [r7, #12]
 80015e6:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	897a      	ldrh	r2, [r7, #10]
 80015f4:	841a      	strh	r2, [r3, #32]
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	40010000 	.word	0x40010000
 8001608:	40010400 	.word	0x40010400

0800160c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	8b9b      	ldrh	r3, [r3, #28]
 8001620:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001622:	89fb      	ldrh	r3, [r7, #14]
 8001624:	f023 0308 	bic.w	r3, r3, #8
 8001628:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800162a:	89fa      	ldrh	r2, [r7, #14]
 800162c:	887b      	ldrh	r3, [r7, #2]
 800162e:	4313      	orrs	r3, r2
 8001630:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	89fa      	ldrh	r2, [r7, #14]
 8001636:	839a      	strh	r2, [r3, #28]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	8b9b      	ldrh	r3, [r3, #28]
 8001658:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800165a:	89fb      	ldrh	r3, [r7, #14]
 800165c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001660:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001662:	887b      	ldrh	r3, [r7, #2]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b29a      	uxth	r2, r3
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	4313      	orrs	r3, r2
 800166c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	89fa      	ldrh	r2, [r7, #14]
 8001672:	839a      	strh	r2, [r3, #28]
}
 8001674:	bf00      	nop
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
 800168c:	4613      	mov	r3, r2
 800168e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001690:	787b      	ldrb	r3, [r7, #1]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d008      	beq.n	80016a8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	899b      	ldrh	r3, [r3, #12]
 800169a:	b29a      	uxth	r2, r3
 800169c:	887b      	ldrh	r3, [r7, #2]
 800169e:	4313      	orrs	r3, r2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80016a6:	e009      	b.n	80016bc <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	899b      	ldrh	r3, [r3, #12]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	887b      	ldrh	r3, [r7, #2]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4013      	ands	r3, r2
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	819a      	strh	r2, [r3, #12]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	43db      	mvns	r3, r3
 80016d8:	b29a      	uxth	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	821a      	strh	r2, [r3, #16]
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	807b      	strh	r3, [r7, #2]
 80016f6:	4613      	mov	r3, r2
 80016f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016fa:	787b      	ldrb	r3, [r7, #1]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d008      	beq.n	8001712 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	899b      	ldrh	r3, [r3, #12]
 8001704:	b29a      	uxth	r2, r3
 8001706:	887b      	ldrh	r3, [r7, #2]
 8001708:	4313      	orrs	r3, r2
 800170a:	b29a      	uxth	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8001710:	e009      	b.n	8001726 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	899b      	ldrh	r3, [r3, #12]
 8001716:	b29a      	uxth	r2, r3
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	43db      	mvns	r3, r3
 800171c:	b29b      	uxth	r3, r3
 800171e:	4013      	ands	r3, r2
 8001720:	b29a      	uxth	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	819a      	strh	r2, [r3, #12]
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
	...

08001734 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	; 0x28
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800173e:	2300      	movs	r3, #0
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800174a:	2300      	movs	r3, #0
 800174c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	8a1b      	ldrh	r3, [r3, #16]
 8001752:	b29b      	uxth	r3, r3
 8001754:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001758:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800175c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	88db      	ldrh	r3, [r3, #6]
 8001762:	461a      	mov	r2, r3
 8001764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001766:	4313      	orrs	r3, r2
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176c:	b29a      	uxth	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	899b      	ldrh	r3, [r3, #12]
 8001776:	b29b      	uxth	r3, r3
 8001778:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800177a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800177c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001780:	f023 030c 	bic.w	r3, r3, #12
 8001784:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	889a      	ldrh	r2, [r3, #4]
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	891b      	ldrh	r3, [r3, #8]
 800178e:	4313      	orrs	r3, r2
 8001790:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001796:	4313      	orrs	r3, r2
 8001798:	b29b      	uxth	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179e:	4313      	orrs	r3, r2
 80017a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	b29a      	uxth	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	8a9b      	ldrh	r3, [r3, #20]
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	899b      	ldrh	r3, [r3, #12]
 80017be:	461a      	mov	r2, r3
 80017c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c2:	4313      	orrs	r3, r2
 80017c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fc78 	bl	80010c8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a30      	ldr	r2, [pc, #192]	; (800189c <USART_Init+0x168>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d003      	beq.n	80017e8 <USART_Init+0xb4>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a2f      	ldr	r2, [pc, #188]	; (80018a0 <USART_Init+0x16c>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d102      	bne.n	80017ee <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	623b      	str	r3, [r7, #32]
 80017ec:	e001      	b.n	80017f2 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	899b      	ldrh	r3, [r3, #12]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	da0c      	bge.n	8001818 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80017fe:	6a3a      	ldr	r2, [r7, #32]
 8001800:	4613      	mov	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	009a      	lsls	r2, r3, #2
 8001808:	441a      	add	r2, r3
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	fbb2 f3f3 	udiv	r3, r2, r3
 8001814:	61fb      	str	r3, [r7, #28]
 8001816:	e00b      	b.n	8001830 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001818:	6a3a      	ldr	r2, [r7, #32]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	009a      	lsls	r2, r3, #2
 8001822:	441a      	add	r2, r3
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <USART_Init+0x170>)
 8001834:	fba2 2303 	umull	r2, r3, r2, r3
 8001838:	095b      	lsrs	r3, r3, #5
 800183a:	011b      	lsls	r3, r3, #4
 800183c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	091b      	lsrs	r3, r3, #4
 8001842:	2264      	movs	r2, #100	; 0x64
 8001844:	fb02 f303 	mul.w	r3, r2, r3
 8001848:	69fa      	ldr	r2, [r7, #28]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	899b      	ldrh	r3, [r3, #12]
 8001852:	b29b      	uxth	r3, r3
 8001854:	b21b      	sxth	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	da0c      	bge.n	8001874 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	3332      	adds	r3, #50	; 0x32
 8001860:	4a10      	ldr	r2, [pc, #64]	; (80018a4 <USART_Init+0x170>)
 8001862:	fba2 2303 	umull	r2, r3, r2, r3
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800186e:	4313      	orrs	r3, r2
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	e00b      	b.n	800188c <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	3332      	adds	r3, #50	; 0x32
 800187a:	4a0a      	ldr	r2, [pc, #40]	; (80018a4 <USART_Init+0x170>)
 800187c:	fba2 2303 	umull	r2, r3, r2, r3
 8001880:	095b      	lsrs	r3, r3, #5
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001888:	4313      	orrs	r3, r2
 800188a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	b29a      	uxth	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	811a      	strh	r2, [r3, #8]
}
 8001894:	bf00      	nop
 8001896:	3728      	adds	r7, #40	; 0x28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40011000 	.word	0x40011000
 80018a0:	40011400 	.word	0x40011400
 80018a4:	51eb851f 	.word	0x51eb851f

080018a8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	460b      	mov	r3, r1
 80018b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	899b      	ldrh	r3, [r3, #12]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80018ca:	e007      	b.n	80018dc <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	899b      	ldrh	r3, [r3, #12]
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	819a      	strh	r2, [r3, #12]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80018f4:	887b      	ldrh	r3, [r7, #2]
 80018f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	809a      	strh	r2, [r3, #4]
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800190c:	b480      	push	{r7}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	807b      	strh	r3, [r7, #2]
 8001918:	4613      	mov	r3, r2
 800191a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800191c:	2300      	movs	r3, #0
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	2300      	movs	r3, #0
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	2300      	movs	r3, #0
 8001926:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	095b      	lsrs	r3, r3, #5
 8001936:	b2db      	uxtb	r3, r3
 8001938:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800193a:	887b      	ldrh	r3, [r7, #2]
 800193c:	f003 031f 	and.w	r3, r3, #31
 8001940:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001942:	2201      	movs	r2, #1
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d103      	bne.n	800195a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	330c      	adds	r3, #12
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e009      	b.n	800196e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	2b02      	cmp	r3, #2
 800195e:	d103      	bne.n	8001968 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	3310      	adds	r3, #16
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e002      	b.n	800196e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	3314      	adds	r3, #20
 800196c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800196e:	787b      	ldrb	r3, [r7, #1]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d006      	beq.n	8001982 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	6811      	ldr	r1, [r2, #0]
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	430a      	orrs	r2, r1
 800197e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001980:	e006      	b.n	8001990 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	6811      	ldr	r1, [r2, #0]
 8001988:	68ba      	ldr	r2, [r7, #8]
 800198a:	43d2      	mvns	r2, r2
 800198c:	400a      	ands	r2, r1
 800198e:	601a      	str	r2, [r3, #0]
}
 8001990:	bf00      	nop
 8001992:	371c      	adds	r7, #28
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80019a8:	2300      	movs	r3, #0
 80019aa:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	887b      	ldrh	r3, [r7, #2]
 80019b4:	4013      	ands	r3, r2
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80019bc:	2301      	movs	r3, #1
 80019be:	73fb      	strb	r3, [r7, #15]
 80019c0:	e001      	b.n	80019c6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	2300      	movs	r3, #0
 80019ea:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80019ec:	2300      	movs	r3, #0
 80019ee:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80019f0:	887b      	ldrh	r3, [r7, #2]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	095b      	lsrs	r3, r3, #5
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80019fa:	887b      	ldrh	r3, [r7, #2]
 80019fc:	f003 031f 	and.w	r3, r3, #31
 8001a00:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001a02:	2201      	movs	r2, #1
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	899b      	ldrh	r3, [r3, #12]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e011      	b.n	8001a46 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d107      	bne.n	8001a38 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	8a1b      	ldrh	r3, [r3, #16]
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	461a      	mov	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	4013      	ands	r3, r2
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	e006      	b.n	8001a46 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	8a9b      	ldrh	r3, [r3, #20]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	461a      	mov	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	4013      	ands	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	0a1b      	lsrs	r3, r3, #8
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001a4e:	2201      	movs	r2, #1
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4013      	ands	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <USART_GetITStatus+0xa4>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d002      	beq.n	8001a78 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001a72:	2301      	movs	r3, #1
 8001a74:	74fb      	strb	r3, [r7, #19]
 8001a76:	e001      	b.n	8001a7c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001a7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	371c      	adds	r7, #28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b085      	sub	sp, #20
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001a96:	2300      	movs	r3, #0
 8001a98:	81fb      	strh	r3, [r7, #14]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001a9e:	887b      	ldrh	r3, [r7, #2]
 8001aa0:	0a1b      	lsrs	r3, r3, #8
 8001aa2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001aa4:	89fb      	ldrh	r3, [r7, #14]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001aae:	89bb      	ldrh	r3, [r7, #12]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	801a      	strh	r2, [r3, #0]
}
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	0000      	movs	r0, r0
	...

08001ac8 <DELAY_init>:
uint32_t D_mS; // Global variable (ms)
uint32_t D_S; // Global variable (s)


void DELAY_init(void)
{
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
	RCC_ClocksTypeDef Clocks;
	RCC_GetClocksFreq(&Clocks);
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff faf9 	bl	80010c8 <RCC_GetClocksFreq>
	G_CLK = Clocks.SYSCLK_Frequency;	// Read the systemclock
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	4a3f      	ldr	r2, [pc, #252]	; (8001bd8 <DELAY_init+0x110>)
 8001ada:	6013      	str	r3, [r2, #0]
	D_S  = (G_CLK*1.25)/9/2;	// Number of instructions in one second
 8001adc:	4b3e      	ldr	r3, [pc, #248]	; (8001bd8 <DELAY_init+0x110>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fcb3 	bl	800044c <__aeabi_ui2d>
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	4b3c      	ldr	r3, [pc, #240]	; (8001bdc <DELAY_init+0x114>)
 8001aec:	f7fe fd24 	bl	8000538 <__aeabi_dmul>
 8001af0:	4603      	mov	r3, r0
 8001af2:	460c      	mov	r4, r1
 8001af4:	4618      	mov	r0, r3
 8001af6:	4621      	mov	r1, r4
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <DELAY_init+0x118>)
 8001afe:	f7fe fe45 	bl	800078c <__aeabi_ddiv>
 8001b02:	4603      	mov	r3, r0
 8001b04:	460c      	mov	r4, r1
 8001b06:	4618      	mov	r0, r3
 8001b08:	4621      	mov	r1, r4
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b12:	f7fe fe3b 	bl	800078c <__aeabi_ddiv>
 8001b16:	4603      	mov	r3, r0
 8001b18:	460c      	mov	r4, r1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	f7fe ff1d 	bl	800095c <__aeabi_d2uiz>
 8001b22:	4602      	mov	r2, r0
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <DELAY_init+0x11c>)
 8001b26:	601a      	str	r2, [r3, #0]
	D_mS = (G_CLK*1.25)/9000/2; // Number of instructions in one millisecond
 8001b28:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <DELAY_init+0x110>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fc8d 	bl	800044c <__aeabi_ui2d>
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <DELAY_init+0x114>)
 8001b38:	f7fe fcfe 	bl	8000538 <__aeabi_dmul>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	460c      	mov	r4, r1
 8001b40:	4618      	mov	r0, r3
 8001b42:	4621      	mov	r1, r4
 8001b44:	a320      	add	r3, pc, #128	; (adr r3, 8001bc8 <DELAY_init+0x100>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe fe1f 	bl	800078c <__aeabi_ddiv>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	460c      	mov	r4, r1
 8001b52:	4618      	mov	r0, r3
 8001b54:	4621      	mov	r1, r4
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b5e:	f7fe fe15 	bl	800078c <__aeabi_ddiv>
 8001b62:	4603      	mov	r3, r0
 8001b64:	460c      	mov	r4, r1
 8001b66:	4618      	mov	r0, r3
 8001b68:	4621      	mov	r1, r4
 8001b6a:	f7fe fef7 	bl	800095c <__aeabi_d2uiz>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <DELAY_init+0x120>)
 8001b72:	601a      	str	r2, [r3, #0]
	D_uS = (G_CLK*1.25)/9000000/2; // Number of instructions in one microsecond, largest rounding error
 8001b74:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <DELAY_init+0x110>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fc67 	bl	800044c <__aeabi_ui2d>
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <DELAY_init+0x114>)
 8001b84:	f7fe fcd8 	bl	8000538 <__aeabi_dmul>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	460c      	mov	r4, r1
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	4621      	mov	r1, r4
 8001b90:	a30f      	add	r3, pc, #60	; (adr r3, 8001bd0 <DELAY_init+0x108>)
 8001b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b96:	f7fe fdf9 	bl	800078c <__aeabi_ddiv>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	460c      	mov	r4, r1
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	4621      	mov	r1, r4
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001baa:	f7fe fdef 	bl	800078c <__aeabi_ddiv>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	460c      	mov	r4, r1
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	4621      	mov	r1, r4
 8001bb6:	f7fe fed1 	bl	800095c <__aeabi_d2uiz>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <DELAY_init+0x124>)
 8001bbe:	601a      	str	r2, [r3, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	40c19400 	.word	0x40c19400
 8001bd0:	00000000 	.word	0x00000000
 8001bd4:	41612a88 	.word	0x41612a88
 8001bd8:	20012d2c 	.word	0x20012d2c
 8001bdc:	3ff40000 	.word	0x3ff40000
 8001be0:	40220000 	.word	0x40220000
 8001be4:	20012d30 	.word	0x20012d30
 8001be8:	20012d38 	.word	0x20012d38
 8001bec:	20012d34 	.word	0x20012d34

08001bf0 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	; (8001c64 <UB_VGA_Screen_Init+0x74>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <UB_VGA_Screen_Init+0x74>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <UB_VGA_Screen_Init+0x74>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	80bb      	strh	r3, [r7, #4]
 8001c0c:	e017      	b.n	8001c3e <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8001c0e:	2300      	movs	r3, #0
 8001c10:	80fb      	strh	r3, [r7, #6]
 8001c12:	e00d      	b.n	8001c30 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 8001c14:	88ba      	ldrh	r2, [r7, #4]
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	019b      	lsls	r3, r3, #6
 8001c1e:	441a      	add	r2, r3
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	4413      	add	r3, r2
 8001c24:	4a10      	ldr	r2, [pc, #64]	; (8001c68 <UB_VGA_Screen_Init+0x78>)
 8001c26:	2100      	movs	r1, #0
 8001c28:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	80fb      	strh	r3, [r7, #6]
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001c36:	d9ed      	bls.n	8001c14 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8001c38:	88bb      	ldrh	r3, [r7, #4]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	80bb      	strh	r3, [r7, #4]
 8001c3e:	88bb      	ldrh	r3, [r7, #4]
 8001c40:	2bef      	cmp	r3, #239	; 0xef
 8001c42:	d9e4      	bls.n	8001c0e <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 8001c44:	f000 f85e 	bl	8001d04 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8001c48:	f000 f8b0 	bl	8001dac <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8001c4c:	f000 f940 	bl	8001ed0 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8001c50:	f000 f912 	bl	8001e78 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <UB_VGA_Screen_Init+0x7c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a02      	ldr	r2, [pc, #8]	; (8001c64 <UB_VGA_Screen_Init+0x74>)
 8001c5a:	6093      	str	r3, [r2, #8]
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000030 	.word	0x20000030
 8001c68:	2000003c 	.word	0x2000003c
 8001c6c:	40026488 	.word	0x40026488

08001c70 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	81bb      	strh	r3, [r7, #12]
 8001c7e:	e012      	b.n	8001ca6 <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8001c80:	2300      	movs	r3, #0
 8001c82:	81fb      	strh	r3, [r7, #14]
 8001c84:	e008      	b.n	8001c98 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8001c86:	79fa      	ldrb	r2, [r7, #7]
 8001c88:	89b9      	ldrh	r1, [r7, #12]
 8001c8a:	89fb      	ldrh	r3, [r7, #14]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 f811 	bl	8001cb4 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8001c92:	89fb      	ldrh	r3, [r7, #14]
 8001c94:	3301      	adds	r3, #1
 8001c96:	81fb      	strh	r3, [r7, #14]
 8001c98:	89fb      	ldrh	r3, [r7, #14]
 8001c9a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001c9e:	d3f2      	bcc.n	8001c86 <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8001ca0:	89bb      	ldrh	r3, [r7, #12]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	81bb      	strh	r3, [r7, #12]
 8001ca6:	89bb      	ldrh	r3, [r7, #12]
 8001ca8:	2bef      	cmp	r3, #239	; 0xef
 8001caa:	d9e9      	bls.n	8001c80 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8001cac:	bf00      	nop
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	80fb      	strh	r3, [r7, #6]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	80bb      	strh	r3, [r7, #4]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) xp=0;
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001ccc:	d301      	bcc.n	8001cd2 <UB_VGA_SetPixel+0x1e>
 8001cce:	2300      	movs	r3, #0
 8001cd0:	80fb      	strh	r3, [r7, #6]
  if(yp>=VGA_DISPLAY_Y) yp=0;
 8001cd2:	88bb      	ldrh	r3, [r7, #4]
 8001cd4:	2bef      	cmp	r3, #239	; 0xef
 8001cd6:	d901      	bls.n	8001cdc <UB_VGA_SetPixel+0x28>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8001cdc:	88ba      	ldrh	r2, [r7, #4]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	019b      	lsls	r3, r3, #6
 8001ce6:	441a      	add	r2, r3
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	4413      	add	r3, r2
 8001cec:	4904      	ldr	r1, [pc, #16]	; (8001d00 <UB_VGA_SetPixel+0x4c>)
 8001cee:	78fa      	ldrb	r2, [r7, #3]
 8001cf0:	54ca      	strb	r2, [r1, r3]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	2000003c 	.word	0x2000003c

08001d04 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	2010      	movs	r0, #16
 8001d0e:	f7ff fa83 	bl	8001218 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 8001d12:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001d16:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001d24:	2303      	movs	r3, #3
 8001d26:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001d28:	463b      	mov	r3, r7
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	481d      	ldr	r0, [pc, #116]	; (8001da4 <P_VGA_InitIO+0xa0>)
 8001d2e:	f7ff f8f3 	bl	8000f18 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8001d32:	4b1c      	ldr	r3, [pc, #112]	; (8001da4 <P_VGA_InitIO+0xa0>)
 8001d34:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8001d38:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f7ff fa6b 	bl	8001218 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8001d42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d46:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d50:	2300      	movs	r3, #0
 8001d52:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8001d54:	2301      	movs	r3, #1
 8001d56:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001d58:	463b      	mov	r3, r7
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4812      	ldr	r0, [pc, #72]	; (8001da8 <P_VGA_InitIO+0xa4>)
 8001d5e:	f7ff f8db 	bl	8000f18 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8001d62:	2201      	movs	r2, #1
 8001d64:	210b      	movs	r1, #11
 8001d66:	4810      	ldr	r0, [pc, #64]	; (8001da8 <P_VGA_InitIO+0xa4>)
 8001d68:	f7ff f964 	bl	8001034 <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	2002      	movs	r0, #2
 8001d70:	f7ff fa52 	bl	8001218 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8001d74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d78:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001d86:	2303      	movs	r3, #3
 8001d88:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001d8a:	463b      	mov	r3, r7
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4806      	ldr	r0, [pc, #24]	; (8001da8 <P_VGA_InitIO+0xa4>)
 8001d90:	f7ff f8c2 	bl	8000f18 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <P_VGA_InitIO+0xa4>)
 8001d96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d9a:	831a      	strh	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40020400 	.word	0x40020400

08001dac <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8001db2:	2101      	movs	r1, #1
 8001db4:	2001      	movs	r0, #1
 8001db6:	f7ff fa6f 	bl	8001298 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8001dba:	230b      	movs	r3, #11
 8001dbc:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4828      	ldr	r0, [pc, #160]	; (8001e74 <P_VGA_InitTIM+0xc8>)
 8001dd2:	f7ff fa81 	bl	80012d8 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	2001      	movs	r0, #1
 8001dda:	f7ff fa3d 	bl	8001258 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8001dde:	f640 236b 	movw	r3, #2667	; 0xa6b
 8001de2:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001de8:	2300      	movs	r3, #0
 8001dea:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001dec:	2300      	movs	r3, #0
 8001dee:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001dfa:	f7ff fa6d 	bl	80012d8 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001dfe:	2360      	movs	r3, #96	; 0x60
 8001e00:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001e02:	2301      	movs	r3, #1
 8001e04:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8001e06:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001e0a:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8001e10:	463b      	mov	r3, r7
 8001e12:	4619      	mov	r1, r3
 8001e14:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e18:	f7ff fb0a 	bl	8001430 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8001e1c:	2108      	movs	r1, #8
 8001e1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e22:	f7ff fbf3 	bl	800160c <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001e26:	2360      	movs	r3, #96	; 0x60
 8001e28:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8001e2e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001e32:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001e34:	2302      	movs	r3, #2
 8001e36:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001e38:	463b      	mov	r3, r7
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e40:	f7ff fb7c 	bl	800153c <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8001e44:	2108      	movs	r1, #8
 8001e46:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e4a:	f7ff fbfb 	bl	8001644 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8001e4e:	2101      	movs	r1, #1
 8001e50:	4808      	ldr	r0, [pc, #32]	; (8001e74 <P_VGA_InitTIM+0xc8>)
 8001e52:	f7ff faad 	bl	80013b0 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 8001e56:	2101      	movs	r1, #1
 8001e58:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e5c:	f7ff faa8 	bl	80013b0 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8001e60:	2101      	movs	r1, #1
 8001e62:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e66:	f7ff fac3 	bl	80013f0 <TIM_Cmd>

}
 8001e6a:	bf00      	nop
 8001e6c:	3720      	adds	r7, #32
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40010000 	.word	0x40010000

08001e78 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2110      	movs	r1, #16
 8001e82:	4812      	ldr	r0, [pc, #72]	; (8001ecc <P_VGA_InitINT+0x54>)
 8001e84:	f7fe ff88 	bl	8000d98 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 8001e88:	2344      	movs	r3, #68	; 0x44
 8001e8a:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001e94:	2301      	movs	r3, #1
 8001e96:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fdd2 	bl	8000a44 <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2108      	movs	r1, #8
 8001ea4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ea8:	f7ff fbea 	bl	8001680 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001eac:	231c      	movs	r3, #28
 8001eae:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fdc0 	bl	8000a44 <NVIC_Init>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40026488 	.word	0x40026488

08001ed0 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b090      	sub	sp, #64	; 0x40
 8001ed4:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001edc:	f7ff f99c 	bl	8001218 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	481b      	ldr	r0, [pc, #108]	; (8001f50 <P_VGA_InitDMA+0x80>)
 8001ee4:	f7fe ff3c 	bl	8000d60 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8001ee8:	4819      	ldr	r0, [pc, #100]	; (8001f50 <P_VGA_InitDMA+0x80>)
 8001eea:	f7fe fe0d 	bl	8000b08 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8001eee:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8001ef2:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <P_VGA_InitDMA+0x84>)
 8001ef6:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8001ef8:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <P_VGA_InitDMA+0x88>)
 8001efa:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001efc:	2340      	movs	r3, #64	; 0x40
 8001efe:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8001f00:	f240 1341 	movw	r3, #321	; 0x141
 8001f04:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001f0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f0e:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8001f1c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001f22:	2300      	movs	r3, #0
 8001f24:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001f26:	2301      	movs	r3, #1
 8001f28:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4806      	ldr	r0, [pc, #24]	; (8001f50 <P_VGA_InitDMA+0x80>)
 8001f38:	f7fe feba 	bl	8000cb0 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f42:	4806      	ldr	r0, [pc, #24]	; (8001f5c <P_VGA_InitDMA+0x8c>)
 8001f44:	f7ff fbd1 	bl	80016ea <TIM_DMACmd>
}
 8001f48:	bf00      	nop
 8001f4a:	3740      	adds	r7, #64	; 0x40
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40026488 	.word	0x40026488
 8001f54:	40021015 	.word	0x40021015
 8001f58:	2000003c 	.word	0x2000003c
 8001f5c:	40010000 	.word	0x40010000

08001f60 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8001f64:	2108      	movs	r1, #8
 8001f66:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f6a:	f7ff fbad 	bl	80016c8 <TIM_ClearITPendingBit>

  VGA.hsync_cnt++;
 8001f6e:	4b26      	ldr	r3, [pc, #152]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	3301      	adds	r3, #1
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	4b24      	ldr	r3, [pc, #144]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f78:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 8001f7a:	4b23      	ldr	r3, [pc, #140]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8001f82:	d905      	bls.n	8001f90 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8001f84:	4b20      	ldr	r3, [pc, #128]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 8001f8a:	4a20      	ldr	r2, [pc, #128]	; (800200c <TIM2_IRQHandler+0xac>)
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f8e:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8001f90:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d804      	bhi.n	8001fa2 <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8001f98:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <TIM2_IRQHandler+0xb0>)
 8001f9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f9e:	835a      	strh	r2, [r3, #26]
 8001fa0:	e003      	b.n	8001faa <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <TIM2_IRQHandler+0xb0>)
 8001fa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fa8:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8001faa:	4b17      	ldr	r3, [pc, #92]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	2b23      	cmp	r3, #35	; 0x23
 8001fb0:	d927      	bls.n	8002002 <TIM2_IRQHandler+0xa2>
 8001fb2:	4b15      	ldr	r3, [pc, #84]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	f240 2202 	movw	r2, #514	; 0x202
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d821      	bhi.n	8002002 <TIM2_IRQHandler+0xa2>
    // after FP start => DMA Transfer

    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8001fbe:	4a15      	ldr	r2, [pc, #84]	; (8002014 <TIM2_IRQHandler+0xb4>)
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR=VGA.start_adr;
 8001fc6:	4a13      	ldr	r2, [pc, #76]	; (8002014 <TIM2_IRQHandler+0xb4>)
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <TIM2_IRQHandler+0xb8>)
 8001fd0:	4b11      	ldr	r3, [pc, #68]	; (8002018 <TIM2_IRQHandler+0xb8>)
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8001fde:	4a0d      	ldr	r2, [pc, #52]	; (8002014 <TIM2_IRQHandler+0xb4>)
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <TIM2_IRQHandler+0xb4>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8001fea:	4b07      	ldr	r3, [pc, #28]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d005      	beq.n	8002002 <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 8001ff6:	4b04      	ldr	r3, [pc, #16]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f203 1341 	addw	r3, r3, #321	; 0x141
 8001ffe:	4a02      	ldr	r2, [pc, #8]	; (8002008 <TIM2_IRQHandler+0xa8>)
 8002000:	6053      	str	r3, [r2, #4]
    }
  }
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000030 	.word	0x20000030
 800200c:	2000003c 	.word	0x2000003c
 8002010:	40020400 	.word	0x40020400
 8002014:	40026488 	.word	0x40026488
 8002018:	40010000 	.word	0x40010000

0800201c <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8002020:	490d      	ldr	r1, [pc, #52]	; (8002058 <DMA2_Stream5_IRQHandler+0x3c>)
 8002022:	480e      	ldr	r0, [pc, #56]	; (800205c <DMA2_Stream5_IRQHandler+0x40>)
 8002024:	f7fe fef2 	bl	8000e0c <DMA_GetITStatus>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d012      	beq.n	8002054 <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 800202e:	490a      	ldr	r1, [pc, #40]	; (8002058 <DMA2_Stream5_IRQHandler+0x3c>)
 8002030:	480a      	ldr	r0, [pc, #40]	; (800205c <DMA2_Stream5_IRQHandler+0x40>)
 8002032:	f7fe ff43 	bl	8000ebc <DMA_ClearITPendingBit>
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 8002036:	4a0a      	ldr	r2, [pc, #40]	; (8002060 <DMA2_Stream5_IRQHandler+0x44>)
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <DMA2_Stream5_IRQHandler+0x44>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	b29b      	uxth	r3, r3
 800203e:	f023 0301 	bic.w	r3, r3, #1
 8002042:	b29b      	uxth	r3, r3
 8002044:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 8002046:	4b05      	ldr	r3, [pc, #20]	; (800205c <DMA2_Stream5_IRQHandler+0x40>)
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <DMA2_Stream5_IRQHandler+0x48>)
 800204e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8002052:	835a      	strh	r2, [r3, #26]
  }
}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20008800 	.word	0x20008800
 800205c:	40026488 	.word	0x40026488
 8002060:	40010000 	.word	0x40010000
 8002064:	40021000 	.word	0x40021000

08002068 <UART_init>:

char string[100];
int charcounter = 0;

void UART_init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0

  /* --------------------------- System Clocks Configuration -----------------*/
  /* USART2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800206e:	2101      	movs	r1, #1
 8002070:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002074:	f7ff f8f0 	bl	8001258 <RCC_APB1PeriphClockCmd>

  /* GPIOA clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002078:	2101      	movs	r1, #1
 800207a:	2001      	movs	r0, #1
 800207c:	f7ff f8cc 	bl	8001218 <RCC_AHB1PeriphClockCmd>

  GPIO_InitTypeDef GPIO_InitStructure;

  /*-------------------------- GPIO Configuration ----------------------------*/
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8002080:	230c      	movs	r3, #12
 8002082:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002084:	2302      	movs	r3, #2
 8002086:	753b      	strb	r3, [r7, #20]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002088:	2300      	movs	r3, #0
 800208a:	75bb      	strb	r3, [r7, #22]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800208c:	2301      	movs	r3, #1
 800208e:	75fb      	strb	r3, [r7, #23]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002090:	2302      	movs	r3, #2
 8002092:	757b      	strb	r3, [r7, #21]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002094:	f107 0310 	add.w	r3, r7, #16
 8002098:	4619      	mov	r1, r3
 800209a:	4816      	ldr	r0, [pc, #88]	; (80020f4 <UART_init+0x8c>)
 800209c:	f7fe ff3c 	bl	8000f18 <GPIO_Init>

  /* Connect USART pins to AF */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);   // USART2_TX
 80020a0:	2207      	movs	r2, #7
 80020a2:	2102      	movs	r1, #2
 80020a4:	4813      	ldr	r0, [pc, #76]	; (80020f4 <UART_init+0x8c>)
 80020a6:	f7fe ffc5 	bl	8001034 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);  // USART2_RX
 80020aa:	2207      	movs	r2, #7
 80020ac:	2103      	movs	r1, #3
 80020ae:	4811      	ldr	r0, [pc, #68]	; (80020f4 <UART_init+0x8c>)
 80020b0:	f7fe ffc0 	bl	8001034 <GPIO_PinAFConfig>
      - One Stop Bit
      - No parity
      - Hardware flow control disabled (RTS and CTS signals)
      - Receive and transmit enabled
*/
USART_InitStructure.USART_BaudRate = 115200;
 80020b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80020b8:	603b      	str	r3, [r7, #0]
USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80020ba:	2300      	movs	r3, #0
 80020bc:	80bb      	strh	r3, [r7, #4]
USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80020be:	2300      	movs	r3, #0
 80020c0:	80fb      	strh	r3, [r7, #6]
USART_InitStructure.USART_Parity = USART_Parity_No;
 80020c2:	2300      	movs	r3, #0
 80020c4:	813b      	strh	r3, [r7, #8]
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80020c6:	2300      	movs	r3, #0
 80020c8:	81bb      	strh	r3, [r7, #12]

USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80020ca:	230c      	movs	r3, #12
 80020cc:	817b      	strh	r3, [r7, #10]

USART_Init(USART2, &USART_InitStructure);
 80020ce:	463b      	mov	r3, r7
 80020d0:	4619      	mov	r1, r3
 80020d2:	4809      	ldr	r0, [pc, #36]	; (80020f8 <UART_init+0x90>)
 80020d4:	f7ff fb2e 	bl	8001734 <USART_Init>
USART_ITConfig(USART2,USART_IT_RXNE,ENABLE);
 80020d8:	2201      	movs	r2, #1
 80020da:	f240 5125 	movw	r1, #1317	; 0x525
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <UART_init+0x90>)
 80020e0:	f7ff fc14 	bl	800190c <USART_ITConfig>

USART_Cmd(USART2, ENABLE);
 80020e4:	2101      	movs	r1, #1
 80020e6:	4804      	ldr	r0, [pc, #16]	; (80020f8 <UART_init+0x90>)
 80020e8:	f7ff fbde 	bl	80018a8 <USART_Cmd>

}
 80020ec:	bf00      	nop
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40004400 	.word	0x40004400

080020fc <USART2_IRQHandler>:
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
}

void USART2_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
	// check if the USART2 receive interrupt flag was set
	if( USART_GetITStatus(USART2, USART_IT_RXNE))
 8002102:	f240 5125 	movw	r1, #1317	; 0x525
 8002106:	4827      	ldr	r0, [pc, #156]	; (80021a4 <USART2_IRQHandler+0xa8>)
 8002108:	f7ff fc64 	bl	80019d4 <USART_GetITStatus>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d044      	beq.n	800219c <USART2_IRQHandler+0xa0>
	{
		USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8002112:	f240 5125 	movw	r1, #1317	; 0x525
 8002116:	4823      	ldr	r0, [pc, #140]	; (80021a4 <USART2_IRQHandler+0xa8>)
 8002118:	f7ff fcb7 	bl	8001a8a <USART_ClearITPendingBit>
		int i;
		char c = USART2->DR & 0xFF;
 800211c:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <USART2_IRQHandler+0xa8>)
 800211e:	889b      	ldrh	r3, [r3, #4]
 8002120:	b29b      	uxth	r3, r3
 8002122:	70fb      	strb	r3, [r7, #3]
//		LCD_XY(10,1);
//		LCD_put("UART:   ");
//		LCD_XY(15,1);
//		LCD_putchar(c);

		if(c > 64 && c < 91)
 8002124:	78fb      	ldrb	r3, [r7, #3]
 8002126:	2b40      	cmp	r3, #64	; 0x40
 8002128:	d905      	bls.n	8002136 <USART2_IRQHandler+0x3a>
 800212a:	78fb      	ldrb	r3, [r7, #3]
 800212c:	2b5a      	cmp	r3, #90	; 0x5a
 800212e:	d802      	bhi.n	8002136 <USART2_IRQHandler+0x3a>
			c += 32;
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	3320      	adds	r3, #32
 8002134:	70fb      	strb	r3, [r7, #3]
		if(c <= 13)
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	2b0d      	cmp	r3, #13
 800213a:	d81d      	bhi.n	8002178 <USART2_IRQHandler+0x7c>
		{
			for(i=0;i<charcounter;i++)
 800213c:	2300      	movs	r3, #0
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	e00b      	b.n	800215a <USART2_IRQHandler+0x5e>
			{
				USART_SendData(USART2, string[i]); // Echo Char
 8002142:	4a19      	ldr	r2, [pc, #100]	; (80021a8 <USART2_IRQHandler+0xac>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4413      	add	r3, r2
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b29b      	uxth	r3, r3
 800214c:	4619      	mov	r1, r3
 800214e:	4815      	ldr	r0, [pc, #84]	; (80021a4 <USART2_IRQHandler+0xa8>)
 8002150:	f7ff fbca 	bl	80018e8 <USART_SendData>
			for(i=0;i<charcounter;i++)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3301      	adds	r3, #1
 8002158:	607b      	str	r3, [r7, #4]
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <USART2_IRQHandler+0xb0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	429a      	cmp	r2, r3
 8002162:	dbee      	blt.n	8002142 <USART2_IRQHandler+0x46>
			}
			charcounter = 0;
 8002164:	4b11      	ldr	r3, [pc, #68]	; (80021ac <USART2_IRQHandler+0xb0>)
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
			USART_SendData(USART2, c); // Echo Char
 800216a:	78fb      	ldrb	r3, [r7, #3]
 800216c:	b29b      	uxth	r3, r3
 800216e:	4619      	mov	r1, r3
 8002170:	480c      	ldr	r0, [pc, #48]	; (80021a4 <USART2_IRQHandler+0xa8>)
 8002172:	f7ff fbb9 	bl	80018e8 <USART_SendData>
 8002176:	e009      	b.n	800218c <USART2_IRQHandler+0x90>
		}
		else
		{
			string[charcounter] = c;
 8002178:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <USART2_IRQHandler+0xb0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	490a      	ldr	r1, [pc, #40]	; (80021a8 <USART2_IRQHandler+0xac>)
 800217e:	78fa      	ldrb	r2, [r7, #3]
 8002180:	54ca      	strb	r2, [r1, r3]
			charcounter++;
 8002182:	4b0a      	ldr	r3, [pc, #40]	; (80021ac <USART2_IRQHandler+0xb0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3301      	adds	r3, #1
 8002188:	4a08      	ldr	r2, [pc, #32]	; (80021ac <USART2_IRQHandler+0xb0>)
 800218a:	6013      	str	r3, [r2, #0]
		}


		while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET); // Wait for Empty
 800218c:	bf00      	nop
 800218e:	2140      	movs	r1, #64	; 0x40
 8002190:	4804      	ldr	r0, [pc, #16]	; (80021a4 <USART2_IRQHandler+0xa8>)
 8002192:	f7ff fc03 	bl	800199c <USART_GetFlagStatus>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f8      	beq.n	800218e <USART2_IRQHandler+0x92>

	}
}
 800219c:	bf00      	nop
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40004400 	.word	0x40004400
 80021a8:	20012d3c 	.word	0x20012d3c
 80021ac:	2000002c 	.word	0x2000002c

080021b0 <main>:
#include "triangle.h"
#include "includes.h"
#include "ellips.h"

int main(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af02      	add	r7, sp, #8
	//  uint32_t n;

	SystemInit(); // System speed to 168MHz
 80021b6:	f000 f86f 	bl	8002298 <SystemInit>
	UART_init();
 80021ba:	f7ff ff55 	bl	8002068 <UART_init>
	DELAY_init();
 80021be:	f7ff fc83 	bl	8001ac8 <DELAY_init>
	UB_VGA_Screen_Init(); // Init VGA-Screen
 80021c2:	f7ff fd15 	bl	8001bf0 <UB_VGA_Screen_Init>

	UB_VGA_FillScreen(VGA_COL_GREEN);
 80021c6:	201c      	movs	r0, #28
 80021c8:	f7ff fd52 	bl	8001c70 <UB_VGA_FillScreen>

	//draw_line(0,0,100,50,VGA_COL_WHITE, 4);
	//draw_rectangle(10,10,50,50,200);
	//draw_triangle(10,200,50,100,50,50,VGA_COL_YELLOW,1);
	draw_ellips(120,120,80,100, VGA_COL_WHITE);
 80021cc:	23ff      	movs	r3, #255	; 0xff
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2364      	movs	r3, #100	; 0x64
 80021d2:	2250      	movs	r2, #80	; 0x50
 80021d4:	2178      	movs	r1, #120	; 0x78
 80021d6:	2078      	movs	r0, #120	; 0x78
 80021d8:	f7fe fbe0 	bl	800099c <draw_ellips>
	UB_VGA_SetPixel(120,120,VGA_COL_BLACK);
 80021dc:	2200      	movs	r2, #0
 80021de:	2178      	movs	r1, #120	; 0x78
 80021e0:	2078      	movs	r0, #120	; 0x78
 80021e2:	f7ff fd67 	bl	8001cb4 <UB_VGA_SetPixel>

	while(1)
 80021e6:	e7fe      	b.n	80021e6 <main+0x36>

080021e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002220 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021ee:	e003      	b.n	80021f8 <LoopCopyDataInit>

080021f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021f6:	3104      	adds	r1, #4

080021f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021f8:	480b      	ldr	r0, [pc, #44]	; (8002228 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021fa:	4b0c      	ldr	r3, [pc, #48]	; (800222c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002200:	d3f6      	bcc.n	80021f0 <CopyDataInit>
  ldr  r2, =_sbss
 8002202:	4a0b      	ldr	r2, [pc, #44]	; (8002230 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002204:	e002      	b.n	800220c <LoopFillZerobss>

08002206 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002206:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002208:	f842 3b04 	str.w	r3, [r2], #4

0800220c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800220c:	4b09      	ldr	r3, [pc, #36]	; (8002234 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800220e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002210:	d3f9      	bcc.n	8002206 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002212:	f000 f841 	bl	8002298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002216:	f000 f8f1 	bl	80023fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800221a:	f7ff ffc9 	bl	80021b0 <main>
  bx  lr    
 800221e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002220:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002224:	08002464 	.word	0x08002464
  ldr  r0, =_sdata
 8002228:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800222c:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002230:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002234:	20012da0 	.word	0x20012da0

08002238 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002238:	e7fe      	b.n	8002238 <ADC_IRQHandler>

0800223a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
}
 800223e:	bf00      	nop
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800224c:	e7fe      	b.n	800224c <HardFault_Handler+0x4>

0800224e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002252:	e7fe      	b.n	8002252 <MemManage_Handler+0x4>

08002254 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002258:	e7fe      	b.n	8002258 <BusFault_Handler+0x4>

0800225a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800225e:	e7fe      	b.n	800225e <UsageFault_Handler+0x4>

08002260 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800229c:	4a16      	ldr	r2, [pc, #88]	; (80022f8 <SystemInit+0x60>)
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <SystemInit+0x60>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80022ac:	4a13      	ldr	r2, [pc, #76]	; (80022fc <SystemInit+0x64>)
 80022ae:	4b13      	ldr	r3, [pc, #76]	; (80022fc <SystemInit+0x64>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80022b8:	4b10      	ldr	r3, [pc, #64]	; (80022fc <SystemInit+0x64>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80022be:	4a0f      	ldr	r2, [pc, #60]	; (80022fc <SystemInit+0x64>)
 80022c0:	4b0e      	ldr	r3, [pc, #56]	; (80022fc <SystemInit+0x64>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80022c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <SystemInit+0x64>)
 80022d0:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <SystemInit+0x68>)
 80022d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80022d4:	4a09      	ldr	r2, [pc, #36]	; (80022fc <SystemInit+0x64>)
 80022d6:	4b09      	ldr	r3, [pc, #36]	; (80022fc <SystemInit+0x64>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80022e0:	4b06      	ldr	r3, [pc, #24]	; (80022fc <SystemInit+0x64>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80022e6:	f000 f80d 	bl	8002304 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022ea:	4b03      	ldr	r3, [pc, #12]	; (80022f8 <SystemInit+0x60>)
 80022ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022f0:	609a      	str	r2, [r3, #8]
#endif
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	e000ed00 	.word	0xe000ed00
 80022fc:	40023800 	.word	0x40023800
 8002300:	24003010 	.word	0x24003010

08002304 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	2300      	movs	r3, #0
 8002310:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002312:	4a36      	ldr	r2, [pc, #216]	; (80023ec <SetSysClock+0xe8>)
 8002314:	4b35      	ldr	r3, [pc, #212]	; (80023ec <SetSysClock+0xe8>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800231c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800231e:	4b33      	ldr	r3, [pc, #204]	; (80023ec <SetSysClock+0xe8>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002326:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3301      	adds	r3, #1
 800232c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <SetSysClock+0x38>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800233a:	d1f0      	bne.n	800231e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800233c:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <SetSysClock+0xe8>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002348:	2301      	movs	r3, #1
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	e001      	b.n	8002352 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800234e:	2300      	movs	r3, #0
 8002350:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d142      	bne.n	80023de <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002358:	4a24      	ldr	r2, [pc, #144]	; (80023ec <SetSysClock+0xe8>)
 800235a:	4b24      	ldr	r3, [pc, #144]	; (80023ec <SetSysClock+0xe8>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002362:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8002364:	4a22      	ldr	r2, [pc, #136]	; (80023f0 <SetSysClock+0xec>)
 8002366:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <SetSysClock+0xec>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800236e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002370:	4a1e      	ldr	r2, [pc, #120]	; (80023ec <SetSysClock+0xe8>)
 8002372:	4b1e      	ldr	r3, [pc, #120]	; (80023ec <SetSysClock+0xe8>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002378:	4a1c      	ldr	r2, [pc, #112]	; (80023ec <SetSysClock+0xe8>)
 800237a:	4b1c      	ldr	r3, [pc, #112]	; (80023ec <SetSysClock+0xe8>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002382:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002384:	4a19      	ldr	r2, [pc, #100]	; (80023ec <SetSysClock+0xe8>)
 8002386:	4b19      	ldr	r3, [pc, #100]	; (80023ec <SetSysClock+0xe8>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800238e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002390:	4b16      	ldr	r3, [pc, #88]	; (80023ec <SetSysClock+0xe8>)
 8002392:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <SetSysClock+0xf0>)
 8002394:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002396:	4a15      	ldr	r2, [pc, #84]	; (80023ec <SetSysClock+0xe8>)
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <SetSysClock+0xe8>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023a0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80023a2:	bf00      	nop
 80023a4:	4b11      	ldr	r3, [pc, #68]	; (80023ec <SetSysClock+0xe8>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f9      	beq.n	80023a4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <SetSysClock+0xf4>)
 80023b2:	f240 7205 	movw	r2, #1797	; 0x705
 80023b6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80023b8:	4a0c      	ldr	r2, [pc, #48]	; (80023ec <SetSysClock+0xe8>)
 80023ba:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <SetSysClock+0xe8>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f023 0303 	bic.w	r3, r3, #3
 80023c2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80023c4:	4a09      	ldr	r2, [pc, #36]	; (80023ec <SetSysClock+0xe8>)
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <SetSysClock+0xe8>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80023d0:	bf00      	nop
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <SetSysClock+0xe8>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d1f9      	bne.n	80023d2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40007000 	.word	0x40007000
 80023f4:	07405419 	.word	0x07405419
 80023f8:	40023c00 	.word	0x40023c00

080023fc <__libc_init_array>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	4e0d      	ldr	r6, [pc, #52]	; (8002434 <__libc_init_array+0x38>)
 8002400:	4c0d      	ldr	r4, [pc, #52]	; (8002438 <__libc_init_array+0x3c>)
 8002402:	1ba4      	subs	r4, r4, r6
 8002404:	10a4      	asrs	r4, r4, #2
 8002406:	2500      	movs	r5, #0
 8002408:	42a5      	cmp	r5, r4
 800240a:	d109      	bne.n	8002420 <__libc_init_array+0x24>
 800240c:	4e0b      	ldr	r6, [pc, #44]	; (800243c <__libc_init_array+0x40>)
 800240e:	4c0c      	ldr	r4, [pc, #48]	; (8002440 <__libc_init_array+0x44>)
 8002410:	f000 f818 	bl	8002444 <_init>
 8002414:	1ba4      	subs	r4, r4, r6
 8002416:	10a4      	asrs	r4, r4, #2
 8002418:	2500      	movs	r5, #0
 800241a:	42a5      	cmp	r5, r4
 800241c:	d105      	bne.n	800242a <__libc_init_array+0x2e>
 800241e:	bd70      	pop	{r4, r5, r6, pc}
 8002420:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002424:	4798      	blx	r3
 8002426:	3501      	adds	r5, #1
 8002428:	e7ee      	b.n	8002408 <__libc_init_array+0xc>
 800242a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800242e:	4798      	blx	r3
 8002430:	3501      	adds	r5, #1
 8002432:	e7f2      	b.n	800241a <__libc_init_array+0x1e>
 8002434:	0800245c 	.word	0x0800245c
 8002438:	0800245c 	.word	0x0800245c
 800243c:	0800245c 	.word	0x0800245c
 8002440:	08002460 	.word	0x08002460

08002444 <_init>:
 8002444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002446:	bf00      	nop
 8002448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800244a:	bc08      	pop	{r3}
 800244c:	469e      	mov	lr, r3
 800244e:	4770      	bx	lr

08002450 <_fini>:
 8002450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002452:	bf00      	nop
 8002454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002456:	bc08      	pop	{r3}
 8002458:	469e      	mov	lr, r3
 800245a:	4770      	bx	lr
