<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>172927433</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>582</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.312</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.688</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.235</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.382</twLogDel><twRouteDel>11.853</twRouteDel><twTotDel>19.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.699</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_22</twDest><twTotPathDel>19.224</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_22</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;22&gt;1</twBEL><twBEL>testALU/M_clock_q_22</twBEL></twPathDel><twLogDel>7.382</twLogDel><twRouteDel>11.842</twRouteDel><twTotDel>19.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.730</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.193</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.835</twRouteDel><twTotDel>19.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.730</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_18</twDest><twTotPathDel>19.192</twTotPathDel><twClkSkew dest = "0.598" src = "0.641">0.043</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_18</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>testALU/M_clock_q[18]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;18&gt;1</twBEL><twBEL>testALU/M_clock_q_18</twBEL></twPathDel><twLogDel>7.348</twLogDel><twRouteDel>11.844</twRouteDel><twTotDel>19.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.731</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_4</twDest><twTotPathDel>19.189</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[6]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;4&gt;1</twBEL><twBEL>testALU/M_clock_q_4</twBEL></twPathDel><twLogDel>7.382</twLogDel><twRouteDel>11.807</twRouteDel><twTotDel>19.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.741</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_22</twDest><twTotPathDel>19.182</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_22</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;22&gt;1</twBEL><twBEL>testALU/M_clock_q_22</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.824</twRouteDel><twTotDel>19.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.745</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_25</twDest><twTotPathDel>19.175</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_25</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[14]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;25&gt;1</twBEL><twBEL>testALU/M_clock_q_25</twBEL></twPathDel><twLogDel>7.382</twLogDel><twRouteDel>11.793</twRouteDel><twTotDel>19.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_13</twDest><twTotPathDel>19.152</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[14]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;13&gt;1</twBEL><twBEL>testALU/M_clock_q_13</twBEL></twPathDel><twLogDel>7.382</twLogDel><twRouteDel>11.770</twRouteDel><twTotDel>19.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.772</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_18</twDest><twTotPathDel>19.150</twTotPathDel><twClkSkew dest = "0.598" src = "0.641">0.043</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_18</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>testALU/M_clock_q[18]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;18&gt;1</twBEL><twBEL>testALU/M_clock_q_18</twBEL></twPathDel><twLogDel>7.324</twLogDel><twRouteDel>11.826</twRouteDel><twTotDel>19.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.773</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.150</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>testALU/alu/n0030[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut76</twComp><twBEL>testALU/alu/Mmux_aluOut2810</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>M_testALU_sum[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;11</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;66</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;66</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.617</twLogDel><twRouteDel>11.533</twRouteDel><twTotDel>19.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.773</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_4</twDest><twTotPathDel>19.147</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[6]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;4&gt;1</twBEL><twBEL>testALU/M_clock_q_4</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.789</twRouteDel><twTotDel>19.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.785</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_22</twDest><twTotPathDel>19.138</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_22</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut59</twComp><twBEL>testALU/alu/Sh141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>testALU/alu/Sh14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>testALU/alu/Mmux_aluOut2611</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut266</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>testALU/alu/Mmux_aluOut265</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/N181</twComp><twBEL>testALU/alu/Mmux_n131_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>testALU/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>testALU/N71</twComp><twBEL>testALU/alu/Mmux_aluOut267</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>M_testALU_sum[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N215</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>testALU/N215</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_state_q_FSM_FFd41-In1</twComp><twBEL>testALU/M_state_q_FSM_FFd41-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>testALU/M_state_q_FSM_FFd41-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/N192</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;615_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>testALU/N192</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;22&gt;1</twBEL><twBEL>testALU/M_clock_q_22</twBEL></twPathDel><twLogDel>4.467</twLogDel><twRouteDel>14.671</twRouteDel><twTotDel>19.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.787</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_25</twDest><twTotPathDel>19.133</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_25</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[14]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;25&gt;1</twBEL><twBEL>testALU/M_clock_q_25</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.775</twRouteDel><twTotDel>19.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_20</twDest><twTotPathDel>19.126</twTotPathDel><twClkSkew dest = "0.593" src = "0.641">0.048</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_20</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;20&gt;1</twBEL><twBEL>testALU/M_clock_q_20</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.768</twRouteDel><twTotDel>19.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_21</twDest><twTotPathDel>19.125</twTotPathDel><twClkSkew dest = "0.593" src = "0.641">0.048</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_21</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut59</twComp><twBEL>testALU/alu/Sh141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>testALU/alu/Sh14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>testALU/alu/Mmux_aluOut2611</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut266</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>testALU/alu/Mmux_aluOut265</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/N181</twComp><twBEL>testALU/alu/Mmux_n131_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>testALU/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>testALU/N71</twComp><twBEL>testALU/alu/Mmux_aluOut267</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>M_testALU_sum[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N215</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;11_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>testALU/N215</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_state_q_FSM_FFd41-In1</twComp><twBEL>testALU/M_state_q_FSM_FFd41-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>testALU/M_state_q_FSM_FFd41-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/N192</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;615_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>testALU/N192</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;21&gt;1</twBEL><twBEL>testALU/M_clock_q_21</twBEL></twPathDel><twLogDel>4.443</twLogDel><twRouteDel>14.682</twRouteDel><twTotDel>19.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.810</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_13</twDest><twTotPathDel>19.110</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[14]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;13&gt;1</twBEL><twBEL>testALU/M_clock_q_13</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.752</twRouteDel><twTotDel>19.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.112</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>testALU/alu/n0030[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/N128</twComp><twBEL>testALU/alu/Mmux_aluOut3010</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>M_testALU_sum[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;11</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_183_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;66</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;66</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.617</twLogDel><twRouteDel>11.495</twRouteDel><twTotDel>19.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_9</twDest><twTotPathDel>19.109</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>testALU/M_clock_q[10]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;9&gt;1</twBEL><twBEL>testALU/M_clock_q_9</twBEL></twPathDel><twLogDel>7.348</twLogDel><twRouteDel>11.761</twRouteDel><twTotDel>19.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.098</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M6</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.847</twDelInfo><twComp>testALU/n0030[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/M_adder_aluOut[6]</twComp><twBEL>testALU/alu/Mmux_n131</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>testALU/alu/M_adder_aluOut[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/alu/Mmux_z11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>testALU/alu/Mmux_z1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/alu/Mmux_z15</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>M_testALU_setz</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;66</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;66</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.617</twLogDel><twRouteDel>11.481</twRouteDel><twTotDel>19.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_20</twDest><twTotPathDel>19.084</twTotPathDel><twClkSkew dest = "0.593" src = "0.641">0.048</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_20</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;20&gt;1</twBEL><twBEL>testALU/M_clock_q_20</twBEL></twPathDel><twLogDel>7.334</twLogDel><twRouteDel>11.750</twRouteDel><twTotDel>19.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.838</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_19</twDest><twTotPathDel>19.079</twTotPathDel><twClkSkew dest = "0.593" src = "0.641">0.048</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_19</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;19&gt;1</twBEL><twBEL>testALU/M_clock_q_19</twBEL></twPathDel><twLogDel>7.358</twLogDel><twRouteDel>11.721</twRouteDel><twTotDel>19.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.840</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_17</twDest><twTotPathDel>19.082</twTotPathDel><twClkSkew dest = "0.598" src = "0.641">0.043</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_17</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>testALU/M_clock_q[18]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;17&gt;1</twBEL><twBEL>testALU/M_clock_q_17</twBEL></twPathDel><twLogDel>7.348</twLogDel><twRouteDel>11.734</twRouteDel><twTotDel>19.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.843</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.080</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;13&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.283</twLogDel><twRouteDel>11.797</twRouteDel><twTotDel>19.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.853</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_9</twDest><twTotPathDel>19.067</twTotPathDel><twClkSkew dest = "0.596" src = "0.641">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M1</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>testALU/alu/n0030[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/alu/N143</twComp><twBEL>testALU/alu/Mmux_aluOut168</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>M_testALU_sum[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>testALU/M_clock_q[10]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;9&gt;1</twBEL><twBEL>testALU/M_clock_q_9</twBEL></twPathDel><twLogDel>7.324</twLogDel><twRouteDel>11.743</twRouteDel><twTotDel>19.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.854</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_22</twDest><twTotPathDel>19.069</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_22</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;13&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;22&gt;1</twBEL><twBEL>testALU/M_clock_q_22</twBEL></twPathDel><twLogDel>7.283</twLogDel><twRouteDel>11.786</twRouteDel><twTotDel>19.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.865</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.058</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>testALU/alu/n0030[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]</twComp><twBEL>testALU/alu/Mmux_n101</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>testALU/alu/M_adder_aluOut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/alu/Mmux_z11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>testALU/alu/Mmux_z1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/alu/Mmux_z15</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>M_testALU_setz</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;62</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;62</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;66</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;66</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.612</twLogDel><twRouteDel>11.446</twRouteDel><twTotDel>19.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd53</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.049</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd53</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X9Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>testALU/M_state_q_FSM_FFd53</twComp><twBEL>testALU/M_state_q_FSM_FFd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>testALU/M_state_q_FSM_FFd53</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd53</twComp><twBEL>testALU/M_state_q_Mmux__n0547_rs_A&lt;16&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>testALU/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/N71</twComp><twBEL>testALU/M_state_q_Mmux__n0547_rs_A&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>testALU/Mmux__n0547_rs_A[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[3]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;0&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[7]</twComp><twBEL>testALU/Mmux__n0547_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.480</twLogDel><twRouteDel>11.569</twRouteDel><twTotDel>19.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.870</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.053</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M14</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>testALU/alu/n0030[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut133</twComp><twBEL>testALU/alu/Mmux_aluOut1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.950</twDelInfo><twComp>M_testALU_sum[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]</twComp><twBEL>testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>testALU/M_alu_aluOut[15]_PWR_8_o_equal_156_o[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;61</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>testALU/M_clock_q[21]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;66</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;66</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.330</twLogDel><twRouteDel>11.723</twRouteDel><twTotDel>19.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.871</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.052</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;12&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B15</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>testALU/alu/adder/Mmult_n0030</twComp><twBEL>testALU/alu/adder/Mmult_n0030</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>testALU/alu/n0030[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_testALU_sum[4]</twComp><twBEL>testALU/alu/Mmux_aluOut2210</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>M_testALU_sum[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N162</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;1_SW1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>testALU/N162</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;67</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>7.255</twLogDel><twRouteDel>11.797</twRouteDel><twTotDel>19.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="FF">testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType="FF">testALU/M_clock_q_23</twDest><twTotPathDel>19.051</twTotPathDel><twClkSkew dest = "0.599" src = "0.641">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>testALU/M_state_q_FSM_FFd21</twSrc><twDest BELType='FF'>testALU/M_clock_q_23</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>testALU/M_state_q_FSM_FFd22</twComp><twBEL>testALU/M_state_q_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>testALU/M_state_q_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;8&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;8&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd3_2</twComp><twBEL>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>testALU/M_state_q_sevensegdisp&lt;20&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp><twBEL>testALU/Mmux__n0547_rs_lut&lt;8&gt;</twBEL><twBEL>testALU/Mmux__n0547_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>testALU/Mmux__n0547_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y34.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>testALU/_n0547[1]</twComp><twBEL>testALU/Mmux__n0547_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>testALU/_n0547[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/alu/Mmux_aluOut325</twComp><twBEL>testALU/Mmux_M_alu_a171</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>testALU/M_alu_a[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut59</twComp><twBEL>testALU/alu/Sh141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>testALU/alu/Sh14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>testALU/alu/Mmux_aluOut2611</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/alu/Mmux_aluOut264</twComp><twBEL>testALU/alu/Mmux_aluOut266</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>testALU/alu/Mmux_aluOut265</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>testALU/N181</twComp><twBEL>testALU/alu/Mmux_n131_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>testALU/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>testALU/N71</twComp><twBEL>testALU/alu/Mmux_aluOut267</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>M_testALU_sum[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N194</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>testALU/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/M_state_q_FSM_FFd26</twComp><twBEL>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>testALU/M_alu_aluOut[15]_GND_8_o_equal_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>testALU/N166</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;0&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>testALU/M_state_q_M_clock_d&lt;0&gt;611</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>testALU/M_clock_q[12]</twComp><twBEL>testALU/M_state_q_M_clock_d&lt;23&gt;1</twBEL><twBEL>testALU/M_clock_q_23</twBEL></twPathDel><twLogDel>4.515</twLogDel><twRouteDel>14.536</twRouteDel><twTotDel>19.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[3]/CLK" logResource="seg/ctr/M_ctr_q_0/CK" locationPin="SLICE_X0Y8.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[3]/CLK" logResource="seg/ctr/M_ctr_q_1/CK" locationPin="SLICE_X0Y8.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[3]/CLK" logResource="seg/ctr/M_ctr_q_2/CK" locationPin="SLICE_X0Y8.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[3]/CLK" logResource="seg/ctr/M_ctr_q_3/CK" locationPin="SLICE_X0Y8.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[7]/CLK" logResource="seg/ctr/M_ctr_q_4/CK" locationPin="SLICE_X0Y9.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[7]/CLK" logResource="seg/ctr/M_ctr_q_5/CK" locationPin="SLICE_X0Y9.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[7]/CLK" logResource="seg/ctr/M_ctr_q_6/CK" locationPin="SLICE_X0Y9.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[7]/CLK" logResource="seg/ctr/M_ctr_q_7/CK" locationPin="SLICE_X0Y9.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[11]/CLK" logResource="seg/ctr/M_ctr_q_8/CK" locationPin="SLICE_X0Y10.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[11]/CLK" logResource="seg/ctr/M_ctr_q_9/CK" locationPin="SLICE_X0Y10.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[11]/CLK" logResource="seg/ctr/M_ctr_q_10/CK" locationPin="SLICE_X0Y10.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[11]/CLK" logResource="seg/ctr/M_ctr_q_11/CK" locationPin="SLICE_X0Y10.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[15]/CLK" logResource="seg/ctr/M_ctr_q_12/CK" locationPin="SLICE_X0Y11.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[15]/CLK" logResource="seg/ctr/M_ctr_q_13/CK" locationPin="SLICE_X0Y11.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[15]/CLK" logResource="seg/ctr/M_ctr_q_14/CK" locationPin="SLICE_X0Y11.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="seg/ctr/M_ctr_q[15]/CLK" logResource="seg/ctr/M_ctr_q_15/CK" locationPin="SLICE_X0Y11.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_ctr_q_17/CLK" logResource="seg/ctr/M_ctr_q_16/CK" locationPin="SLICE_X0Y12.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_ctr_q_17/CLK" logResource="seg/ctr/M_ctr_q_17/CK" locationPin="SLICE_X0Y12.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_state_q_sevensegdisp&lt;16&gt;2/CLK" logResource="testALU/M_state_q_FSM_FFd12/CK" locationPin="SLICE_X8Y14.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="testALU/M_state_q_sevensegdisp&lt;16&gt;2/SR" logResource="testALU/M_state_q_FSM_FFd12/SR" locationPin="SLICE_X8Y14.SR" clockNet="M_reset_cond_out"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[18]/CLK" logResource="testALU/M_clock_q_15/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[18]/CLK" logResource="testALU/M_clock_q_16/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[18]/CLK" logResource="testALU/M_clock_q_17/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[18]/CLK" logResource="testALU/M_clock_q_18/CK" locationPin="SLICE_X12Y19.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[10]/CLK" logResource="testALU/M_clock_q_7/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[10]/CLK" logResource="testALU/M_clock_q_8/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[10]/CLK" logResource="testALU/M_clock_q_9/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_clock_q[10]/CLK" logResource="testALU/M_clock_q_10/CK" locationPin="SLICE_X12Y20.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="testALU/M_state_q_FSM_FFd52/CLK" logResource="testALU/M_state_q_FSM_FFd50/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.312</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>172927433</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2818</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>19.312</twMinPer><twFootnote number="1" /><twMaxFreq>51.781</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 06 01:47:41 2019 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4559 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
