Classic Timing Analyzer report for TA1
Fri May 22 00:49:57 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'B[4]'
  8. Clock Setup: 'A[4]'
  9. Clock Setup: 'start'
 10. Clock Hold: 'clock'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                   ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.391 ns                         ; start                                                                                                  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.932 ns                        ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[0]                                                                                   ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.568 ns                        ; Bexp[4]                                                                                                ; Cexp[3]                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.668 ns                         ; B[4]                                                                                                   ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 65.89 MHz ( period = 15.176 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; 0            ;
; Clock Setup: 'start'         ; N/A                                      ; None          ; 335.80 MHz ( period = 2.978 ns ) ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start      ; start    ; 0            ;
; Clock Setup: 'A[4]'          ; N/A                                      ; None          ; 335.80 MHz ( period = 2.978 ns ) ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]       ; A[4]     ; 0            ;
; Clock Setup: 'B[4]'          ; N/A                                      ; None          ; 335.80 MHz ( period = 2.978 ns ) ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]       ; B[4]     ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]               ; generator:inst|inst15                                                                    ; clock      ; clock    ; 121          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                        ;                                                                                          ;            ;          ; 121          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]               ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]               ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]               ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 65.89 MHz ( period = 15.176 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]               ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 66.19 MHz ( period = 15.108 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 66.19 MHz ( period = 15.108 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 66.19 MHz ( period = 15.108 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 66.19 MHz ( period = 15.108 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 69.43 MHz ( period = 14.404 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                ; clock      ; clock    ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; 97.62 MHz ( period = 10.244 ns )               ; generator:inst|inst15                                                                                  ; generator:inst|inst16                                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]               ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]               ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]               ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]               ; clock      ; clock    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]               ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]               ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]               ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]               ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 116.12 MHz ( period = 8.612 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A   ; 116.12 MHz ( period = 8.612 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A   ; 116.12 MHz ( period = 8.612 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A   ; 116.12 MHz ( period = 8.612 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A   ; 125.13 MHz ( period = 7.992 ns )               ; generator:inst|inst3                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                ; clock      ; clock    ; None                        ; None                      ; 3.367 ns                ;
; N/A   ; 126.45 MHz ( period = 7.908 ns )               ; generator:inst|inst2                                                                                   ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                ; clock      ; clock    ; None                        ; None                      ; 3.325 ns                ;
; N/A   ; 187.23 MHz ( period = 5.341 ns )               ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; generator:inst|inst2                                                                                   ; clock      ; clock    ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; 306.56 MHz ( period = 3.262 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 308.26 MHz ( period = 3.244 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 313.28 MHz ( period = 3.192 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 316.46 MHz ( period = 3.160 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 318.07 MHz ( period = 3.144 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 318.37 MHz ( period = 3.141 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.650 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 321.96 MHz ( period = 3.106 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 322.06 MHz ( period = 3.105 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 325.31 MHz ( period = 3.074 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 335.68 MHz ( period = 2.979 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 336.25 MHz ( period = 2.974 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 337.15 MHz ( period = 2.966 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 339.90 MHz ( period = 2.942 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 340.25 MHz ( period = 2.939 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 340.72 MHz ( period = 2.935 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 341.88 MHz ( period = 2.925 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 345.90 MHz ( period = 2.891 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 348.55 MHz ( period = 2.869 ns )               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 355.37 MHz ( period = 2.814 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 356.76 MHz ( period = 2.803 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 385.80 MHz ( period = 2.592 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 390.78 MHz ( period = 2.559 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; 396.67 MHz ( period = 2.521 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 396.67 MHz ( period = 2.521 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 399.68 MHz ( period = 2.502 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; 402.74 MHz ( period = 2.483 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; 403.71 MHz ( period = 2.477 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; 404.20 MHz ( period = 2.474 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 406.67 MHz ( period = 2.459 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; 407.00 MHz ( period = 2.457 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; 414.59 MHz ( period = 2.412 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 417.36 MHz ( period = 2.396 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 420.52 MHz ( period = 2.378 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; clock      ; clock    ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 421.23 MHz ( period = 2.374 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; 431.59 MHz ( period = 2.317 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; 433.46 MHz ( period = 2.307 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; 437.83 MHz ( period = 2.284 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 438.60 MHz ( period = 2.280 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 438.79 MHz ( period = 2.279 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; 439.17 MHz ( period = 2.277 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 441.11 MHz ( period = 2.267 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; 442.48 MHz ( period = 2.260 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 445.24 MHz ( period = 2.246 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; 446.23 MHz ( period = 2.241 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 446.63 MHz ( period = 2.239 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; 450.45 MHz ( period = 2.220 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 451.88 MHz ( period = 2.213 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; clock      ; clock    ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 452.69 MHz ( period = 2.209 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; clock      ; clock    ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; 459.14 MHz ( period = 2.178 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; 459.77 MHz ( period = 2.175 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; clock      ; clock    ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; 467.95 MHz ( period = 2.137 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 474.61 MHz ( period = 2.107 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; clock      ; clock    ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; 484.03 MHz ( period = 2.066 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 489.72 MHz ( period = 2.042 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; 499.50 MHz ( period = 2.002 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; clock      ; clock    ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; clock      ; clock    ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; normMain:inst1|main:inst|reg:inst6|inst8                                                               ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                ; clock      ; clock    ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|inst3                                                                                   ; generator:inst|inst2                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                ; clock      ; clock    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                ; clock      ; clock    ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                ; clock      ; clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]               ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]               ; clock      ; clock    ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                ; clock      ; clock    ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                ; clock      ; clock    ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]               ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]               ; clock      ; clock    ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|inst2                                                                                   ; generator:inst|inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                ; clock      ; clock    ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]               ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]               ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|inst                                                                                    ; generator:inst|inst                                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|inst3                                                                                   ; generator:inst|inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; generator:inst|inst2                                                                                   ; generator:inst|inst2                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                ; clock      ; clock    ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                ; clock      ; clock    ; None                        ; None                      ; 0.415 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B[4]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                     ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; 340.25 MHz ( period = 2.939 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 342.00 MHz ( period = 2.924 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 350.02 MHz ( period = 2.857 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.650 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 354.36 MHz ( period = 2.822 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 354.48 MHz ( period = 2.821 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 362.58 MHz ( period = 2.758 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 376.22 MHz ( period = 2.658 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 378.36 MHz ( period = 2.643 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 381.10 MHz ( period = 2.624 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; 382.70 MHz ( period = 2.613 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 384.32 MHz ( period = 2.602 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; 385.51 MHz ( period = 2.594 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 388.05 MHz ( period = 2.577 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 391.54 MHz ( period = 2.554 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 403.71 MHz ( period = 2.477 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 427.17 MHz ( period = 2.341 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 433.28 MHz ( period = 2.308 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 439.56 MHz ( period = 2.275 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 449.24 MHz ( period = 2.226 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 450.86 MHz ( period = 2.218 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; 451.88 MHz ( period = 2.213 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; 456.00 MHz ( period = 2.193 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; 456.62 MHz ( period = 2.190 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 458.72 MHz ( period = 2.180 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 459.77 MHz ( period = 2.175 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; 460.19 MHz ( period = 2.173 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 469.26 MHz ( period = 2.131 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; 469.92 MHz ( period = 2.128 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 472.14 MHz ( period = 2.118 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 482.86 MHz ( period = 2.071 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 486.62 MHz ( period = 2.055 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; 491.88 MHz ( period = 2.033 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; 494.32 MHz ( period = 2.023 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.458 ns                ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A[4]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                     ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; 340.25 MHz ( period = 2.939 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 342.00 MHz ( period = 2.924 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 350.02 MHz ( period = 2.857 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.650 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 354.36 MHz ( period = 2.822 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 354.48 MHz ( period = 2.821 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 362.58 MHz ( period = 2.758 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 376.22 MHz ( period = 2.658 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 378.36 MHz ( period = 2.643 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 381.10 MHz ( period = 2.624 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; 382.70 MHz ( period = 2.613 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 384.32 MHz ( period = 2.602 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; 385.51 MHz ( period = 2.594 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 388.05 MHz ( period = 2.577 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 391.54 MHz ( period = 2.554 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 403.71 MHz ( period = 2.477 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 427.17 MHz ( period = 2.341 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 433.28 MHz ( period = 2.308 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 439.56 MHz ( period = 2.275 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 449.24 MHz ( period = 2.226 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 450.86 MHz ( period = 2.218 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; 451.88 MHz ( period = 2.213 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; 456.00 MHz ( period = 2.193 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; 456.62 MHz ( period = 2.190 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 458.72 MHz ( period = 2.180 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 459.77 MHz ( period = 2.175 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; 460.19 MHz ( period = 2.173 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 469.26 MHz ( period = 2.131 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; 469.92 MHz ( period = 2.128 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 472.14 MHz ( period = 2.118 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 482.86 MHz ( period = 2.071 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 486.62 MHz ( period = 2.055 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; 491.88 MHz ( period = 2.033 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; 494.32 MHz ( period = 2.023 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.458 ns                ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start'                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                     ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.776 ns                ;
; N/A   ; 340.25 MHz ( period = 2.939 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 342.00 MHz ( period = 2.924 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 350.02 MHz ( period = 2.857 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.650 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 353.86 MHz ( period = 2.826 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 354.36 MHz ( period = 2.822 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 354.48 MHz ( period = 2.821 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 362.58 MHz ( period = 2.758 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 376.22 MHz ( period = 2.658 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 378.36 MHz ( period = 2.643 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 381.10 MHz ( period = 2.624 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; 382.70 MHz ( period = 2.613 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 384.32 MHz ( period = 2.602 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; 385.51 MHz ( period = 2.594 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns )               ; normMain:inst1|main:inst|reg:inst6|inst  ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 388.05 MHz ( period = 2.577 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 391.54 MHz ( period = 2.554 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 2.335 ns                ;
; N/A   ; 403.71 MHz ( period = 2.477 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 427.17 MHz ( period = 2.341 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; 433.28 MHz ( period = 2.308 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 439.56 MHz ( period = 2.275 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 449.24 MHz ( period = 2.226 ns )               ; normMain:inst1|main:inst|reg:inst6|inst1 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 450.86 MHz ( period = 2.218 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; 451.88 MHz ( period = 2.213 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; 456.00 MHz ( period = 2.193 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; 456.62 MHz ( period = 2.190 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 458.72 MHz ( period = 2.180 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 459.77 MHz ( period = 2.175 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; 460.19 MHz ( period = 2.173 ns )               ; normMain:inst1|main:inst|reg:inst6|inst3 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 469.26 MHz ( period = 2.131 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; 469.92 MHz ( period = 2.128 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 472.14 MHz ( period = 2.118 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst9 ; start      ; start    ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 478.47 MHz ( period = 2.090 ns )               ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 482.86 MHz ( period = 2.071 ns )               ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 486.62 MHz ( period = 2.055 ns )               ; normMain:inst1|main:inst|reg:inst6|inst2 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; 491.88 MHz ( period = 2.033 ns )               ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; 494.32 MHz ( period = 2.023 ns )               ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst5 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst4 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst6 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst7 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst4 ; start      ; start    ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst7 ; start      ; start    ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst3 ; start      ; start    ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst6 ; start      ; start    ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst5 ; start      ; start    ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst  ; start      ; start    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst8 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst2 ; start      ; start    ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst1 ; start      ; start    ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; normMain:inst1|main:inst|reg:inst6|inst9 ; normMain:inst1|main:inst|reg:inst6|inst8 ; start      ; start    ; None                        ; None                      ; 1.458 ns                ;
+-------+------------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                     ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; generator:inst|inst15                    ; clock      ; clock    ; None                       ; None                       ; 0.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst3                                                                     ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator:inst|inst2                                                                     ; normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 3.138 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                       ; To Clock ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 5.391 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 5.357 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.357 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.357 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.357 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.092 ns   ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 4.877 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 4.634 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.634 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.634 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.634 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 4.296 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 4.053 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.053 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.053 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.053 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 3.618 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 3.618 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.504 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.502 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.501 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.496 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.494 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.488 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.487 ns   ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.359 ns   ; A[3]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.359 ns   ; A[3]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.286 ns   ; B[3]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.285 ns   ; B[3]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.262 ns   ; B[0]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.249 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A   ; None         ; 3.249 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A   ; None         ; 3.248 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A   ; None         ; 3.248 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A   ; None         ; 3.246 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A   ; None         ; 3.246 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A   ; None         ; 3.246 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A   ; None         ; 3.246 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A   ; None         ; 3.184 ns   ; B[0]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.150 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A   ; None         ; 3.150 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A   ; None         ; 3.149 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A   ; None         ; 3.149 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A   ; None         ; 3.147 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A   ; None         ; 3.147 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A   ; None         ; 3.147 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A   ; None         ; 3.147 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A   ; None         ; 3.140 ns   ; A[2]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.135 ns   ; A[2]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.113 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A   ; None         ; 3.113 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A   ; None         ; 3.112 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A   ; None         ; 3.112 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A   ; None         ; 3.110 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A   ; None         ; 3.110 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A   ; None         ; 3.110 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A   ; None         ; 3.110 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A   ; None         ; 3.087 ns   ; B[2]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.081 ns   ; B[2]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.063 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.063 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.060 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.057 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.053 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.049 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.037 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 3.037 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.016 ns   ; A[0]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.001 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A   ; None         ; 3.001 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A   ; None         ; 2.926 ns   ; B[1]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 2.924 ns   ; B[1]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 2.902 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A   ; None         ; 2.902 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A   ; None         ; 2.882 ns   ; A[0]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 2.865 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A   ; None         ; 2.865 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A   ; None         ; 2.725 ns   ; A[1]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 2.723 ns   ; A[1]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 2.713 ns   ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 2.655 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A   ; None         ; 2.655 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A   ; None         ; 2.604 ns   ; clock ; generator:inst|inst                                                                      ; clock    ;
; N/A   ; None         ; 2.556 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A   ; None         ; 2.556 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A   ; None         ; 2.519 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A   ; None         ; 2.519 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A   ; None         ; 2.462 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A   ; None         ; 2.462 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A   ; None         ; 2.461 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A   ; None         ; 2.461 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A   ; None         ; 2.459 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A   ; None         ; 2.459 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A   ; None         ; 2.457 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A   ; None         ; 2.457 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A   ; None         ; 2.363 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A   ; None         ; 2.363 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A   ; None         ; 2.362 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A   ; None         ; 2.362 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A   ; None         ; 2.360 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A   ; None         ; 2.360 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A   ; None         ; 2.358 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A   ; None         ; 2.358 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A   ; None         ; 2.326 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A   ; None         ; 2.326 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A   ; None         ; 2.325 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A   ; None         ; 2.325 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A   ; None         ; 2.323 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A   ; None         ; 2.323 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A   ; None         ; 2.321 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A   ; None         ; 2.321 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A   ; None         ; 2.208 ns   ; start ; generator:inst|inst3                                                                     ; clock    ;
; N/A   ; None         ; 2.074 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A   ; None         ; 2.074 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A   ; None         ; 1.975 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A   ; None         ; 1.975 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A   ; None         ; 1.938 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A   ; None         ; 1.938 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A   ; None         ; 1.881 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A   ; None         ; 1.881 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A   ; None         ; 1.880 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A   ; None         ; 1.880 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A   ; None         ; 1.878 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A   ; None         ; 1.878 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A   ; None         ; 1.876 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A   ; None         ; 1.876 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A   ; None         ; 1.782 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A   ; None         ; 1.782 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A   ; None         ; 1.781 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A   ; None         ; 1.781 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A   ; None         ; 1.779 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A   ; None         ; 1.779 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A   ; None         ; 1.777 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A   ; None         ; 1.777 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A   ; None         ; 1.745 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A   ; None         ; 1.745 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A   ; None         ; 1.744 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A   ; None         ; 1.744 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A   ; None         ; 1.742 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A   ; None         ; 1.742 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A   ; None         ; 1.740 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A   ; None         ; 1.740 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A   ; None         ; 1.228 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A   ; None         ; 1.228 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A   ; None         ; 1.227 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A   ; None         ; 1.227 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A   ; None         ; 1.225 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A   ; None         ; 1.225 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A   ; None         ; 1.225 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A   ; None         ; 1.225 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A   ; None         ; 0.980 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A   ; None         ; 0.980 ns   ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A   ; None         ; 0.634 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A   ; None         ; 0.634 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A   ; None         ; 0.441 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A   ; None         ; 0.441 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A   ; None         ; 0.440 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A   ; None         ; 0.440 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A   ; None         ; 0.438 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A   ; None         ; 0.438 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A   ; None         ; 0.436 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A   ; None         ; 0.436 ns   ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A   ; None         ; 0.053 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A   ; None         ; 0.053 ns   ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A   ; None         ; -0.140 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A   ; None         ; -0.140 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A   ; None         ; -0.141 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A   ; None         ; -0.141 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A   ; None         ; -0.143 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A   ; None         ; -0.143 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A   ; None         ; -0.145 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A   ; None         ; -0.145 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                   ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.932 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[0] ; clock      ;
; N/A   ; None         ; 12.769 ns  ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; res[0] ; clock      ;
; N/A   ; None         ; 12.728 ns  ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; res[3] ; clock      ;
; N/A   ; None         ; 12.664 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[3] ; clock      ;
; N/A   ; None         ; 12.635 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[1] ; clock      ;
; N/A   ; None         ; 12.442 ns  ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; res[1] ; clock      ;
; N/A   ; None         ; 12.371 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[2] ; clock      ;
; N/A   ; None         ; 12.293 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[5] ; clock      ;
; N/A   ; None         ; 12.271 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[7] ; clock      ;
; N/A   ; None         ; 12.190 ns  ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; res[2] ; clock      ;
; N/A   ; None         ; 12.158 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[4] ; clock      ;
; N/A   ; None         ; 12.153 ns  ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; res[5] ; clock      ;
; N/A   ; None         ; 11.870 ns  ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; res[4] ; clock      ;
; N/A   ; None         ; 11.866 ns  ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; res[7] ; clock      ;
; N/A   ; None         ; 11.812 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[6] ; clock      ;
; N/A   ; None         ; 11.672 ns  ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; res[6] ; clock      ;
; N/A   ; None         ; 10.968 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[8] ; clock      ;
; N/A   ; None         ; 10.910 ns  ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; Shift  ; clock      ;
; N/A   ; None         ; 10.902 ns  ; generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; Done   ; clock      ;
; N/A   ; None         ; 10.763 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[0] ; start      ;
; N/A   ; None         ; 10.726 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[0] ; B[4]       ;
; N/A   ; None         ; 10.627 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[0] ; A[4]       ;
; N/A   ; None         ; 10.600 ns  ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; res[0] ; start      ;
; N/A   ; None         ; 10.563 ns  ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; res[0] ; B[4]       ;
; N/A   ; None         ; 10.559 ns  ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; res[3] ; start      ;
; N/A   ; None         ; 10.522 ns  ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; res[3] ; B[4]       ;
; N/A   ; None         ; 10.495 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[3] ; start      ;
; N/A   ; None         ; 10.466 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[1] ; start      ;
; N/A   ; None         ; 10.464 ns  ; normMain:inst1|main:inst|reg:inst6|inst                                                                ; res[0] ; A[4]       ;
; N/A   ; None         ; 10.458 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[3] ; B[4]       ;
; N/A   ; None         ; 10.429 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[1] ; B[4]       ;
; N/A   ; None         ; 10.423 ns  ; normMain:inst1|main:inst|reg:inst6|inst3                                                               ; res[3] ; A[4]       ;
; N/A   ; None         ; 10.359 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[3] ; A[4]       ;
; N/A   ; None         ; 10.330 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[1] ; A[4]       ;
; N/A   ; None         ; 10.273 ns  ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; res[1] ; start      ;
; N/A   ; None         ; 10.236 ns  ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; res[1] ; B[4]       ;
; N/A   ; None         ; 10.202 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[2] ; start      ;
; N/A   ; None         ; 10.165 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[2] ; B[4]       ;
; N/A   ; None         ; 10.137 ns  ; normMain:inst1|main:inst|reg:inst6|inst1                                                               ; res[1] ; A[4]       ;
; N/A   ; None         ; 10.124 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[5] ; start      ;
; N/A   ; None         ; 10.102 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[7] ; start      ;
; N/A   ; None         ; 10.087 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[5] ; B[4]       ;
; N/A   ; None         ; 10.066 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[2] ; A[4]       ;
; N/A   ; None         ; 10.065 ns  ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[7] ; B[4]       ;
; N/A   ; None         ; 10.021 ns  ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; res[2] ; start      ;
; N/A   ; None         ; 9.989 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[4] ; start      ;
; N/A   ; None         ; 9.988 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[5] ; A[4]       ;
; N/A   ; None         ; 9.984 ns   ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; res[2] ; B[4]       ;
; N/A   ; None         ; 9.984 ns   ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; res[5] ; start      ;
; N/A   ; None         ; 9.966 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[7] ; A[4]       ;
; N/A   ; None         ; 9.952 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[4] ; B[4]       ;
; N/A   ; None         ; 9.947 ns   ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; res[5] ; B[4]       ;
; N/A   ; None         ; 9.885 ns   ; normMain:inst1|main:inst|reg:inst6|inst2                                                               ; res[2] ; A[4]       ;
; N/A   ; None         ; 9.853 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[4] ; A[4]       ;
; N/A   ; None         ; 9.848 ns   ; normMain:inst1|main:inst|reg:inst6|inst5                                                               ; res[5] ; A[4]       ;
; N/A   ; None         ; 9.701 ns   ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; res[4] ; start      ;
; N/A   ; None         ; 9.697 ns   ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; res[7] ; start      ;
; N/A   ; None         ; 9.664 ns   ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; res[4] ; B[4]       ;
; N/A   ; None         ; 9.660 ns   ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; res[7] ; B[4]       ;
; N/A   ; None         ; 9.643 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[6] ; start      ;
; N/A   ; None         ; 9.606 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[6] ; B[4]       ;
; N/A   ; None         ; 9.565 ns   ; normMain:inst1|main:inst|reg:inst6|inst4                                                               ; res[4] ; A[4]       ;
; N/A   ; None         ; 9.561 ns   ; normMain:inst1|main:inst|reg:inst6|inst7                                                               ; res[7] ; A[4]       ;
; N/A   ; None         ; 9.507 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[6] ; A[4]       ;
; N/A   ; None         ; 9.503 ns   ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; res[6] ; start      ;
; N/A   ; None         ; 9.466 ns   ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; res[6] ; B[4]       ;
; N/A   ; None         ; 9.367 ns   ; normMain:inst1|main:inst|reg:inst6|inst6                                                               ; res[6] ; A[4]       ;
; N/A   ; None         ; 8.799 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[8] ; start      ;
; N/A   ; None         ; 8.762 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[8] ; B[4]       ;
; N/A   ; None         ; 8.663 ns   ; normMain:inst1|main:inst|reg:inst6|inst9                                                               ; res[8] ; A[4]       ;
; N/A   ; None         ; 8.438 ns   ; generator:inst|inst16                                                                                  ; Add    ; clock      ;
; N/A   ; None         ; 7.295 ns   ; generator:inst|inst2                                                                                   ; Add    ; clock      ;
; N/A   ; None         ; 7.094 ns   ; generator:inst|inst3                                                                                   ; Add    ; clock      ;
; N/A   ; None         ; 6.927 ns   ; generator:inst|inst2                                                                                   ; Done   ; clock      ;
; N/A   ; None         ; 6.591 ns   ; generator:inst|inst2                                                                                   ; Shift  ; clock      ;
; N/A   ; None         ; 6.565 ns   ; generator:inst|inst3                                                                                   ; Done   ; clock      ;
; N/A   ; None         ; 6.529 ns   ; generator:inst|inst2                                                                                   ; Load   ; clock      ;
; N/A   ; None         ; 6.474 ns   ; generator:inst|inst3                                                                                   ; Shift  ; clock      ;
; N/A   ; None         ; 6.328 ns   ; generator:inst|inst3                                                                                   ; Load   ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+--------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 14.568 ns       ; Bexp[4] ; Cexp[3] ;
; N/A   ; None              ; 14.364 ns       ; Aexp[4] ; Cexp[3] ;
; N/A   ; None              ; 14.133 ns       ; Bexp[0] ; Cexp[3] ;
; N/A   ; None              ; 14.008 ns       ; Aexp[2] ; Cexp[3] ;
; N/A   ; None              ; 13.984 ns       ; Bexp[2] ; Cexp[3] ;
; N/A   ; None              ; 13.711 ns       ; Aexp[1] ; Cexp[3] ;
; N/A   ; None              ; 13.617 ns       ; Bexp[3] ; Cexp[3] ;
; N/A   ; None              ; 13.485 ns       ; Aexp[0] ; Cexp[3] ;
; N/A   ; None              ; 12.982 ns       ; Aexp[3] ; Cexp[3] ;
; N/A   ; None              ; 12.946 ns       ; Bexp[1] ; Cexp[3] ;
; N/A   ; None              ; 11.241 ns       ; Bexp[4] ; Cexp[2] ;
; N/A   ; None              ; 11.234 ns       ; Bexp[4] ; Cexp[4] ;
; N/A   ; None              ; 11.224 ns       ; Bexp[4] ; Cexp[0] ;
; N/A   ; None              ; 11.188 ns       ; Bexp[4] ; Cexp[1] ;
; N/A   ; None              ; 11.037 ns       ; Aexp[4] ; Cexp[2] ;
; N/A   ; None              ; 11.030 ns       ; Aexp[4] ; Cexp[4] ;
; N/A   ; None              ; 11.020 ns       ; Aexp[4] ; Cexp[0] ;
; N/A   ; None              ; 10.984 ns       ; Aexp[4] ; Cexp[1] ;
; N/A   ; None              ; 10.806 ns       ; Bexp[0] ; Cexp[2] ;
; N/A   ; None              ; 10.799 ns       ; Bexp[0] ; Cexp[4] ;
; N/A   ; None              ; 10.789 ns       ; Bexp[0] ; Cexp[0] ;
; N/A   ; None              ; 10.753 ns       ; Bexp[0] ; Cexp[1] ;
; N/A   ; None              ; 10.681 ns       ; Aexp[2] ; Cexp[2] ;
; N/A   ; None              ; 10.674 ns       ; Aexp[2] ; Cexp[4] ;
; N/A   ; None              ; 10.664 ns       ; Aexp[2] ; Cexp[0] ;
; N/A   ; None              ; 10.657 ns       ; Bexp[2] ; Cexp[2] ;
; N/A   ; None              ; 10.650 ns       ; Bexp[2] ; Cexp[4] ;
; N/A   ; None              ; 10.640 ns       ; Bexp[2] ; Cexp[0] ;
; N/A   ; None              ; 10.628 ns       ; Aexp[2] ; Cexp[1] ;
; N/A   ; None              ; 10.604 ns       ; Bexp[2] ; Cexp[1] ;
; N/A   ; None              ; 10.384 ns       ; Aexp[1] ; Cexp[2] ;
; N/A   ; None              ; 10.377 ns       ; Aexp[1] ; Cexp[4] ;
; N/A   ; None              ; 10.367 ns       ; Aexp[1] ; Cexp[0] ;
; N/A   ; None              ; 10.331 ns       ; Aexp[1] ; Cexp[1] ;
; N/A   ; None              ; 10.290 ns       ; Bexp[3] ; Cexp[2] ;
; N/A   ; None              ; 10.283 ns       ; Bexp[3] ; Cexp[4] ;
; N/A   ; None              ; 10.273 ns       ; Bexp[3] ; Cexp[0] ;
; N/A   ; None              ; 10.237 ns       ; Bexp[3] ; Cexp[1] ;
; N/A   ; None              ; 10.158 ns       ; Aexp[0] ; Cexp[2] ;
; N/A   ; None              ; 10.151 ns       ; Aexp[0] ; Cexp[4] ;
; N/A   ; None              ; 10.141 ns       ; Aexp[0] ; Cexp[0] ;
; N/A   ; None              ; 10.105 ns       ; Aexp[0] ; Cexp[1] ;
; N/A   ; None              ; 9.655 ns        ; Aexp[3] ; Cexp[2] ;
; N/A   ; None              ; 9.648 ns        ; Aexp[3] ; Cexp[4] ;
; N/A   ; None              ; 9.638 ns        ; Aexp[3] ; Cexp[0] ;
; N/A   ; None              ; 9.619 ns        ; Bexp[1] ; Cexp[2] ;
; N/A   ; None              ; 9.612 ns        ; Bexp[1] ; Cexp[4] ;
; N/A   ; None              ; 9.602 ns        ; Bexp[1] ; Cexp[0] ;
; N/A   ; None              ; 9.602 ns        ; Aexp[3] ; Cexp[1] ;
; N/A   ; None              ; 9.566 ns        ; Bexp[1] ; Cexp[1] ;
; N/A   ; None              ; 8.231 ns        ; start   ; Load    ;
+-------+-------------------+-----------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                       ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.668 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A           ; None        ; 0.668 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A           ; None        ; 0.666 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A           ; None        ; 0.666 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A           ; None        ; 0.664 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A           ; None        ; 0.664 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A           ; None        ; 0.663 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A           ; None        ; 0.663 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A           ; None        ; 0.470 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A           ; None        ; 0.470 ns  ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A           ; None        ; 0.087 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A           ; None        ; 0.087 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A           ; None        ; 0.085 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A           ; None        ; 0.085 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A           ; None        ; 0.083 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A           ; None        ; 0.083 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A           ; None        ; 0.082 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A           ; None        ; 0.082 ns  ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A           ; None        ; -0.111 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A           ; None        ; -0.111 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A           ; None        ; -0.457 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A           ; None        ; -0.457 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A           ; None        ; -0.702 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A           ; None        ; -0.702 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A           ; None        ; -0.702 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A           ; None        ; -0.702 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A           ; None        ; -0.704 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A           ; None        ; -0.704 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A           ; None        ; -0.705 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A           ; None        ; -0.705 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A           ; None        ; -1.501 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A           ; None        ; -1.501 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A           ; None        ; -1.503 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A           ; None        ; -1.503 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A           ; None        ; -1.505 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A           ; None        ; -1.505 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A           ; None        ; -1.506 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A           ; None        ; -1.506 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A           ; None        ; -1.538 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A           ; None        ; -1.538 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A           ; None        ; -1.540 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A           ; None        ; -1.540 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A           ; None        ; -1.542 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A           ; None        ; -1.542 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A           ; None        ; -1.543 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A           ; None        ; -1.543 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A           ; None        ; -1.637 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A           ; None        ; -1.637 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A           ; None        ; -1.639 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A           ; None        ; -1.639 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A           ; None        ; -1.641 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A           ; None        ; -1.641 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A           ; None        ; -1.642 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A           ; None        ; -1.642 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A           ; None        ; -1.699 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A           ; None        ; -1.699 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A           ; None        ; -1.736 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A           ; None        ; -1.736 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A           ; None        ; -1.835 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A           ; None        ; -1.835 ns ; B[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A           ; None        ; -1.969 ns ; start ; generator:inst|inst3                                                                     ; clock    ;
; N/A           ; None        ; -2.082 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A           ; None        ; -2.082 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A           ; None        ; -2.084 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A           ; None        ; -2.084 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A           ; None        ; -2.086 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A           ; None        ; -2.086 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A           ; None        ; -2.087 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A           ; None        ; -2.087 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A           ; None        ; -2.119 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A           ; None        ; -2.119 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A           ; None        ; -2.121 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A           ; None        ; -2.121 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A           ; None        ; -2.123 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A           ; None        ; -2.123 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A           ; None        ; -2.124 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A           ; None        ; -2.124 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A           ; None        ; -2.218 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A           ; None        ; -2.218 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A           ; None        ; -2.220 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A           ; None        ; -2.220 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A           ; None        ; -2.222 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A           ; None        ; -2.222 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A           ; None        ; -2.223 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A           ; None        ; -2.223 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A           ; None        ; -2.280 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A           ; None        ; -2.280 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A           ; None        ; -2.317 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A           ; None        ; -2.317 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A           ; None        ; -2.365 ns ; clock ; generator:inst|inst                                                                      ; clock    ;
; N/A           ; None        ; -2.416 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A           ; None        ; -2.416 ns ; A[4]  ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A           ; None        ; -2.474 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.484 ns ; A[1]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.486 ns ; A[1]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.626 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; start    ;
; N/A           ; None        ; -2.626 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; start    ;
; N/A           ; None        ; -2.643 ns ; A[0]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.663 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A           ; None        ; -2.663 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A           ; None        ; -2.685 ns ; B[1]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.687 ns ; B[1]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.762 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A           ; None        ; -2.762 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A           ; None        ; -2.777 ns ; A[0]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.798 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -2.798 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.810 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.814 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.818 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.821 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.824 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -2.824 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -2.842 ns ; B[2]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.848 ns ; B[2]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.871 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; start    ;
; N/A           ; None        ; -2.871 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; start    ;
; N/A           ; None        ; -2.871 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; start    ;
; N/A           ; None        ; -2.871 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; start    ;
; N/A           ; None        ; -2.873 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; start    ;
; N/A           ; None        ; -2.873 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; start    ;
; N/A           ; None        ; -2.874 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; start    ;
; N/A           ; None        ; -2.874 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; start    ;
; N/A           ; None        ; -2.896 ns ; A[2]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.901 ns ; A[2]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.908 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A           ; None        ; -2.908 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A           ; None        ; -2.908 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A           ; None        ; -2.908 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A           ; None        ; -2.910 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A           ; None        ; -2.910 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A           ; None        ; -2.911 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A           ; None        ; -2.911 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A           ; None        ; -2.945 ns ; B[0]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -3.007 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A           ; None        ; -3.007 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A           ; None        ; -3.007 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A           ; None        ; -3.007 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A           ; None        ; -3.009 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A           ; None        ; -3.009 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A           ; None        ; -3.010 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A           ; None        ; -3.010 ns ; start ; normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A           ; None        ; -3.023 ns ; B[0]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.046 ns ; B[3]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.047 ns ; B[3]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -3.120 ns ; A[3]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.120 ns ; A[3]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -3.248 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.249 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -3.255 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -3.257 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -3.262 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -3.263 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -3.265 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -3.379 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -3.379 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.814 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.814 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.814 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.814 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.057 ns ; B[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.395 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.395 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.395 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.395 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.638 ns ; A[4]  ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.766 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.810 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.810 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.811 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.811 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.821 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -4.822 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.825 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -4.825 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -4.828 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.828 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.830 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -5.083 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -5.152 ns ; start ; normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 22 00:49:56 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "B[4]" is an undefined clock
    Info: Assuming node "A[4]" is an undefined clock
    Info: Assuming node "start" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "generator:inst|inst16" as buffer
    Info: Detected gated clock "normMain:inst1|main:inst|inst22" as buffer
    Info: Detected ripple clock "generator:inst|inst2" as buffer
    Info: Detected ripple clock "generator:inst|inst3" as buffer
    Info: Detected ripple clock "generator:inst|inst" as buffer
Info: Clock "clock" has Internal fmax of 65.89 MHz between source register "generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2]" and destination register "normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]" (period= 15.176 ns)
    Info: + Longest register to register delay is 2.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N5; Fanout = 5; REG Node = 'generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2]'
        Info: 2: + IC(1.559 ns) + CELL(0.053 ns) = 1.612 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 14; COMB Node = 'normMain:inst1|main:inst|inst9'
        Info: 3: + IC(0.623 ns) + CELL(0.746 ns) = 2.981 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
        Info: Total cell delay = 0.799 ns ( 26.80 % )
        Info: Total interconnect delay = 2.182 ns ( 73.20 % )
    Info: - Smallest clock skew is -4.423 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.473 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
            Info: Total cell delay = 1.472 ns ( 59.52 % )
            Info: Total interconnect delay = 1.001 ns ( 40.48 % )
        Info: - Longest clock path from clock "clock" to source register is 6.896 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst|inst'
            Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 5.627 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'generator:inst|inst~clkctrl'
            Info: 4: + IC(0.651 ns) + CELL(0.618 ns) = 6.896 ns; Loc. = LCFF_X7_Y21_N5; Fanout = 5; REG Node = 'generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.184 ns ( 31.67 % )
            Info: Total interconnect delay = 4.712 ns ( 68.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "B[4]" has Internal fmax of 335.8 MHz between source register "normMain:inst1|main:inst|reg:inst6|inst3" and destination register "normMain:inst1|main:inst|reg:inst6|inst7" (period= 2.978 ns)
    Info: + Longest register to register delay is 2.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
        Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17'
        Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69'
        Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|muxCor1:inst20|inst23'
        Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
        Info: Total cell delay = 1.248 ns ( 44.67 % )
        Info: Total interconnect delay = 1.546 ns ( 55.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "B[4]" to destination register is 4.793 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B[4]'
            Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 2.129 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.525 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.793 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
            Info: Total cell delay = 1.690 ns ( 35.26 % )
            Info: Total interconnect delay = 3.103 ns ( 64.74 % )
        Info: - Longest clock path from clock "B[4]" to source register is 4.793 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B[4]'
            Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 2.129 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.525 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.793 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
            Info: Total cell delay = 1.690 ns ( 35.26 % )
            Info: Total interconnect delay = 3.103 ns ( 64.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "A[4]" has Internal fmax of 335.8 MHz between source register "normMain:inst1|main:inst|reg:inst6|inst3" and destination register "normMain:inst1|main:inst|reg:inst6|inst7" (period= 2.978 ns)
    Info: + Longest register to register delay is 2.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
        Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17'
        Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69'
        Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|muxCor1:inst20|inst23'
        Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
        Info: Total cell delay = 1.248 ns ( 44.67 % )
        Info: Total interconnect delay = 1.546 ns ( 55.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "A[4]" to destination register is 4.694 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 10; CLK Node = 'A[4]'
            Info: 2: + IC(0.901 ns) + CELL(0.272 ns) = 2.030 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.426 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.694 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
            Info: Total cell delay = 1.747 ns ( 37.22 % )
            Info: Total interconnect delay = 2.947 ns ( 62.78 % )
        Info: - Longest clock path from clock "A[4]" to source register is 4.694 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 10; CLK Node = 'A[4]'
            Info: 2: + IC(0.901 ns) + CELL(0.272 ns) = 2.030 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.426 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.694 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
            Info: Total cell delay = 1.747 ns ( 37.22 % )
            Info: Total interconnect delay = 2.947 ns ( 62.78 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "start" has Internal fmax of 335.8 MHz between source register "normMain:inst1|main:inst|reg:inst6|inst3" and destination register "normMain:inst1|main:inst|reg:inst6|inst7" (period= 2.978 ns)
    Info: + Longest register to register delay is 2.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
        Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17'
        Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69'
        Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|muxCor1:inst20|inst23'
        Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
        Info: Total cell delay = 1.248 ns ( 44.67 % )
        Info: Total interconnect delay = 1.546 ns ( 55.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "start" to destination register is 4.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'
            Info: 2: + IC(0.951 ns) + CELL(0.378 ns) = 2.166 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.562 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.830 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst7'
            Info: Total cell delay = 1.833 ns ( 37.95 % )
            Info: Total interconnect delay = 2.997 ns ( 62.05 % )
        Info: - Longest clock path from clock "start" to source register is 4.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'
            Info: 2: + IC(0.951 ns) + CELL(0.378 ns) = 2.166 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.562 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
            Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.830 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst3'
            Info: Total cell delay = 1.833 ns ( 37.95 % )
            Info: Total interconnect delay = 2.997 ns ( 62.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 121 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" and destination pin or register "generator:inst|inst15" for clock "clock" (Hold time is 3.952 ns)
    Info: + Largest clock skew is 4.415 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.888 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst|inst'
            Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 5.627 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'generator:inst|inst~clkctrl'
            Info: 4: + IC(0.643 ns) + CELL(0.618 ns) = 6.888 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'generator:inst|inst15'
            Info: Total cell delay = 2.184 ns ( 31.71 % )
            Info: Total interconnect delay = 4.704 ns ( 68.29 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.473 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N23; Fanout = 1; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.52 % )
            Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N23; Fanout = 1; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(0.209 ns) + CELL(0.309 ns) = 0.518 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'generator:inst|inst15'
        Info: Total cell delay = 0.309 ns ( 59.65 % )
        Info: Total interconnect delay = 0.209 ns ( 40.35 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]" (data pin = "start", clock pin = "clock") is 5.391 ns
    Info: + Longest pin to register delay is 7.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'
        Info: 2: + IC(5.222 ns) + CELL(0.346 ns) = 6.405 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 14; COMB Node = 'normMain:inst1|main:inst|inst9'
        Info: 3: + IC(0.623 ns) + CELL(0.746 ns) = 7.774 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
        Info: Total cell delay = 1.929 ns ( 24.81 % )
        Info: Total interconnect delay = 5.845 ns ( 75.19 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
Info: tco from clock "clock" to destination pin "res[0]" through register "normMain:inst1|main:inst|reg:inst6|inst9" is 12.932 ns
    Info: + Longest clock path from clock "clock" to source register is 7.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst|inst'
        Info: 3: + IC(0.239 ns) + CELL(0.712 ns) = 3.964 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 2; REG Node = 'generator:inst|inst16'
        Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 4.335 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
        Info: 5: + IC(1.396 ns) + CELL(0.000 ns) = 5.731 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
        Info: 6: + IC(0.653 ns) + CELL(0.618 ns) = 7.002 ns; Loc. = LCFF_X22_Y16_N27; Fanout = 11; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst9'
        Info: Total cell delay = 3.050 ns ( 43.56 % )
        Info: Total interconnect delay = 3.952 ns ( 56.44 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.836 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N27; Fanout = 11; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst9'
        Info: 2: + IC(1.252 ns) + CELL(0.346 ns) = 1.598 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 1; COMB Node = 'B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(2.104 ns) + CELL(2.134 ns) = 5.836 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'res[0]'
        Info: Total cell delay = 2.480 ns ( 42.49 % )
        Info: Total interconnect delay = 3.356 ns ( 57.51 % )
Info: Longest tpd from source pin "Bexp[4]" to destination pin "Cexp[3]" is 14.568 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 12; PIN Node = 'Bexp[4]'
    Info: 2: + IC(5.134 ns) + CELL(0.516 ns) = 6.459 ns; Loc. = LCCOMB_X34_Y4_N0; Fanout = 2; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2'
    Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.584 ns; Loc. = LCCOMB_X34_Y4_N2; Fanout = 2; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5'
    Info: 4: + IC(0.312 ns) + CELL(0.617 ns) = 7.513 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 2; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.548 ns; Loc. = LCCOMB_X34_Y4_N16; Fanout = 2; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.583 ns; Loc. = LCCOMB_X34_Y4_N18; Fanout = 1; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.618 ns; Loc. = LCCOMB_X34_Y4_N20; Fanout = 1; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42'
    Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 7.743 ns; Loc. = LCCOMB_X34_Y4_N22; Fanout = 5; COMB Node = 'normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45'
    Info: 9: + IC(0.314 ns) + CELL(0.346 ns) = 8.403 ns; Loc. = LCCOMB_X34_Y4_N24; Fanout = 1; COMB Node = 'B6toF5:inst12|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0'
    Info: 10: + IC(4.011 ns) + CELL(2.154 ns) = 14.568 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'Cexp[3]'
    Info: Total cell delay = 4.797 ns ( 32.93 % )
    Info: Total interconnect delay = 9.771 ns ( 67.07 % )
Info: th for register "normMain:inst1|main:inst|reg:inst6|inst" (data pin = "B[4]", clock pin = "clock") is 0.668 ns
    Info: + Longest clock path from clock "clock" to destination register is 6.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst|inst'
        Info: 3: + IC(0.239 ns) + CELL(0.712 ns) = 3.964 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 2; REG Node = 'generator:inst|inst16'
        Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 4.335 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|inst22'
        Info: 5: + IC(1.396 ns) + CELL(0.000 ns) = 5.731 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1|main:inst|inst22~clkctrl'
        Info: 6: + IC(0.650 ns) + CELL(0.618 ns) = 6.999 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst'
        Info: Total cell delay = 3.050 ns ( 43.58 % )
        Info: Total interconnect delay = 3.949 ns ( 56.42 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B[4]'
        Info: 2: + IC(4.119 ns) + CELL(0.346 ns) = 5.265 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 16; COMB Node = 'normMain:inst1|main:inst|inst10~0'
        Info: 3: + IC(0.694 ns) + CELL(0.366 ns) = 6.325 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 1; COMB Node = 'normMain:inst1|main:inst|muxCor1:inst20|inst30'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.480 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 3; REG Node = 'normMain:inst1|main:inst|reg:inst6|inst'
        Info: Total cell delay = 1.667 ns ( 25.73 % )
        Info: Total interconnect delay = 4.813 ns ( 74.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri May 22 00:49:57 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


