// j204c_rx_dcfifo132b_ecc.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module j204c_rx_dcfifo132b_ecc (
		input  wire [131:0] data,      //  fifo_input.datain
		input  wire         wrreq,     //            .wrreq
		input  wire         rdreq,     //            .rdreq
		input  wire         wrclk,     //            .wrclk
		input  wire         rdclk,     //            .rdclk
		input  wire         aclr,      //            .aclr
		output wire [131:0] q,         // fifo_output.dataout
		output wire [2:0]   rdusedw,   //            .rdusedw
		output wire [2:0]   wrusedw,   //            .wrusedw
		output wire [1:0]   eccstatus, //            .eccstatus
		output wire         rdempty,   //            .rdempty
		output wire         wrfull     //            .wrfull
	);

	j204c_f_rx_tx_ip_intel_jesd204c_1_fifo_1927_ev3vpby j204c_rx_dcfifo132b_ecc (
		.data      (data),      //   input,  width = 132,  fifo_input.datain
		.wrreq     (wrreq),     //   input,    width = 1,            .wrreq
		.rdreq     (rdreq),     //   input,    width = 1,            .rdreq
		.wrclk     (wrclk),     //   input,    width = 1,            .wrclk
		.rdclk     (rdclk),     //   input,    width = 1,            .rdclk
		.aclr      (aclr),      //   input,    width = 1,            .aclr
		.q         (q),         //  output,  width = 132, fifo_output.dataout
		.rdusedw   (rdusedw),   //  output,    width = 3,            .rdusedw
		.wrusedw   (wrusedw),   //  output,    width = 3,            .wrusedw
		.eccstatus (eccstatus), //  output,    width = 2,            .eccstatus
		.rdempty   (rdempty),   //  output,    width = 1,            .rdempty
		.wrfull    (wrfull)     //  output,    width = 1,            .wrfull
	);

endmodule
