Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  5 11:29:59 2025
| Host         : CS152B-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0                 2679        0.108        0.000                      0                 2679        4.500        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.144        0.000                      0                 2679        0.108        0.000                      0                 2679        4.500        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.814ns (30.735%)  route 6.342ns (69.265%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.917    14.332    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X50Y24         FDRE                                         r  ml_core/max_logit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.435    14.776    ml_core/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  ml_core/max_logit_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    14.477    ml_core/max_logit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 2.814ns (30.735%)  route 6.342ns (69.265%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.917    14.332    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X50Y24         FDRE                                         r  ml_core/max_logit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.435    14.776    ml_core/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  ml_core/max_logit_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    14.477    ml_core/max_logit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.814ns (30.857%)  route 6.305ns (69.143%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.881    14.296    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X50Y25         FDRE                                         r  ml_core/max_logit_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.435    14.776    ml_core/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  ml_core/max_logit_reg[10]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    ml_core/max_logit_reg[10]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.814ns (30.857%)  route 6.305ns (69.143%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.881    14.296    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X50Y25         FDRE                                         r  ml_core/max_logit_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.435    14.776    ml_core/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  ml_core/max_logit_reg[11]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    ml_core/max_logit_reg[11]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[12]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[12]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[13]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[13]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[14]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[14]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[15]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[8]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/max_logit_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.814ns (30.650%)  route 6.367ns (69.350%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.656     5.177    ml_core/gen_dsp[6].u_dsp/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ml_core/gen_dsp[6].u_dsp/dsp_macro/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.611 r  ml_core/gen_dsp[6].u_dsp/dsp_macro/P[14]
                         net (fo=2, routed)           1.911     7.522    ml_core/gen_dsp[7].u_dsp/P[10]
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.646 r  ml_core/gen_dsp[7].u_dsp/max_logit[10]_i_7/O
                         net (fo=1, routed)           0.000     7.646    ml_core/gen_dsp[3].u_dsp/dsp_macro_12
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     7.893 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     7.893    ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_4_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     7.991 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[10]_i_3/O
                         net (fo=3, routed)           0.713     8.704    ml_core/gen_dsp[3].u_dsp/dsp_acc_out__0[14]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.319     9.023 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3/O
                         net (fo=2, routed)           0.667     9.690    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_3_n_0
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.148     9.838 r  ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2/O
                         net (fo=6, routed)           0.592    10.430    ml_core/gen_dsp[3].u_dsp/max_logit[2]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.328    10.758 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42/O
                         net (fo=1, routed)           0.568    11.326    ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.852 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.009    11.861    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_30_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.975    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.089    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_6_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.612    12.815    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.939 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_2/O
                         net (fo=34, routed)          0.353    13.291    ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.415 r  ml_core/gen_dsp[3].u_dsp/max_logit[31]_i_1/O
                         net (fo=33, routed)          0.943    14.358    ml_core/gen_dsp[3].u_dsp_n_58
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.434    14.775    ml_core/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  ml_core/max_logit_reg[9]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    14.571    ml_core/max_logit_reg[9]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 load_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_ram_inst/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.088%)  route 0.211ns (59.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  load_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  load_addr_counter_reg[6]/Q
                         net (fo=7, routed)           0.211     1.797    img_ram_inst/Q[6]
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.876     2.004    img_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.689    img_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ml_core/neuron_iter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/hid_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.030%)  route 0.266ns (55.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558     1.441    ml_core/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  ml_core/neuron_iter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ml_core/neuron_iter_reg[4]/Q
                         net (fo=31, routed)          0.266     1.871    ml_core/neuron_iter_reg_n_0_[4]
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.916 r  ml_core/hid_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    ml_core/hid_addr[4]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  ml_core/hid_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.828     1.955    ml_core/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  ml_core/hid_addr_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     1.797    ml_core/hid_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ml_core/hid_wdata_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hid_ram_inst/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.569%)  route 0.457ns (76.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.436    ml_core/clk_IBUF_BUFG
    SLICE_X31Y28         FDSE                                         r  ml_core/hid_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  ml_core/hid_wdata_reg[0]/Q
                         net (fo=1, routed)           0.457     2.034    hid_ram_inst/DIADI[0]
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.873     2.001    hid_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.907    hid_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ml_core/shift_addr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ml_core/rom_s/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     1.437    ml_core/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  ml_core/shift_addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  ml_core/shift_addr_reg/Q
                         net (fo=3, routed)           0.098     1.676    ml_core/rom_s/D[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.721 r  ml_core/rom_s/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.721    ml_core/rom_s/data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  ml_core/rom_s/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.821     1.948    ml_core/rom_s/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  ml_core/rom_s/data_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.120     1.570    ml_core/rom_s/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 load_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_ram_inst/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.496%)  route 0.256ns (64.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  load_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  load_addr_counter_reg[3]/Q
                         net (fo=7, routed)           0.256     1.842    img_ram_inst/Q[3]
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.876     2.004    img_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.689    img_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.561     1.444    uart_inst/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  uart_inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.126     1.711    uart_inst/shift_reg[4]
    SLICE_X44Y38         FDRE                                         r  uart_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    uart_inst/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  uart_inst/data_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.075     1.556    uart_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ml_core/hid_wdata_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hid_ram_inst/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.540%)  route 0.485ns (77.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.436    ml_core/clk_IBUF_BUFG
    SLICE_X31Y28         FDSE                                         r  ml_core/hid_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  ml_core/hid_wdata_reg[1]/Q
                         net (fo=1, routed)           0.485     2.062    hid_ram_inst/DIADI[1]
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.873     2.001    hid_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.907    hid_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 load_addr_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_ram_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.371%)  route 0.258ns (64.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  load_addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  load_addr_counter_reg[5]/Q
                         net (fo=8, routed)           0.258     1.844    img_ram_inst/Q[5]
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.876     2.004    img_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  img_ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.689    img_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.562     1.445    uart_inst/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  uart_inst/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_inst/shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.113     1.699    uart_inst/shift_reg[7]
    SLICE_X44Y38         FDRE                                         r  uart_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    uart_inst/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  uart_inst/data_reg[7]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.078     1.536    uart_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ml_core/hid_wdata_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hid_ram_inst/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.256%)  route 0.493ns (77.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.436    ml_core/clk_IBUF_BUFG
    SLICE_X29Y28         FDSE                                         r  ml_core/hid_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  ml_core/hid_wdata_reg[2]/Q
                         net (fo=1, routed)           0.493     2.070    hid_ram_inst/DIADI[2]
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.873     2.001    hid_ram_inst/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  hid_ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.907    hid_ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  hid_ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  hid_ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  img_ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  ml_core/w1_addr_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15  img_ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   ml_core/w1_addr_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  ml_core/w1_addr_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  ml_core/w1_addr_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  ml_core/w1_addr_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  ml_core/w1_addr_reg_15/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y61  led_done_toggle_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y61  led_uart_toggle_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  load_addr_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  load_addr_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  load_addr_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  load_addr_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  load_addr_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  load_addr_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  load_addr_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  ml_core/dsp_pixel_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y34  image_loaded_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y32  ml_core/batch_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34  ml_core/cu_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y35  ml_core/cu_enable_reg_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y35  ml_core/cu_enable_reg_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y34  ml_core/cu_enable_reg_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34  ml_core/cu_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28  ml_core/current_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28  ml_core/current_shift_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y61  ml_core/done_reg/C



