{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 15:10:27 2011 " "Info: Processing started: Wed Dec 07 15:10:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB -c LAB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB -c LAB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SELECT_ADRESS " "Info: Assuming node \"SELECT_ADRESS\" is an undefined clock" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SELECT_ADRESS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_h8j.tdf" "" { Text "D:/LAB2/db/cntr_h8j.tdf" 62 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] " "Info: Detected ripple clock \"RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~3 " "Info: Detected gated clock \"inst33~3\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~2 " "Info: Detected gated clock \"inst33~2\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~1 " "Info: Detected gated clock \"inst33~1\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~0 " "Info: Detected gated clock \"inst33~0\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_h8j.tdf" "" { Text "D:/LAB2/db/cntr_h8j.tdf" 62 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 8 736 800 56 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst39~0 " "Info: Detected gated clock \"inst39~0\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 96 1160 1224 176 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_h8j.tdf" "" { Text "D:/LAB2/db/cntr_h8j.tdf" 62 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[13\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[11\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[10\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[9\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_h8j.tdf" "" { Text "D:/LAB2/db/cntr_h8j.tdf" 62 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTR:inst37\|lpm_counter:lpm_counter_component\|cntr_h8j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] register RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\] 124.47 MHz 8.034 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 124.47 MHz between source register \"RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" and destination register \"RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 8.034 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.993 ns + Longest register register " "Info: + Longest register to register delay is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 1 REG LCFF_X27_Y5_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N31; Fanout = 4; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.438 ns) 0.924 ns inst5~0 2 COMB LCCOMB_X27_Y5_N14 2 " "Info: 2: + IC(0.486 ns) + CELL(0.438 ns) = 0.924 ns; Loc. = LCCOMB_X27_Y5_N14; Fanout = 2; COMB Node = 'inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] inst5~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 832 896 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 1.603 ns MUX_X:inst23\|lpm_mux:lpm_mux_component\|mux_pmc:auto_generated\|result_node\[0\]~1 3 COMB LCCOMB_X27_Y5_N12 1 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 1; COMB Node = 'MUX_X:inst23\|lpm_mux:lpm_mux_component\|mux_pmc:auto_generated\|result_node\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { inst5~0 MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_pmc.tdf" "" { Text "D:/LAB2/db/mux_pmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.414 ns) 2.286 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~5 4 COMB LCCOMB_X27_Y5_N16 2 " "Info: 4: + IC(0.269 ns) + CELL(0.414 ns) = 2.286 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 2; COMB Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.357 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~7 5 COMB LCCOMB_X27_Y5_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.357 ns; Loc. = LCCOMB_X27_Y5_N18; Fanout = 2; COMB Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.428 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]~9 6 COMB LCCOMB_X27_Y5_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.428 ns; Loc. = LCCOMB_X27_Y5_N20; Fanout = 2; COMB Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.499 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]~11 7 COMB LCCOMB_X27_Y5_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.499 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 1; COMB Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.909 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]~12 8 COMB LCCOMB_X27_Y5_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.909 ns; Loc. = LCCOMB_X27_Y5_N24; Fanout = 1; COMB Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.993 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\] 9 REG LCFF_X27_Y5_N25 3 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 2.993 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 3; REG Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 66.12 % ) " "Info: Total cell delay = 1.979 ns ( 66.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 33.88 % ) " "Info: Total interconnect delay = 1.014 ns ( 33.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] inst5~0 MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} inst5~0 {} MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.486ns 0.259ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.827 ns - Smallest " "Info: - Smallest clock skew is -4.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.870 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 2 REG LCFF_X28_Y5_N3 3 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N3; Fanout = 3; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.475 ns) + CELL(0.000 ns) 7.304 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(3.475 ns) + CELL(0.000 ns) = 7.304 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.475 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 8.870 ns RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X27_Y5_N25 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 8.870 ns; Loc. = LCFF_X27_Y5_N25; Fanout = 3; REG Node = 'RA:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 25.96 % ) " "Info: Total cell delay = 2.303 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.567 ns ( 74.04 % ) " "Info: Total interconnect delay = 6.567 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.870 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.870 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.063ns 3.475ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.697 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X28_Y5_N31 3 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.149 ns) 6.648 ns inst42 3 COMB LCCOMB_X28_Y5_N24 14 " "Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 8.979 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 MEM M4K_X26_Y5 26 " "Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 10.776 ns inst6 5 COMB LCCOMB_X28_Y5_N16 1 " "Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 12.132 ns inst6~clkctrl 6 COMB CLKCTRL_G15 23 " "Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 13.697 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 7 REG LCFF_X27_Y5_N31 4 " "Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 13.697 ns; Loc. = LCFF_X27_Y5_N31; Fanout = 4; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 27.90 % ) " "Info: Total cell delay = 3.821 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.876 ns ( 72.10 % ) " "Info: Total interconnect delay = 9.876 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.870 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.870 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.063ns 3.475ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] inst5~0 MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.993 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} inst5~0 {} MUX_X:inst23|lpm_mux:lpm_mux_component|mux_pmc:auto_generated|result_node[0]~1 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~5 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[0]~7 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[1]~9 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[2]~11 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3]~12 {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.486ns 0.259ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.870 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl RA:inst10|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.870 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~clkctrl {} RA:inst10|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.063ns 3.475ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SELECT_ADRESS register RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 271.22 MHz 3.687 ns Internal " "Info: Clock \"SELECT_ADRESS\" has Internal fmax of 271.22 MHz between source register \"RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (period= 3.687 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.671 ns + Longest register register " "Info: + Longest register to register delay is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LCFF_X36_Y1_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N19; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.414 ns) 1.166 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~19 2 COMB LCCOMB_X37_Y1_N2 2 " "Info: 2: + IC(0.752 ns) + CELL(0.414 ns) = 1.166 ns; Loc. = LCCOMB_X37_Y1_N2; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.237 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~21 3 COMB LCCOMB_X37_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.237 ns; Loc. = LCCOMB_X37_Y1_N4; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.308 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~23 4 COMB LCCOMB_X37_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.308 ns; Loc. = LCCOMB_X37_Y1_N6; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.379 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~25 5 COMB LCCOMB_X37_Y1_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.379 ns; Loc. = LCCOMB_X37_Y1_N8; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.450 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~27 6 COMB LCCOMB_X37_Y1_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.450 ns; Loc. = LCCOMB_X37_Y1_N10; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.521 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~29 7 COMB LCCOMB_X37_Y1_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.521 ns; Loc. = LCCOMB_X37_Y1_N12; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.680 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~31 8 COMB LCCOMB_X37_Y1_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.680 ns; Loc. = LCCOMB_X37_Y1_N14; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.751 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~33 9 COMB LCCOMB_X37_Y1_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.751 ns; Loc. = LCCOMB_X37_Y1_N16; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.822 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~35 10 COMB LCCOMB_X37_Y1_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.822 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.893 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~37 11 COMB LCCOMB_X37_Y1_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.893 ns; Loc. = LCCOMB_X37_Y1_N20; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.964 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~39 12 COMB LCCOMB_X37_Y1_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X37_Y1_N22; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.035 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~41 13 COMB LCCOMB_X37_Y1_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X37_Y1_N24; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.106 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~43 14 COMB LCCOMB_X37_Y1_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.106 ns; Loc. = LCCOMB_X37_Y1_N26; Fanout = 2; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.177 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~45 15 COMB LCCOMB_X37_Y1_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.177 ns; Loc. = LCCOMB_X37_Y1_N28; Fanout = 1; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.587 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~46 16 COMB LCCOMB_X37_Y1_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.587 ns; Loc. = LCCOMB_X37_Y1_N30; Fanout = 1; COMB Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.671 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 17 REG LCFF_X37_Y1_N31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.671 ns; Loc. = LCFF_X37_Y1_N31; Fanout = 2; REG Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 71.85 % ) " "Info: Total cell delay = 1.919 ns ( 71.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.752 ns ( 28.15 % ) " "Info: Total interconnect delay = 0.752 ns ( 28.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.802 ns - Smallest " "Info: - Smallest clock skew is -0.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SELECT_ADRESS destination 11.666 ns + Shortest register " "Info: + Shortest clock path from clock \"SELECT_ADRESS\" to destination register is 11.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SELECT_ADRESS 1 CLK PIN_V2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SELECT_ADRESS } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.438 ns) 3.410 ns inst33~0 2 COMB LCCOMB_X27_Y5_N6 1 " "Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { SELECT_ADRESS inst33~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.117 ns inst33~4 3 COMB LCCOMB_X27_Y5_N28 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { inst33~0 inst33~4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 5.432 ns inst42 4 COMB LCCOMB_X28_Y5_N24 14 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { inst33~4 inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 7.763 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 MEM M4K_X26_Y5 3 " "Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 3; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.000 ns) 10.093 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]~clkctrl 6 COMB CLKCTRL_G1 16 " "Info: 6: + IC(2.330 ns) + CELL(0.000 ns) = 10.093 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 11.666 ns RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 7 REG LCFF_X37_Y1_N31 2 " "Info: 7: + IC(1.036 ns) + CELL(0.537 ns) = 11.666 ns; Loc. = LCFF_X37_Y1_N31; Fanout = 2; REG Node = 'RG1:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.617 ns ( 31.00 % ) " "Info: Total cell delay = 3.617 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.049 ns ( 69.00 % ) " "Info: Total interconnect delay = 8.049 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.666 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.666 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 2.330ns 1.036ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SELECT_ADRESS source 12.468 ns - Longest register " "Info: - Longest clock path from clock \"SELECT_ADRESS\" to source register is 12.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SELECT_ADRESS 1 CLK PIN_V2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SELECT_ADRESS } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.438 ns) 3.410 ns inst33~0 2 COMB LCCOMB_X27_Y5_N6 1 " "Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { SELECT_ADRESS inst33~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.117 ns inst33~4 3 COMB LCCOMB_X27_Y5_N28 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { inst33~0 inst33~4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 5.432 ns inst42 4 COMB LCCOMB_X28_Y5_N24 14 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { inst33~4 inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 7.763 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 MEM M4K_X26_Y5 26 " "Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 9.560 ns inst6 6 COMB LCCOMB_X28_Y5_N16 1 " "Info: 6: + IC(1.360 ns) + CELL(0.437 ns) = 9.560 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 10.916 ns inst6~clkctrl 7 COMB CLKCTRL_G15 23 " "Info: 7: + IC(1.356 ns) + CELL(0.000 ns) = 10.916 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 12.468 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 8 REG LCFF_X36_Y1_N19 4 " "Info: 8: + IC(1.015 ns) + CELL(0.537 ns) = 12.468 ns; Loc. = LCFF_X36_Y1_N19; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.054 ns ( 32.52 % ) " "Info: Total cell delay = 4.054 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.414 ns ( 67.48 % ) " "Info: Total interconnect delay = 8.414 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.468 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.468 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.666 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.666 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 2.330ns 1.036ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.468 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.468 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} RG1:inst|lpm_ff:lpm_ff_component|dffs[1]~19 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[2]~21 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[3]~23 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[4]~25 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[5]~27 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[6]~29 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[7]~31 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[8]~33 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[9]~35 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[10]~37 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[11]~39 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[12]~41 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[13]~43 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[14]~45 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15]~46 {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.666 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl RG1:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.666 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[6]~clkctrl {} RG1:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 2.330ns 1.036ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.468 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.468 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 195 " "Warning: Circuit may not operate. Detected 195 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] CLK 5.663 ns " "Info: Found hold time violation between source  pin or register \"RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]\" and destination pin or register \"RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" for clock \"CLK\" (Hold time is 5.663 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.190 ns + Largest " "Info: + Largest clock skew is 6.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.684 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X28_Y5_N31 3 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.149 ns) 6.648 ns inst42 3 COMB LCCOMB_X28_Y5_N24 14 " "Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 8.979 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 MEM M4K_X26_Y5 26 " "Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 10.776 ns inst6 5 COMB LCCOMB_X28_Y5_N16 1 " "Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 12.132 ns inst6~clkctrl 6 COMB CLKCTRL_G15 23 " "Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 13.684 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 7 REG LCFF_X36_Y1_N9 4 " "Info: 7: + IC(1.015 ns) + CELL(0.537 ns) = 13.684 ns; Loc. = LCFF_X36_Y1_N9; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 27.92 % ) " "Info: Total cell delay = 3.821 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.863 ns ( 72.08 % ) " "Info: Total interconnect delay = 9.863 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.684 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.684 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.494 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 2 REG LCFF_X28_Y5_N1 7 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.420 ns) 4.586 ns inst6 3 COMB LCCOMB_X28_Y5_N16 1 " "Info: 3: + IC(0.337 ns) + CELL(0.420 ns) = 4.586 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 5.942 ns inst6~clkctrl 4 COMB CLKCTRL_G15 23 " "Info: 4: + IC(1.356 ns) + CELL(0.000 ns) = 5.942 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 7.494 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 5 REG LCFF_X36_Y1_N31 4 " "Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X36_Y1_N31; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 36.34 % ) " "Info: Total cell delay = 2.723 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.771 ns ( 63.66 % ) " "Info: Total interconnect delay = 4.771 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 2.063ns 0.337ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.684 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.684 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 2.063ns 0.337ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns - Shortest register register " "Info: - Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 1 REG LCFF_X36_Y1_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N31; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~4 2 COMB LCCOMB_X36_Y1_N8 1 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X36_Y1_N8; Fanout = 1; COMB Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "rg3.tdf" "" { Text "D:/LAB2/rg3.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 3 REG LCFF_X36_Y1_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X36_Y1_N9; Fanout = 4; REG Node = 'RG3:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.09 % ) " "Info: Total cell delay = 0.234 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 56.91 % ) " "Info: Total interconnect delay = 0.309 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.684 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.684 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] inst6 inst6~clkctrl RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} inst6 {} inst6~clkctrl {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 2.063ns 0.337ns 1.356ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 {} RG3:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SELECT_ADRESS 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"SELECT_ADRESS\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] SELECT_ADRESS 3.275 ns " "Info: Found hold time violation between source  pin or register \"RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination pin or register \"RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" for clock \"SELECT_ADRESS\" (Hold time is 3.275 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.016 ns + Largest " "Info: + Largest clock skew is 5.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SELECT_ADRESS destination 12.482 ns + Longest register " "Info: + Longest clock path from clock \"SELECT_ADRESS\" to destination register is 12.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SELECT_ADRESS 1 CLK PIN_V2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SELECT_ADRESS } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.438 ns) 3.410 ns inst33~0 2 COMB LCCOMB_X27_Y5_N6 1 " "Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { SELECT_ADRESS inst33~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.117 ns inst33~4 3 COMB LCCOMB_X27_Y5_N28 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { inst33~0 inst33~4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 5.432 ns inst42 4 COMB LCCOMB_X28_Y5_N24 14 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { inst33~4 inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 7.763 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 MEM M4K_X26_Y5 26 " "Info: 5: + IC(1.399 ns) + CELL(0.932 ns) = 7.763 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 9.560 ns inst6 6 COMB LCCOMB_X28_Y5_N16 1 " "Info: 6: + IC(1.360 ns) + CELL(0.437 ns) = 9.560 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 10.916 ns inst6~clkctrl 7 COMB CLKCTRL_G15 23 " "Info: 7: + IC(1.356 ns) + CELL(0.000 ns) = 10.916 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 12.482 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 8 REG LCFF_X28_Y5_N15 3 " "Info: 8: + IC(1.029 ns) + CELL(0.537 ns) = 12.482 ns; Loc. = LCFF_X28_Y5_N15; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.054 ns ( 32.48 % ) " "Info: Total cell delay = 4.054 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.428 ns ( 67.52 % ) " "Info: Total interconnect delay = 8.428 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.482 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.482 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.029ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SELECT_ADRESS source 7.466 ns - Shortest memory " "Info: - Shortest clock path from clock \"SELECT_ADRESS\" to source memory is 7.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SELECT_ADRESS 1 CLK PIN_V2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SELECT_ADRESS } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.438 ns) 3.410 ns inst33~0 2 COMB LCCOMB_X27_Y5_N6 1 " "Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { SELECT_ADRESS inst33~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.117 ns inst33~4 3 COMB LCCOMB_X27_Y5_N28 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { inst33~0 inst33~4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 5.432 ns inst42 4 COMB LCCOMB_X28_Y5_N24 14 " "Info: 4: + IC(0.895 ns) + CELL(0.420 ns) = 5.432 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { inst33~4 inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.635 ns) 7.466 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 MEM M4K_X26_Y5 26 " "Info: 5: + IC(1.399 ns) + CELL(0.635 ns) = 7.466 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 37.28 % ) " "Info: Total cell delay = 2.783 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 62.72 % ) " "Info: Total interconnect delay = 4.683 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.466 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.482 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.482 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.029ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.466 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.798 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 MEM M4K_X26_Y5 26 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.271 ns) 1.714 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~7 2 COMB LCCOMB_X28_Y5_N14 1 " "Info: 2: + IC(1.355 ns) + CELL(0.271 ns) = 1.714 ns; Loc. = LCCOMB_X28_Y5_N14; Fanout = 1; COMB Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "rg2.tdf" "" { Text "D:/LAB2/rg2.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.798 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X28_Y5_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.798 ns; Loc. = LCFF_X28_Y5_N15; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.443 ns ( 24.64 % ) " "Info: Total cell delay = 0.443 ns ( 24.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 75.36 % ) " "Info: Total interconnect delay = 1.355 ns ( 75.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.355ns 0.000ns } { 0.088ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.482 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.482 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns 1.360ns 1.356ns 1.029ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { SELECT_ADRESS inst33~0 inst33~4 inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.466 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 2.120ns 0.269ns 0.895ns 1.399ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.355ns 0.000ns } { 0.088ns 0.271ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] loadC CLK 3.526 ns register " "Info: tsu for register \"RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" (data pin = \"loadC\", clock pin = \"CLK\") is 3.526 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.141 ns + Longest pin register " "Info: + Longest pin to register delay is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns loadC 1 PIN PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; PIN Node = 'loadC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadC } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 608 -128 40 624 "loadC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.930 ns) + CELL(0.275 ns) 7.057 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|_~3 2 COMB LCCOMB_X28_Y5_N0 1 " "Info: 2: + IC(5.930 ns) + CELL(0.275 ns) = 7.057 ns; Loc. = LCCOMB_X28_Y5_N0; Fanout = 1; COMB Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|_~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.205 ns" { loadC RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "rgclk.tdf" "" { Text "D:/LAB2/rgclk.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.141 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X28_Y5_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.141 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 16.96 % ) " "Info: Total cell delay = 1.211 ns ( 16.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 83.04 % ) " "Info: Total interconnect delay = 5.930 ns ( 83.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { loadC RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { loadC {} loadC~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 5.930ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.579 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.537 ns) 3.579 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 2 REG LCFF_X28_Y5_N1 7 " "Info: 2: + IC(2.063 ns) + CELL(0.537 ns) = 3.579 ns; Loc. = LCFF_X28_Y5_N1; Fanout = 7; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 42.36 % ) " "Info: Total cell delay = 1.516 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.063 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.579 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.063ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { loadC RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { loadC {} loadC~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~3 {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 5.930ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.579 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.063ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK X2 RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 20.400 ns register " "Info: tco from clock \"CLK\" to destination pin \"X2\" through register \"RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" is 20.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.698 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X28_Y5_N31 3 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.149 ns) 6.648 ns inst42 3 COMB LCCOMB_X28_Y5_N24 14 " "Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 8.979 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 MEM M4K_X26_Y5 26 " "Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 10.776 ns inst6 5 COMB LCCOMB_X28_Y5_N16 1 " "Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 12.132 ns inst6~clkctrl 6 COMB CLKCTRL_G15 23 " "Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 13.698 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 7 REG LCFF_X28_Y5_N7 3 " "Info: 7: + IC(1.029 ns) + CELL(0.537 ns) = 13.698 ns; Loc. = LCFF_X28_Y5_N7; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 27.89 % ) " "Info: Total cell delay = 3.821 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.877 ns ( 72.11 % ) " "Info: Total interconnect delay = 9.877 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.698 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.698 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.452 ns + Longest register pin " "Info: + Longest register to pin delay is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG LCFF_X28_Y5_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y5_N7; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 0.773 ns inst5~1 2 COMB LCCOMB_X28_Y5_N26 2 " "Info: 2: + IC(0.335 ns) + CELL(0.438 ns) = 0.773 ns; Loc. = LCCOMB_X28_Y5_N26; Fanout = 2; COMB Node = 'inst5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] inst5~1 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 832 896 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.438 ns) 2.776 ns inst5 3 COMB LCCOMB_X27_Y5_N0 1 " "Info: 3: + IC(1.565 ns) + CELL(0.438 ns) = 2.776 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { inst5~1 inst5 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 832 896 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(2.798 ns) 6.452 ns X2 4 PIN PIN_AE11 0 " "Info: 4: + IC(0.878 ns) + CELL(2.798 ns) = 6.452 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'X2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { inst5 X2 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -248 688 864 -232 "X2" "" } { 592 896 952 608 "X2" "" } { -296 0 56 -280 "X2" "" } { -256 648 688 -240 "X2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.674 ns ( 56.94 % ) " "Info: Total cell delay = 3.674 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.778 ns ( 43.06 % ) " "Info: Total interconnect delay = 2.778 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] inst5~1 inst5 X2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} inst5~1 {} inst5 {} X2 {} } { 0.000ns 0.335ns 1.565ns 0.878ns } { 0.000ns 0.438ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.698 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.698 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.029ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] inst5~1 inst5 X2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} inst5~1 {} inst5 {} X2 {} } { 0.000ns 0.335ns 1.565ns 0.878ns } { 0.000ns 0.438ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SELECT_ADRESS B4 9.641 ns Longest " "Info: Longest tpd from source pin \"SELECT_ADRESS\" to destination pin \"B4\" is 9.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SELECT_ADRESS 1 CLK PIN_V2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 5; CLK Node = 'SELECT_ADRESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SELECT_ADRESS } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 144 -72 96 160 "SELECT_ADRESS" "" } { -55 408 432 37 "SELECT_ADRESS" "" } { 56 1600 1816 72 "SELECT_ADRESS" "" } { 136 112 212 152 "SELECT_ADRESS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.438 ns) 3.410 ns inst33~0 2 COMB LCCOMB_X27_Y5_N6 1 " "Info: 2: + IC(2.120 ns) + CELL(0.438 ns) = 3.410 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { SELECT_ADRESS inst33~0 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.117 ns inst33~4 3 COMB LCCOMB_X27_Y5_N28 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 4.117 ns; Loc. = LCCOMB_X27_Y5_N28; Fanout = 3; COMB Node = 'inst33~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { inst33~0 inst33~4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(2.758 ns) 9.641 ns B4 4 PIN PIN_Y18 0 " "Info: 4: + IC(2.766 ns) + CELL(2.758 ns) = 9.641 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'B4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { inst33~4 B4 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 72 1920 2096 88 "B4" "" } { 64 1880 1920 80 "B4" "" } { -24 1040 1064 -8 "B4" "" } { 40 688 736 52 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 46.53 % ) " "Info: Total cell delay = 4.486 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.155 ns ( 53.47 % ) " "Info: Total interconnect delay = 5.155 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.641 ns" { SELECT_ADRESS inst33~0 inst33~4 B4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.641 ns" { SELECT_ADRESS {} SELECT_ADRESS~combout {} inst33~0 {} inst33~4 {} B4 {} } { 0.000ns 0.000ns 2.120ns 0.269ns 2.766ns } { 0.000ns 0.852ns 0.438ns 0.438ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] dataRG2\[5\] CLK 11.285 ns register " "Info: th for register \"RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" (data pin = \"dataRG2\[5\]\", clock pin = \"CLK\") is 11.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.697 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 40 -56 112 56 "CLK" "" } { 648 80 101 664 "CLK" "" } { 32 112 192 48 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.787 ns) 3.829 ns RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X28_Y5_N31 3 " "Info: 2: + IC(2.063 ns) + CELL(0.787 ns) = 3.829 ns; Loc. = LCFF_X28_Y5_N31; Fanout = 3; REG Node = 'RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.149 ns) 6.648 ns inst42 3 COMB LCCOMB_X28_Y5_N24 14 " "Info: 3: + IC(2.670 ns) + CELL(0.149 ns) = 6.648 ns; Loc. = LCCOMB_X28_Y5_N24; Fanout = 14; COMB Node = 'inst42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -40 1064 1128 8 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.932 ns) 8.979 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 MEM M4K_X26_Y5 26 " "Info: 4: + IC(1.399 ns) + CELL(0.932 ns) = 8.979 ns; Loc. = M4K_X26_Y5; Fanout = 26; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.437 ns) 10.776 ns inst6 5 COMB LCCOMB_X28_Y5_N16 1 " "Info: 5: + IC(1.360 ns) + CELL(0.437 ns) = 10.776 ns; Loc. = LCCOMB_X28_Y5_N16; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.000 ns) 12.132 ns inst6~clkctrl 6 COMB CLKCTRL_G15 23 " "Info: 6: + IC(1.356 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G15; Fanout = 23; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 13.697 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 7 REG LCFF_X27_Y5_N27 3 " "Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 13.697 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 27.90 % ) " "Info: Total cell delay = 3.821 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.876 ns ( 72.10 % ) " "Info: Total interconnect delay = 9.876 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.678 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns dataRG2\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'dataRG2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataRG2[5] } "NODE_NAME" } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 200 -152 16 216 "dataRG2\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.438 ns) 2.594 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~2 2 COMB LCCOMB_X27_Y5_N26 1 " "Info: 2: + IC(1.167 ns) + CELL(0.438 ns) = 2.594 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { dataRG2[5] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "rg2.tdf" "" { Text "D:/LAB2/rg2.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.678 ns RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 3 REG LCFF_X27_Y5_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.678 ns; Loc. = LCFF_X27_Y5_N27; Fanout = 3; REG Node = 'RG2:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.42 % ) " "Info: Total cell delay = 1.511 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { dataRG2[5] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { dataRG2[5] {} dataRG2[5]~combout {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.167ns 0.000ns } { 0.000ns 0.989ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { CLK RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] inst42 RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] inst6 inst6~clkctrl RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { CLK {} CLK~combout {} RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} inst42 {} RMK:inst11|lpm_ff:lpm_ff_component|dffs[7] {} inst6 {} inst6~clkctrl {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 2.063ns 2.670ns 1.399ns 1.360ns 1.356ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.149ns 0.932ns 0.437ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { dataRG2[5] RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { dataRG2[5] {} dataRG2[5]~combout {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 {} RG2:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.167ns 0.000ns } { 0.000ns 0.989ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 15:10:27 2011 " "Info: Processing ended: Wed Dec 07 15:10:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
