INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/dld-master/washmach_design/src/bcd_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/load_use_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_use_check
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/MemWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/instruction_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/IF-ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/EXMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/data_redirect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_redirect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:67]
INFO: [VRFC 10-2458] undeclared symbol lbu, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:72]
INFO: [VRFC 10-2458] undeclared symbol bltz, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:73]
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:91]
INFO: [VRFC 10-2458] undeclared symbol syscall, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:92]
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:102]
INFO: [VRFC 10-2458] undeclared symbol reg_write, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:103]
INFO: [VRFC 10-2458] undeclared symbol mem_read, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:104]
INFO: [VRFC 10-2458] undeclared symbol alu_src, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:106]
INFO: [VRFC 10-2458] undeclared symbol mem_reg, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:107]
INFO: [VRFC 10-2458] undeclared symbol s_src, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:108]
INFO: [VRFC 10-2458] undeclared symbol data_src, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:109]
INFO: [VRFC 10-2458] undeclared symbol cp0_write, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/controller.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol equal, assumed default net type wire [/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sources_1/new/main.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/dld-master/washmach_design/src/integer_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integer_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.srcs/sim_1/new/test_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uncertainmove/Document/logism/pipeline/pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
