<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Rahul Bhatia - Principal Verification Architect</title>
    
    <!-- SEO Meta Tags -->
    <meta name="description" content="Principal Verification Architect with 12+ years of expertise in SoC verification, UVM architecture, and EDA automation. Expert in ARM CPUs, low-power verification, and AI-augmented engineering.">
    <meta name="keywords" content="Verification Architect, SoC Verification, UVM, SystemVerilog, ARM, Silicon Valley, Hardware Verification">
    <meta name="author" content="Rahul Bhatia">
    
    <!-- Open Graph Meta Tags for LinkedIn/Social Sharing -->
    <meta property="og:title" content="Rahul Bhatia - Principal Verification Architect">
    <meta property="og:description" content="12+ years expertise in SoC verification, UVM architecture, and verification automation. Proven track record of 50% reduction in verification turnaround time.">
    <meta property="og:type" content="profile">
    <meta property="og:url" content="https://rahul1990bhatia.github.io/resume/">
    <meta property="og:image" content="https://rahul1990bhatia.github.io/resume/preview.png">
    
    <!-- Twitter Card Meta Tags -->
    <meta name="twitter:card" content="summary_large_image">
    <meta name="twitter:title" content="Rahul Bhatia - Principal Verification Architect">
    <meta name="twitter:description" content="12+ years expertise in SoC verification, UVM architecture, and verification automation.">
    
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }
        
        body {
            font-family: 'Calibri', 'Arial', sans-serif;
            line-height: 1.6;
            color: #2c3e50;
            background: #f5f5f5;
            padding: 20px;
        }
        
        .container {
            max-width: 850px;
            margin: 0 auto;
            background: white;
            padding: 50px 60px;
            box-shadow: 0 2px 10px rgba(0,0,0,0.1);
        }
        
        header {
            text-align: center;
            padding-bottom: 25px;
            border-bottom: 3px solid #2c5aa0;
            margin-bottom: 30px;
        }
        
        h1 {
            font-size: 32px;
            font-weight: 700;
            color: #1a1a1a;
            margin-bottom: 8px;
            letter-spacing: 1px;
        }
        
        .title {
            font-size: 16px;
            color: #2c5aa0;
            font-weight: 600;
            margin-bottom: 15px;
        }
        
        .contact {
            display: flex;
            justify-content: center;
            flex-wrap: wrap;
            gap: 15px;
            font-size: 13px;
            color: #555;
        }
        
        .contact-item {
            display: flex;
            align-items: center;
            gap: 5px;
        }
        
        .contact-item a {
            color: #2c5aa0;
            text-decoration: none;
            transition: all 0.2s ease;
            border-bottom: 1px solid transparent;
        }
        
        .contact-item a:hover {
            color: #1e3f7a;
            border-bottom: 1px solid #2c5aa0;
        }
        
        h2 {
            font-size: 20px;
            color: #2c5aa0;
            font-weight: 700;
            text-transform: uppercase;
            letter-spacing: 1.5px;
            margin-top: 25px;
            margin-bottom: 15px;
            padding-bottom: 8px;
            border-bottom: 2px solid #e0e0e0;
        }
        
        h3 {
            font-size: 16px;
            font-weight: 700;
            color: #1a1a1a;
            margin-bottom: 5px;
        }
        
        .job-header {
            display: flex;
            justify-content: space-between;
            align-items: baseline;
            margin-bottom: 3px;
        }
        
        .company {
            font-size: 15px;
            font-weight: 600;
            color: #2c3e50;
        }
        
        .date {
            font-size: 13px;
            color: #666;
            font-style: italic;
        }
        
        .location {
            font-size: 13px;
            color: #666;
            margin-bottom: 10px;
        }
        
        .summary {
            font-size: 14px;
            line-height: 1.7;
            color: #444;
            margin-bottom: 25px;
            text-align: justify;
        }
        
        ul {
            margin-left: 20px;
            margin-bottom: 20px;
        }
        
        li {
            font-size: 14px;
            margin-bottom: 8px;
            line-height: 1.6;
            color: #444;
        }
        
        .skills-grid {
            display: grid;
            grid-template-columns: repeat(2, 1fr);
            gap: 15px;
            margin-bottom: 20px;
        }
        
        .skill-category {
            background: #f8f9fa;
            padding: 15px;
            border-left: 3px solid #2c5aa0;
        }
        
        .skill-category h4 {
            font-size: 14px;
            font-weight: 700;
            color: #2c5aa0;
            margin-bottom: 8px;
        }
        
        .skill-category p {
            font-size: 13px;
            line-height: 1.5;
            color: #555;
        }
        
        .education-item {
            margin-bottom: 15px;
        }
        
        .degree {
            font-weight: 700;
            font-size: 15px;
            color: #1a1a1a;
        }
        
        .institution {
            font-size: 14px;
            color: #555;
            margin-bottom: 3px;
        }
        
        .awards {
            display: grid;
            gap: 8px;
        }
        
        .award-item {
            font-size: 14px;
            padding-left: 15px;
            position: relative;
        }
        
        .award-item:before {
            content: "‚ñ∏";
            position: absolute;
            left: 0;
            color: #2c5aa0;
            font-weight: bold;
        }
        
        .impact-box {
            background: #f0f7ff;
            border-left: 4px solid #2c5aa0;
            padding: 12px 15px;
            margin: 15px 0;
            font-size: 14px;
            color: #1a1a1a;
            font-weight: 600;
        }
        
        .download-btn {
            position: fixed;
            top: 20px;
            right: 20px;
            background: #2c5aa0;
            color: white;
            padding: 12px 24px;
            border-radius: 6px;
            text-decoration: none;
            font-weight: 600;
            font-size: 14px;
            box-shadow: 0 4px 12px rgba(44, 90, 160, 0.3);
            transition: all 0.3s ease;
            z-index: 1000;
            display: flex;
            align-items: center;
            gap: 8px;
        }
        
        .download-btn:hover {
            background: #1e3f7a;
            transform: translateY(-2px);
            box-shadow: 0 6px 16px rgba(44, 90, 160, 0.4);
        }
        
        .no-print {
            display: block;
        }
        
        @media print {
            body {
                background: white;
                padding: 0;
            }
            .container {
                box-shadow: none;
                padding: 30px;
            }
            .download-btn, .no-print {
                display: none !important;
            }
        }
        
        @media (max-width: 768px) {
            .container {
                padding: 30px 25px;
            }
            .skills-grid {
                grid-template-columns: 1fr;
            }
            .job-header {
                flex-direction: column;
                align-items: flex-start;
            }
        }
    </style>
</head>
<body>
    <!-- Download PDF Button -->
    <a href="#" class="download-btn no-print" onclick="window.print(); return false;">
        <span>üìÑ</span>
        <span>Download PDF</span>
    </a>
    
    <div class="container">
        <header>
            <h1>RAHUL BHATIA</h1>
            <div class="title">Principal Verification Architect | SoC Verification & EDA Automation</div>
            <div class="contact">
                <div class="contact-item">üìç Cambridge, UK</div>
                <div class="contact-item">üìû <a href="tel:+447717093534">+44 7717 093534</a></div>
                <div class="contact-item">‚úâÔ∏è <a href="mailto:rahul1990bhatia@gmail.com">rahul1990bhatia@gmail.com</a></div>
                <div class="contact-item">üîó <a href="https://linkedin.com/in/rahulbhatia1990" target="_blank">linkedin.com/in/rahulbhatia1990</a></div>
                <div class="contact-item">üíª <a href="https://github.com/rahul1990bhatia" target="_blank">github.com/rahul1990bhatia</a></div>
            </div>
        </header>

        <section>
            <h2>Professional Summary</h2>
            <p class="summary">
                Principal Verification Architect with 12+ years of expertise in EDA tooling, large-scale SoC verification, and verification infrastructure automation. Proven track record of architecting specification-driven verification systems that scale from IP to full SoC, delivering 50% reduction in verification turnaround time and saving 20-30 person-weeks per design cycle. Expert in UVM architecture, IP-XACT standards, low-power verification, functional safety (ISO 26262), and AI-augmented engineering workflows. Recognized for driving organization-wide transformation initiatives that improve verification productivity, quality, and time-to-silicon.
            </p>
        </section>

        <section>
            <h2>Core Competencies</h2>
            <ul>
                <li>SystemVerilog and UVM (Advanced) ‚Äî IP/Subsystem/SoC Verification Architecture</li>
                <li>UVM RAL and Register Verification ‚Äî Memory-Mapped System Validation</li>
                <li>ARM CPUs and AMBA Interconnects ‚Äî Coverage-Driven Verification</li>
                <li>UPF/IEEE 1801 Power-Aware Verification ‚Äî DVFS, Isolation, Retention, Clock Gating</li>
                <li>Python 3.11+ and C Programming ‚Äî Automation and Test Framework Development</li>
                <li>JSON/YAML Machine-Readable Specifications ‚Äî Spec-to-Testbench Auto-Generation</li>
                <li>IP-XACT (IEEE Accellera) Standards ‚Äî Design Reuse and Technical Governance</li>
                <li>CI/CD Verification Flows ‚Äî Gerrit, Jenkins, CloudBees Integration</li>
                <li>AI-Augmented Engineering Workflows ‚Äî LLM-Based Verification Assistance</li>
            </ul>
        </section>

        <section>
            <h2>Professional Experience</h2>
            
            <div class="job-header">
                <div>
                    <h3>Principal Verification Architect</h3>
                    <div class="company">Arm ‚Äî Cambridge, UK</div>
                </div>
                <div class="date">Apr 2021 ‚Äì Present</div>
            </div>
            <ul>
                <li>Architected specification-driven verification infrastructure using JSON/YAML as single source of truth across IP, subsystem, and SoC teams, enabling seamless design flow integration and reducing manual effort by 60%</li>
                <li>Designed auto-generation flows for UVM RAL, testbench components, register verification, and verification pipelines, improving code consistency and eliminating integration defects</li>
                <li>Scaled UVM RAL environments to support 1000+ register nodes and large configuration spaces, handling complex memory-mapped architectures for next-generation ARM processors</li>
                <li>Built Python-based automation framework reducing verification setup time from days to hours, enabling faster IP integration and validation cycles</li>
                <li>Led Arm-wide migration from IP-XACT 2009 to IP-XACT 2014, impacting 50+ IP teams and multiple silicon programs, establishing new standards for design documentation</li>
                <li>Active contributor to IEEE Accellera IP-XACT working groups and Arm internal standards review boards, shaping industry-wide verification methodologies</li>
                <li>Mentored 15+ engineers in advanced UVM techniques, verification architecture, and automation best practices, building organizational capability</li>
            </ul>
            <div class="impact-box">
                Key Impact: Saved 20-30 person-weeks per team per design ‚Ä¢ Reduced verification turnaround time by 50% across multiple silicon programs
            </div>

            <div class="job-header">
                <div>
                    <h3>Senior SoC Verification Engineer</h3>
                    <div class="company">Qualcomm ‚Äî Noida, India</div>
                </div>
                <div class="date">Mar 2019 ‚Äì Apr 2021</div>
            </div>
            <ul>
                <li>Verified advanced mobile and wearable SoCs across pre-silicon and post-silicon validation phases for flagship Snapdragon platforms</li>
                <li>Owned full SoC bring-up including reset sequencing, clock domain crossing validation, power state transitions, boot flow verification, and cache coherency testing</li>
                <li>Developed C-based bring-up and validation programs executed in simulation and on silicon, enabling early hardware debug and issue triage</li>
                <li>Verified CPUs, interconnects, cache coherency protocols, media acceleration IPs, and advanced power management features including DVFS</li>
                <li>Designed unified coverage aggregation system providing centralized visibility across multiple EDA tools, improving coverage closure efficiency by 40%</li>
                <li>Collaborated with cross-functional teams spanning RTL design, DFT, physical design, and software to resolve critical pre-silicon issues</li>
            </ul>
            <div class="impact-box">
                Key Impact: Accelerated coverage closure through unified reporting ‚Ä¢ Strengthened full-SoC debug and silicon validation expertise
            </div>

            <div class="job-header">
                <div>
                    <h3>Lead Verification Engineer</h3>
                    <div class="company">Cadence Design Systems ‚Äî Noida, India</div>
                </div>
                <div class="date">Apr 2014 ‚Äì Mar 2019</div>
            </div>
            <ul>
                <li>Developed and validated low-power verification solutions at IP and SoC levels using Cadence JasperGold and verification IP portfolio</li>
                <li>Worked extensively on UPF/IEEE 1801 compliance verification including power sequencing, isolation cells, retention strategies, DVFS, and clock gating validation</li>
                <li>Supported automotive customers in achieving ISO 26262 ASIL-B functional safety certification for safety-critical SoC designs</li>
                <li>Validated functional safety flows including FMEDA analysis, fault injection simulations, safety mechanism verification, and requirements traceability</li>
                <li>Delivered customer training sessions, technical presentations at industry conferences, and methodology guidance for advanced verification techniques</li>
                <li>Recognized for technical leadership in customer engagements, resolving complex verification challenges and enabling successful tape-outs</li>
            </ul>
            <div class="impact-box">
                Key Impact: Enabled early adoption of automated functional safety tooling ‚Ä¢ Recognized for technical leadership and customer-facing problem solving
            </div>
        </section>

        <section>
            <h2>AI-Augmented Engineering</h2>
            <ul>
                <li>Designs LLM-ready, machine-readable specifications optimized for AI consumption and automated processing</li>
                <li>Leverages large language models to accelerate documentation generation, consistency checking, and artifact generation including tests, summaries, and validation logic</li>
                <li>Pioneers integration of AI-assisted workflows in hardware verification environments, bridging traditional EDA with modern AI capabilities</li>
            </ul>
        </section>

        <section>
            <h2>Education</h2>
            <div class="education-item">
                <div class="degree">M.Tech in VLSI Design ‚Äî CGPA: 8.1 (Distinction)</div>
                <div class="institution">Centre for Development of Advanced Computing (CDAC), India</div>
            </div>
            <div class="education-item">
                <div class="degree">B.Tech in Electronics & Communication Engineering ‚Äî CGPA: 8.4 (Distinction)</div>
                <div class="institution">Guru Gobind Singh Indraprastha University, India</div>
            </div>
        </section>

        <section>
            <h2>Awards</h2>
            <div class="awards">
                <div class="award-item"><strong>Arm Quality Award</strong> ‚Äî Achieved 90% reduction in IP-XACT specification issues</div>
                <div class="award-item"><strong>Qualcomm Best Solution Award</strong> ‚Äî Automated Coverage Collection System</div>
                <div class="award-item"><strong>Cadence Best Poster Award</strong> ‚Äî Safe IP Verification Methodology</div>
            </div>
        </section>
    </div>
</body>
</html>