#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  9 03:26:34 2025
# Process ID         : 15328
# Current directory  : D:/FPGA/zybo/pcam_hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent38748 D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/pcam_hw/vivado.log
# Journal file       : D:/FPGA/zybo/pcam_hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 16955 MB
# Total Virtual      : 33910 MB
# Available Virtual  : 10471 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.xpr
WARNING: [BD 41-2576] File 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.xci' referenced by design 'system' could not be found.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'system_axi_mem_intercon_1_imp_auto_pc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_axi_mem_intercon_imp_auto_pc_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-2576] File 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/bd_d5b8_ila_lib_0.xci' referenced by design 'bd_d5b8' could not be found.
WARNING: [BD 41-2576] File 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0.xci' referenced by design 'bd_d5b8' could not be found.
WARNING: [Project 1-533] File 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0.xci' could not be found in the subdesign 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd', but fileset 'system_axi_mem_intercon_1_imp_auto_pc_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_150M_0/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.xci' could not be found in the subdesign 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd', but fileset 'system_axi_mem_intercon_imp_auto_pc_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.465 ; gain = 289.336
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_mem_intercon_imp_auto_pc_0 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_mem_intercon_1_imp_auto_pc_0 
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_ps7_0_axi_periph_imp_auto_pc_0 
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.2 - v_tpg_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_150M
Successfully read diagram <system> from block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] Design successfully migrated to use XCI files...
INFO: [BD 41-433] Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.215 ; gain = 278.016
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps7_0_axi_periph/M06_ACLK' (interface '/ps7_0_axi_periph/M06_AXI') and '/v_tpg_0/ap_clk' (interface '/v_tpg_0/s_axi_CTRL') must be connected to the same source 
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_tpg_0/s_axi_CTRL(150000000) and /ps7_0_axi_periph/xbar/M06_AXI(50000000)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1753.227 ; gain = 5.348
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /mm_clk_150 [get_bd_pins v_tpg_0/ap_clk]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
startgroup
set_property CONFIG.NUM_MI {6} [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.996 ; gain = 17.211
save_bd_design
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0_ooc.xdc'
Exporting to file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Hardware Definition File d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_tpg_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_150M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_cc_0/system_ps7_0_axi_periph_imp_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_cc .
Exporting to file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_mem_intercon_1_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_imp_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_150M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_system_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_tpg_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_mem_intercon_1_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f6bd7f3943a0b237 to dir: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/f/6/f6bd7f3943a0b237/system_axi_mem_intercon_1_imp_auto_pc_0.dcp to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/f/6/f6bd7f3943a0b237/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/f/6/f6bd7f3943a0b237/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/f/6/f6bd7f3943a0b237/system_axi_mem_intercon_1_imp_auto_pc_0_stub.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/f/6/f6bd7f3943a0b237/system_axi_mem_intercon_1_imp_auto_pc_0_stub.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_mem_intercon_1_imp_auto_pc_0, cache-ID = f6bd7f3943a0b237; cache size = 34.990 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9835f5728254c24a to dir: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/9/8/9835f5728254c24a/system_axi_mem_intercon_imp_auto_pc_0.dcp to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/9/8/9835f5728254c24a/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/9/8/9835f5728254c24a/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/9/8/9835f5728254c24a/system_axi_mem_intercon_imp_auto_pc_0_stub.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/9/8/9835f5728254c24a/system_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_mem_intercon_imp_auto_pc_0, cache-ID = 9835f5728254c24a; cache size = 34.990 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_imp_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 614f8f64b934abbc to dir: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/6/1/614f8f64b934abbc/system_ps7_0_axi_periph_imp_auto_pc_0.dcp to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/6/1/614f8f64b934abbc/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/6/1/614f8f64b934abbc/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/6/1/614f8f64b934abbc/system_ps7_0_axi_periph_imp_auto_pc_0_stub.v to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.cache/ip/2024.2/6/1/614f8f64b934abbc/system_ps7_0_axi_periph_imp_auto_pc_0_stub.vhdl to d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_ps7_0_axi_periph_imp_auto_pc_0, cache-ID = 614f8f64b934abbc; cache size = 34.990 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_150M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_system_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_tpg_0_0
[Sun Nov  9 03:31:17 2025] Launched system_system_ila_0_0_synth_1, system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1, system_rst_clk_wiz_0_150M_0_synth_1, system_v_tpg_0_0_synth_1, system_ps7_0_axi_periph_imp_auto_cc_0_synth_1, synth_1...
Run output will be captured here:
system_system_ila_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_system_ila_0_0_synth_1/runme.log
system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1/runme.log
system_rst_clk_wiz_0_150M_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_rst_clk_wiz_0_150M_0_synth_1/runme.log
system_v_tpg_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/runme.log
system_ps7_0_axi_periph_imp_auto_cc_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_ps7_0_axi_periph_imp_auto_cc_0_synth_1/runme.log
synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/synth_1/runme.log
[Sun Nov  9 03:31:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1893.172 ; gain = 55.531
write_hw_platform -fixed -include_bit -force -file D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2088.535 ; gain = 174.293
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-23:49:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7807CA
set_property PROGRAM.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processing Interface v_tpg_0_m_axis_video_ila1_slot3
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 08:03:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 08:03:51
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processed interface v_tpg_0_m_axis_video_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 08:03:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 08:03:59
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processed interface v_tpg_0_m_axis_video_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 08:04:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 08:04:03
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processed interface v_tpg_0_m_axis_video_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 08:05:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 08:05:08
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processed interface v_tpg_0_m_axis_video_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-09 08:05:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-09 08:05:13
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
Processed interface v_tpg_0_m_axis_video_ila1_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7807CA
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 11:01:38 2025...
