
Loading design for application trce from file dianya_impl1.ncd.
Design name: dianya
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Sat Dec 03 21:10:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o dianya_impl1.twr -gui -msgset C:/Users/hankeyi35/Desktop/lab_8/lab8/promote.xml dianya_impl1.ncd dianya_impl1.prf 
Design file:     dianya_impl1.ncd
Preference file: dianya_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in_c" 28.984000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 60.065ns (weighted slack = -3130.457ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.213ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.213ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.065ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.213   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.051ns (weighted slack = -3129.727ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.199ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.199ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.051ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.199   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.048ns (weighted slack = -3129.571ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.196ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.196ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.048ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19A.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19A.B0 to     R18C19A.F0 BCD_transform/SLICE_509
ROUTE         3     0.632     R18C19A.F0 to     R18C20D.D0 BCD_transform/n38205
CTOF_DEL    ---     0.495     R18C20D.D0 to     R18C20D.F0 BCD_transform/SLICE_806
ROUTE         9     0.726     R18C20D.F0 to     R18C20B.B1 BCD_transform/realv_1_1__N_456
CTOF_DEL    ---     0.495     R18C20B.B1 to     R18C20B.F1 BCD_transform/SLICE_510
ROUTE         5     0.983     R18C20B.F1 to     R19C19C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.495     R19C19C.D1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.196   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.040ns (weighted slack = -3129.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.188ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.188ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.040ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.662     R20C20D.F1 to     R20C22C.D1 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C22C.D1 to     R20C22C.F1 BCD_transform/SLICE_774
ROUTE        12     1.069     R20C22C.F1 to     R19C22D.B0 BCD_transform/realv_3_0__N_531
CTOF_DEL    ---     0.495     R19C22D.B0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.188   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.034ns (weighted slack = -3128.841ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.182ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.182ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.034ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19A.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19A.B0 to     R18C19A.F0 BCD_transform/SLICE_509
ROUTE         3     0.632     R18C19A.F0 to     R18C20D.D0 BCD_transform/n38205
CTOF_DEL    ---     0.495     R18C20D.D0 to     R18C20D.F0 BCD_transform/SLICE_806
ROUTE         9     0.726     R18C20D.F0 to     R18C20B.B1 BCD_transform/realv_1_1__N_456
CTOF_DEL    ---     0.495     R18C20B.B1 to     R18C20B.F1 BCD_transform/SLICE_510
ROUTE         5     0.983     R18C20B.F1 to     R19C19C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.495     R19C19C.D1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.182   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.026ns (weighted slack = -3128.425ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.174ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.174ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.026ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.662     R20C20D.F1 to     R20C22C.D1 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C22C.D1 to     R20C22C.F1 BCD_transform/SLICE_774
ROUTE        12     1.069     R20C22C.F1 to     R19C22D.B0 BCD_transform/realv_3_0__N_531
CTOF_DEL    ---     0.495     R19C22D.B0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.174   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.023ns (weighted slack = -3128.268ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.171ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.171ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.023ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19A.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19A.B0 to     R18C19A.F0 BCD_transform/SLICE_509
ROUTE         3     0.632     R18C19A.F0 to     R18C20D.D0 BCD_transform/n38205
CTOF_DEL    ---     0.495     R18C20D.D0 to     R18C20D.F0 BCD_transform/SLICE_806
ROUTE         9     0.726     R18C20D.F0 to     R18C20B.B1 BCD_transform/realv_1_1__N_456
CTOF_DEL    ---     0.495     R18C20B.B1 to     R18C20B.F1 BCD_transform/SLICE_510
ROUTE         5     0.983     R18C20B.F1 to     R19C19C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.495     R19C19C.D1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.662     R20C20D.F1 to     R20C22C.D1 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C22C.D1 to     R20C22C.F1 BCD_transform/SLICE_774
ROUTE        12     1.069     R20C22C.F1 to     R19C22D.B0 BCD_transform/realv_3_0__N_531
CTOF_DEL    ---     0.495     R19C22D.B0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.171   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 60.009ns (weighted slack = -3127.539ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.157ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.157ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 60.009ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19A.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19A.B0 to     R18C19A.F0 BCD_transform/SLICE_509
ROUTE         3     0.632     R18C19A.F0 to     R18C20D.D0 BCD_transform/n38205
CTOF_DEL    ---     0.495     R18C20D.D0 to     R18C20D.F0 BCD_transform/SLICE_806
ROUTE         9     0.726     R18C20D.F0 to     R18C20B.B1 BCD_transform/realv_1_1__N_456
CTOF_DEL    ---     0.495     R18C20B.B1 to     R18C20B.F1 BCD_transform/SLICE_510
ROUTE         5     0.983     R18C20B.F1 to     R19C19C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.495     R19C19C.D1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.662     R20C20D.F1 to     R20C22C.D1 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C22C.D1 to     R20C22C.F1 BCD_transform/SLICE_774
ROUTE        12     1.069     R20C22C.F1 to     R19C22D.B0 BCD_transform/realv_3_0__N_531
CTOF_DEL    ---     0.495     R19C22D.B0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.157   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 59.978ns (weighted slack = -3125.923ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.126ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.126ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 59.978ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.677     R16C20D.F0 to     R16C21C.D1 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21C.D1 to     R16C21C.F1 BCD_transform/SLICE_499
ROUTE         9     0.726     R16C21C.F1 to     R16C21D.B1 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495     R16C21D.B1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.126   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 59.964ns (weighted slack = -3125.193ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:              55.112ns  (35.2% logic, 64.8% route), 38 logic levels.

 Constraint Details:

     55.112ns physical path delay SLICE_197 to LCDdisplay/SLICE_128 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 34.502ns)
      0.662ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.852ns) by 59.964ns

 Physical Path Details:

      Data path SLICE_197 to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.677     R16C20D.F0 to     R16C21C.D1 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21C.D1 to     R16C21C.F1 BCD_transform/SLICE_499
ROUTE         9     0.726     R16C21C.F1 to     R16C21D.B1 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495     R16C21D.B1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.675     R17C19B.F0 to     R19C19A.D1 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19A.D1 to     R19C19A.F1 BCD_transform/SLICE_809
ROUTE         3     0.673     R19C19A.F1 to     R19C19C.A1 BCD_transform/n38181
CTOF_DEL    ---     0.495     R19C19C.A1 to     R19C19C.F1 BCD_transform/SLICE_800
ROUTE         5     1.010     R19C19C.F1 to     R19C20B.A1 BCD_transform/n38172
CTOF_DEL    ---     0.495     R19C20B.A1 to     R19C20B.F1 BCD_transform/SLICE_797
ROUTE         3     0.453     R19C20B.F1 to     R19C20A.C1 BCD_transform/n38164
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 BCD_transform/SLICE_788
ROUTE         9     0.734     R19C20A.F1 to     R19C20C.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.495     R19C20C.B0 to     R19C20C.F0 BCD_transform/SLICE_795
ROUTE         3     1.002     R19C20C.F0 to     R19C22C.A1 BCD_transform/n38146
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 BCD_transform/SLICE_772
ROUTE        10     1.364     R19C22C.F1 to     R20C20D.A1 BCD_transform/realv_2_0__N_511
CTOF_DEL    ---     0.495     R20C20D.A1 to     R20C20D.F1 BCD_transform/SLICE_777
ROUTE         5     0.658     R20C20D.F1 to     R20C20A.D0 BCD_transform/n38131
CTOF_DEL    ---     0.495     R20C20A.D0 to     R20C20A.F0 BCD_transform/SLICE_776
ROUTE         5     1.098     R20C20A.F0 to     R19C22D.D0 BCD_transform/n38119
CTOF_DEL    ---     0.495     R19C22D.D0 to     R19C22D.F0 BCD_transform/SLICE_493
ROUTE        10     2.496     R19C22D.F0 to      R20C5A.D1 n38111
CTOF_DEL    ---     0.495      R20C5A.D1 to      R20C5A.F1 SLICE_677
ROUTE        20     2.076      R20C5A.F1 to     R14C12C.M0 n38105
MTOOFX_DEL  ---     0.376     R14C12C.M0 to   R14C12C.OFX0 LCDdisplay/i34435/SLICE_287
ROUTE         1     2.074   R14C12C.OFX0 to     R20C22C.D0 n38063
CTOF_DEL    ---     0.495     R20C22C.D0 to     R20C22C.F0 BCD_transform/SLICE_774
ROUTE         1     0.645     R20C22C.F0 to     R18C22B.D0 n38064
CTOOFX_DEL  ---     0.721     R18C22B.D0 to   R18C22B.OFX0 LCDdisplay/i32889/SLICE_353
ROUTE         1     0.000   R18C22B.OFX0 to    R18C22A.FXA LCDdisplay/n36195
FXTOOFX_DE  ---     0.241    R18C22A.FXA to   R18C22A.OFX1 LCDdisplay/i32890/SLICE_344
ROUTE         1     2.954   R18C22A.OFX1 to      R8C11C.D1 LCDdisplay/n36202
CTOF_DEL    ---     0.495      R8C11C.D1 to      R8C11C.F1 LCDdisplay/SLICE_622
ROUTE         1     0.436      R8C11C.F1 to      R8C11C.C0 LCDdisplay/n36205
CTOF_DEL    ---     0.495      R8C11C.C0 to      R8C11C.F0 LCDdisplay/SLICE_622
ROUTE         1     0.626      R8C11C.F0 to      R8C11A.D0 LCDdisplay/n14004
CTOF_DEL    ---     0.495      R8C11A.D0 to      R8C11A.F0 LCDdisplay/SLICE_919
ROUTE         1     0.626      R8C11A.F0 to      R8C11B.D1 LCDdisplay/n125
CTOOFX_DEL  ---     0.721      R8C11B.D1 to    R8C11B.OFX0 LCDdisplay/Mux_349_i127/SLICE_328
ROUTE         2     0.654    R8C11B.OFX0 to      R8C11A.D1 LCDdisplay/n127
CTOF_DEL    ---     0.495      R8C11A.D1 to      R8C11A.F1 LCDdisplay/SLICE_919
ROUTE         2     0.635      R8C11A.F1 to      R8C11D.D1 LCDdisplay/n2834
CTOF_DEL    ---     0.495      R8C11D.D1 to      R8C11D.F1 LCDdisplay/SLICE_562
ROUTE         3     1.665      R8C11D.F1 to      R9C20C.D1 LCDdisplay/n3727
CTOOFX_DEL  ---     0.721      R9C20C.D1 to    R9C20C.OFX0 LCDdisplay/SLICE_128
ROUTE         1     0.000    R9C20C.OFX0 to     R9C20C.DI0 LCDdisplay/n2_adj_1537 (to clk_in_c)
                  --------
                   55.112   (35.2% logic, 64.8% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R9C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

Warning:   0.316MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 40.363ns (weighted slack = -1189.831ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i8  (to ctrlword_595_3_13 -)

   Delay:              39.466ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.466ns physical path delay SLICE_197 to BCD_transform/SLICE_174 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.363ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23C.A1 n38079
CTOF_DEL    ---     0.495     R18C23C.A1 to     R18C23C.F1 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F1 to    R18C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_7 (to ctrlword_595_3_13)
                  --------
                   39.466   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.363ns (weighted slack = -1189.831ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i7  (to ctrlword_595_3_13 -)

   Delay:              39.466ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.466ns physical path delay SLICE_197 to BCD_transform/SLICE_174 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.363ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23C.A0 n38079
CTOF_DEL    ---     0.495     R18C23C.A0 to     R18C23C.F0 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F0 to    R18C23C.DI0 BCD_transform/ctrlword_595_3_15_N_622_6 (to ctrlword_595_3_13)
                  --------
                   39.466   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.363ns (weighted slack = -1189.831ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              39.466ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.466ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.363ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A1 n38079
CTOF_DEL    ---     0.495     R18C23B.A1 to     R18C23B.F1 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F1 to    R18C23B.DI1 BCD_transform/ctrlword_595_3_15_N_622_5 (to ctrlword_595_3_13)
                  --------
                   39.466   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.363ns (weighted slack = -1189.831ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:              39.466ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.466ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.363ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A0 n38079
CTOF_DEL    ---     0.495     R18C23B.A0 to     R18C23B.F0 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F0 to    R18C23B.DI0 BCD_transform/ctrlword_595_3_15_N_622_4 (to ctrlword_595_3_13)
                  --------
                   39.466   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.349ns (weighted slack = -1189.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i8  (to ctrlword_595_3_13 -)

   Delay:              39.452ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.452ns physical path delay SLICE_197 to BCD_transform/SLICE_174 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.349ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23C.A1 n38079
CTOF_DEL    ---     0.495     R18C23C.A1 to     R18C23C.F1 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F1 to    R18C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_7 (to ctrlword_595_3_13)
                  --------
                   39.452   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.349ns (weighted slack = -1189.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i7  (to ctrlword_595_3_13 -)

   Delay:              39.452ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.452ns physical path delay SLICE_197 to BCD_transform/SLICE_174 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.349ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23C.A0 n38079
CTOF_DEL    ---     0.495     R18C23C.A0 to     R18C23C.F0 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F0 to    R18C23C.DI0 BCD_transform/ctrlword_595_3_15_N_622_6 (to ctrlword_595_3_13)
                  --------
                   39.452   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.349ns (weighted slack = -1189.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              39.452ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.452ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.349ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A1 n38079
CTOF_DEL    ---     0.495     R18C23B.A1 to     R18C23B.F1 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F1 to    R18C23B.DI1 BCD_transform/ctrlword_595_3_15_N_622_5 (to ctrlword_595_3_13)
                  --------
                   39.452   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.349ns (weighted slack = -1189.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:              39.452ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.452ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.349ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.718     R16C20D.F0 to     R16C21A.B0 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 BCD_transform/SLICE_852
ROUTE         4     0.772     R16C21A.F0 to     R16C21D.C1 BCD_transform/n38260
CTOF_DEL    ---     0.495     R16C21D.C1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.782     R16C21D.F1 to     R17C21D.C1 BCD_transform/n38243
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 BCD_transform/SLICE_813
ROUTE         5     0.659     R17C21D.F1 to     R17C21B.D0 BCD_transform/realv_1_1__N_335
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A0 n38079
CTOF_DEL    ---     0.495     R18C23B.A0 to     R18C23B.F0 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F0 to    R18C23B.DI0 BCD_transform/ctrlword_595_3_15_N_622_4 (to ctrlword_595_3_13)
                  --------
                   39.452   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.276ns (weighted slack = -1187.266ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              39.379ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.379ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.276ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.677     R16C20D.F0 to     R16C21C.D1 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21C.D1 to     R16C21C.F1 BCD_transform/SLICE_499
ROUTE         9     0.726     R16C21C.F1 to     R16C21D.B1 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495     R16C21D.B1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A1 n38079
CTOF_DEL    ---     0.495     R18C23B.A1 to     R18C23B.F1 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F1 to    R18C23B.DI1 BCD_transform/ctrlword_595_3_15_N_622_5 (to ctrlword_595_3_13)
                  --------
                   39.379   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.


Error: The following path exceeds requirements by 40.276ns (weighted slack = -1187.266ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:              39.379ns  (30.6% logic, 69.4% route), 24 logic levels.

 Constraint Details:

     39.379ns physical path delay SLICE_197 to BCD_transform/SLICE_173 exceeds
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
      1.656ns delay constraint less
      2.387ns skew and
      0.166ns DIN_SET requirement (totaling -0.897ns) by 40.276ns

 Physical Path Details:

      Data path SLICE_197 to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C11C.CLK to     R17C11C.Q0 SLICE_197 (from ADC_work/clk_divided)
ROUTE        74     1.919     R17C11C.Q0 to     R16C19A.A0 realv_5_0
C0TOFCO_DE  ---     1.023     R16C19A.A0 to    R16C19A.FCO BCD_transform/SLICE_67
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI BCD_transform/n32590
FCITOFCO_D  ---     0.162    R16C19B.FCI to    R16C19B.FCO BCD_transform/SLICE_69
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI BCD_transform/n32591
FCITOF1_DE  ---     0.643    R16C19C.FCI to     R16C19C.F1 BCD_transform/SLICE_68
ROUTE        10     1.450     R16C19C.F1 to     R16C18B.B0 voltage_code_12
CTOF_DEL    ---     0.495     R16C18B.B0 to     R16C18B.F0 SLICE_523
ROUTE         4     1.045     R16C18B.F0 to     R16C20D.B0 realv_1_1__N_293
CTOF_DEL    ---     0.495     R16C20D.B0 to     R16C20D.F0 BCD_transform/SLICE_436
ROUTE         5     0.677     R16C20D.F0 to     R16C21C.D1 BCD_transform/n39815
CTOF_DEL    ---     0.495     R16C21C.D1 to     R16C21C.F1 BCD_transform/SLICE_499
ROUTE         9     0.726     R16C21C.F1 to     R16C21D.B1 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495     R16C21D.B1 to     R16C21D.F1 BCD_transform/SLICE_815
ROUTE         3     0.445     R16C21D.F1 to     R16C21D.C0 BCD_transform/n38243
CTOF_DEL    ---     0.495     R16C21D.C0 to     R16C21D.F0 BCD_transform/SLICE_815
ROUTE         4     1.010     R16C21D.F0 to     R17C21B.A0 BCD_transform/n38232
CTOF_DEL    ---     0.495     R17C21B.A0 to     R17C21B.F0 BCD_transform/SLICE_515
ROUTE         1     0.744     R17C21B.F0 to     R18C21D.C1 BCD_transform/n38229
CTOF_DEL    ---     0.495     R18C21D.C1 to     R18C21D.F1 BCD_transform/SLICE_812
ROUTE        10     0.696     R18C21D.F1 to     R18C21B.D1 BCD_transform/realv_1_1__N_359
CTOF_DEL    ---     0.495     R18C21B.D1 to     R18C21B.F1 BCD_transform/SLICE_514
ROUTE         2     1.032     R18C21B.F1 to     R18C19C.B1 BCD_transform/n38224
CTOF_DEL    ---     0.495     R18C19C.B1 to     R18C19C.F1 SLICE_901
ROUTE         4     1.010     R18C19C.F1 to     R18C21A.A0 BCD_transform/n38217
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 BCD_transform/SLICE_513
ROUTE         3     0.332     R18C21A.F0 to     R18C21B.D0 BCD_transform/n38215
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 BCD_transform/SLICE_514
ROUTE         9     1.061     R18C21B.F0 to     R18C19B.B0 BCD_transform/realv_1_1__N_423
CTOF_DEL    ---     0.495     R18C19B.B0 to     R18C19B.F0 BCD_transform/SLICE_803
ROUTE         5     1.010     R18C19B.F0 to     R17C19B.B0 BCD_transform/realv_1_1__N_418
CTOF_DEL    ---     0.495     R17C19B.B0 to     R17C19B.F0 BCD_transform/SLICE_519
ROUTE         5     0.796     R17C19B.F0 to     R19C19B.C0 BCD_transform/n38187
CTOF_DEL    ---     0.495     R19C19B.C0 to     R19C19B.F0 BCD_transform/SLICE_490
ROUTE         3     1.423     R19C19B.F0 to     R17C17C.M0 BCD_transform/n38170
MTOOFX_DEL  ---     0.376     R17C17C.M0 to   R17C17C.OFX0 BCD_transform/i34482/SLICE_418
ROUTE         2     1.343   R17C17C.OFX0 to     R19C16C.B1 BCD_transform/n38155
CTOF_DEL    ---     0.495     R19C16C.B1 to     R19C16C.F1 BCD_transform/SLICE_794
ROUTE         4     1.912     R19C16C.F1 to     R17C18C.D0 BCD_transform/n38151
CTOF_DEL    ---     0.495     R17C18C.D0 to     R17C18C.F0 BCD_transform/SLICE_502
ROUTE         5     1.418     R17C18C.F0 to     R14C17A.D1 BCD_transform/n38133
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 BCD_transform/SLICE_771
ROUTE        13     3.863     R14C17A.F1 to      R19C4C.B1 realv_1_0__N_460
CTOF_DEL    ---     0.495      R19C4C.B1 to      R19C4C.F1 SLICE_648
ROUTE        16     3.406      R19C4C.F1 to     R18C23B.A0 n38079
CTOF_DEL    ---     0.495     R18C23B.A0 to     R18C23B.F0 BCD_transform/SLICE_173
ROUTE         1     0.000     R18C23B.F0 to    R18C23B.DI0 BCD_transform/ctrlword_595_3_15_N_622_4 (to ctrlword_595_3_13)
                  --------
                   39.379   (30.6% logic, 69.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.452     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     4.896      R2C16C.Q0 to    R17C11C.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       133     3.044       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.452    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     2.509     R12C17D.Q0 to    R18C23B.CLK ctrlword_595_3_13
                  --------
                    7.137   (22.2% logic, 77.8% route), 2 logic levels.

Warning:   0.807MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "ADC_work/clk_divided" 118.203000 MHz ;
            2417 items scored, 1141 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.498ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.792ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     13.792ns physical path delay SLICE_164 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.498ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q1 SLICE_164 (from ADC_work/clk_divided)
ROUTE        12     2.951     R10C15C.Q1 to     R10C15B.B1 cnt_write_2
CTOF_DEL    ---     0.495     R10C15B.B1 to     R10C15B.F1 ADC_work/SLICE_432
ROUTE        19     1.069     R10C15B.F1 to     R10C15D.B0 n38371
CTOOFX_DEL  ---     0.721     R10C15D.B0 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.792   (29.7% logic, 70.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.465ns  (34.1% logic, 65.9% route), 8 logic levels.

 Constraint Details:

     13.465ns physical path delay SLICE_164 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.171ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q0 SLICE_164 (from ADC_work/clk_divided)
ROUTE         9     1.023     R10C15C.Q0 to     R10C15A.B0 cnt_write_1
CTOF_DEL    ---     0.495     R10C15A.B0 to     R10C15A.F0 ADC_work/SLICE_758
ROUTE         3     1.105     R10C15A.F0 to     R12C15B.B1 ADC_work/n38490
CTOF_DEL    ---     0.495     R12C15B.B1 to     R12C15B.F1 ADC_work/SLICE_731
ROUTE         4     1.070     R12C15B.F1 to     R10C15D.A1 n38332
CTOOFX_DEL  ---     0.721     R10C15D.A1 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.465   (34.1% logic, 65.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.465ns  (34.1% logic, 65.9% route), 8 logic levels.

 Constraint Details:

     13.465ns physical path delay SLICE_164 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.171ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q0 SLICE_164 (from ADC_work/clk_divided)
ROUTE         9     1.023     R10C15C.Q0 to     R10C15A.B0 cnt_write_1
CTOF_DEL    ---     0.495     R10C15A.B0 to     R10C15A.F0 ADC_work/SLICE_758
ROUTE         3     1.105     R10C15A.F0 to     R12C15B.B1 ADC_work/n38490
CTOF_DEL    ---     0.495     R12C15B.B1 to     R12C15B.F1 ADC_work/SLICE_731
ROUTE         4     1.070     R12C15B.F1 to     R10C15D.A0 n38332
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.465   (34.1% logic, 65.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.441ns  (34.2% logic, 65.8% route), 8 logic levels.

 Constraint Details:

     13.441ns physical path delay ADC_work/SLICE_81 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.147ns

 Physical Path Details:

      Data path ADC_work/SLICE_81 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15C.CLK to     R12C15C.Q0 ADC_work/SLICE_81 (from ADC_work/clk_divided)
ROUTE         5     1.038     R12C15C.Q0 to     R12C15D.B1 ADC_work/cnt_2
CTOF_DEL    ---     0.495     R12C15D.B1 to     R12C15D.F1 ADC_work/SLICE_760
ROUTE         3     1.067     R12C15D.F1 to     R10C15B.A1 ADC_work/n38429
CTOF_DEL    ---     0.495     R10C15B.A1 to     R10C15B.F1 ADC_work/SLICE_432
ROUTE        19     1.069     R10C15B.F1 to     R10C15D.B0 n38371
CTOOFX_DEL  ---     0.721     R10C15D.B0 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.441   (34.2% logic, 65.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.441ns  (34.5% logic, 65.5% route), 9 logic levels.

 Constraint Details:

     13.441ns physical path delay ADC_work/SLICE_81 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.147ns

 Physical Path Details:

      Data path ADC_work/SLICE_81 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15C.CLK to     R12C15C.Q0 ADC_work/SLICE_81 (from ADC_work/clk_divided)
ROUTE         5     1.038     R12C15C.Q0 to     R12C15B.B0 ADC_work/cnt_2
CTOF_DEL    ---     0.495     R12C15B.B0 to     R12C15B.F0 ADC_work/SLICE_731
ROUTE         7     1.053     R12C15B.F0 to     R12C16A.B1 ADC_work/n38396
CTOF_DEL    ---     0.495     R12C16A.B1 to     R12C16A.F1 ADC_work/SLICE_429
ROUTE        33     1.080     R12C16A.F1 to     R13C16C.A0 n39799
CTOF_DEL    ---     0.495     R13C16C.A0 to     R13C16C.F0 ADC_work/SLICE_849
ROUTE         3     2.210     R13C16C.F0 to     R12C16D.A0 ADC_work/n38328
CTOF_DEL    ---     0.495     R12C16D.A0 to     R12C16D.F0 ADC_work/SLICE_486
ROUTE         2     0.702     R12C16D.F0 to     R12C17A.B0 ADC_work/n29
CTOF_DEL    ---     0.495     R12C17A.B0 to     R12C17A.F0 ADC_work/SLICE_744
ROUTE         1     0.656     R12C17A.F0 to     R12C17A.A1 ADC_work/n27
CTOF_DEL    ---     0.495     R12C17A.A1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.441   (34.5% logic, 65.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.406ns  (34.3% logic, 65.7% route), 8 logic levels.

 Constraint Details:

     13.406ns physical path delay ADC_work/SLICE_80 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.112ns

 Physical Path Details:

      Data path ADC_work/SLICE_80 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14B.CLK to     R12C14B.Q1 ADC_work/SLICE_80 (from ADC_work/clk_divided)
ROUTE         9     1.003     R12C14B.Q1 to     R12C15D.A1 ADC_work/cnt_1
CTOF_DEL    ---     0.495     R12C15D.A1 to     R12C15D.F1 ADC_work/SLICE_760
ROUTE         3     1.067     R12C15D.F1 to     R10C15B.A1 ADC_work/n38429
CTOF_DEL    ---     0.495     R10C15B.A1 to     R10C15B.F1 ADC_work/SLICE_432
ROUTE        19     1.069     R10C15B.F1 to     R10C15D.B0 n38371
CTOOFX_DEL  ---     0.721     R10C15D.B0 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.406   (34.3% logic, 65.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.406ns  (34.6% logic, 65.4% route), 9 logic levels.

 Constraint Details:

     13.406ns physical path delay ADC_work/SLICE_80 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 5.112ns

 Physical Path Details:

      Data path ADC_work/SLICE_80 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14B.CLK to     R12C14B.Q1 ADC_work/SLICE_80 (from ADC_work/clk_divided)
ROUTE         9     1.003     R12C14B.Q1 to     R12C15B.A0 ADC_work/cnt_1
CTOF_DEL    ---     0.495     R12C15B.A0 to     R12C15B.F0 ADC_work/SLICE_731
ROUTE         7     1.053     R12C15B.F0 to     R12C16A.B1 ADC_work/n38396
CTOF_DEL    ---     0.495     R12C16A.B1 to     R12C16A.F1 ADC_work/SLICE_429
ROUTE        33     1.080     R12C16A.F1 to     R13C16C.A0 n39799
CTOF_DEL    ---     0.495     R13C16C.A0 to     R13C16C.F0 ADC_work/SLICE_849
ROUTE         3     2.210     R13C16C.F0 to     R12C16D.A0 ADC_work/n38328
CTOF_DEL    ---     0.495     R12C16D.A0 to     R12C16D.F0 ADC_work/SLICE_486
ROUTE         2     0.702     R12C16D.F0 to     R12C17A.B0 ADC_work/n29
CTOF_DEL    ---     0.495     R12C17A.B0 to     R12C17A.F0 ADC_work/SLICE_744
ROUTE         1     0.656     R12C17A.F0 to     R12C17A.A1 ADC_work/n27
CTOF_DEL    ---     0.495     R12C17A.A1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.406   (34.6% logic, 65.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.224ns  (31.0% logic, 69.0% route), 7 logic levels.

 Constraint Details:

     13.224ns physical path delay SLICE_164 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 4.930ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q1 SLICE_164 (from ADC_work/clk_divided)
ROUTE        12     2.951     R10C15C.Q1 to     R10C15B.B1 cnt_write_2
CTOF_DEL    ---     0.495     R10C15B.B1 to     R10C15B.F1 ADC_work/SLICE_432
ROUTE        19     0.501     R10C15B.F1 to     R10C15D.C1 n38371
CTOOFX_DEL  ---     0.721     R10C15D.C1 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.224   (31.0% logic, 69.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.169ns  (35.2% logic, 64.8% route), 9 logic levels.

 Constraint Details:

     13.169ns physical path delay ADC_work/SLICE_81 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 4.875ns

 Physical Path Details:

      Data path ADC_work/SLICE_81 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15C.CLK to     R12C15C.Q1 ADC_work/SLICE_81 (from ADC_work/clk_divided)
ROUTE         5     0.766     R12C15C.Q1 to     R12C15B.C0 ADC_work/cnt_3
CTOF_DEL    ---     0.495     R12C15B.C0 to     R12C15B.F0 ADC_work/SLICE_731
ROUTE         7     1.053     R12C15B.F0 to     R12C16A.B1 ADC_work/n38396
CTOF_DEL    ---     0.495     R12C16A.B1 to     R12C16A.F1 ADC_work/SLICE_429
ROUTE        33     1.080     R12C16A.F1 to     R13C16C.A0 n39799
CTOF_DEL    ---     0.495     R13C16C.A0 to     R13C16C.F0 ADC_work/SLICE_849
ROUTE         3     2.210     R13C16C.F0 to     R12C16D.A0 ADC_work/n38328
CTOF_DEL    ---     0.495     R12C16D.A0 to     R12C16D.F0 ADC_work/SLICE_486
ROUTE         2     0.702     R12C16D.F0 to     R12C17A.B0 ADC_work/n29
CTOF_DEL    ---     0.495     R12C17A.B0 to     R12C17A.F0 ADC_work/SLICE_744
ROUTE         1     0.656     R12C17A.F0 to     R12C17A.A1 ADC_work/n27
CTOF_DEL    ---     0.495     R12C17A.A1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.169   (35.2% logic, 64.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.831ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.125ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     13.125ns physical path delay SLICE_163 to SLICE_200 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 4.831ns

 Physical Path Details:

      Data path SLICE_163 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q0 SLICE_163 (from ADC_work/clk_divided)
ROUTE        14     0.683     R10C17D.Q0 to     R10C15A.D0 cnt_write_0
CTOF_DEL    ---     0.495     R10C15A.D0 to     R10C15A.F0 ADC_work/SLICE_758
ROUTE         3     1.105     R10C15A.F0 to     R12C15B.B1 ADC_work/n38490
CTOF_DEL    ---     0.495     R12C15B.B1 to     R12C15B.F1 ADC_work/SLICE_731
ROUTE         4     1.070     R12C15B.F1 to     R10C15D.A1 n38332
CTOOFX_DEL  ---     0.721     R10C15D.A1 to   R10C15D.OFX0 i34473/SLICE_396
ROUTE         5     2.607   R10C15D.OFX0 to     R12C16C.C1 n4167
CTOOFX_DEL  ---     0.721     R12C16C.C1 to   R12C16C.OFX0 ADC_work/i7597/SLICE_402
ROUTE         1     1.001   R12C16C.OFX0 to     R12C17A.B1 ADC_work/n10728
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 ADC_work/SLICE_744
ROUTE         2     1.097     R12C17A.F1 to     R10C17B.B0 ADC_work/n10729
CTOOFX_DEL  ---     0.721     R10C17B.B0 to   R10C17B.OFX0 ADC_work/i34260/SLICE_400
ROUTE         1     0.967   R10C17B.OFX0 to     R10C17A.A0 ADC_work/n37859
CTOF_DEL    ---     0.495     R10C17A.A0 to     R10C17A.F0 SLICE_200
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 ADC_work/sda_out_N_171 (to ADC_work/clk_divided)
                  --------
                   13.125   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17D.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     4.896      R2C16C.Q0 to    R10C17A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  71.644MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 28.984000 MHz  |             |             |
;                                       |   28.984 MHz|    0.316 MHz|  38 *
                                        |             |             |
FREQUENCY NET "ctrlword_595_3_13"       |             |             |
20.485000 MHz ;                         |   20.485 MHz|    0.807 MHz|  24 *
                                        |             |             |
FREQUENCY NET "ADC_work/clk_divided"    |             |             |
118.203000 MHz ;                        |  118.203 MHz|   71.644 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
BCD_transform/n39815                    |       5|    8192|     87.77%
                                        |        |        |
BCD_transform/n32591                    |       1|    8192|     87.77%
                                        |        |        |
realv_1_1__N_293                        |       4|    7902|     84.67%
                                        |        |        |
BCD_transform/n38243                    |       3|    7781|     83.37%
                                        |        |        |
BCD_transform/n38224                    |       2|    7781|     83.37%
                                        |        |        |
BCD_transform/n38217                    |       4|    7781|     83.37%
                                        |        |        |
BCD_transform/n38215                    |       3|    7765|     83.20%
                                        |        |        |
BCD_transform/n38229                    |       1|    7448|     79.80%
                                        |        |        |
BCD_transform/realv_1_1__N_359          |      10|    7448|     79.80%
                                        |        |        |
BCD_transform/n32590                    |       1|    6431|     68.91%
                                        |        |        |
BCD_transform/realv_1_1__N_423          |       9|    5299|     56.78%
                                        |        |        |
voltage_code_12                         |      10|    5047|     54.08%
                                        |        |        |
BCD_transform/n38187                    |       5|    4658|     49.91%
                                        |        |        |
BCD_transform/n38164                    |       3|    4592|     49.20%
                                        |        |        |
BCD_transform/n38172                    |       5|    4456|     47.74%
                                        |        |        |
BCD_transform/realv_1_1__N_418          |       5|    4231|     45.33%
                                        |        |        |
LCDdisplay/n36195                       |       1|    4096|     43.89%
                                        |        |        |
LCDdisplay/n36202                       |       1|    4096|     43.89%
                                        |        |        |
n38111                                  |      10|    4096|     43.89%
                                        |        |        |
LCDdisplay/n2834                        |       2|    4096|     43.89%
                                        |        |        |
n38079                                  |      16|    4096|     43.89%
                                        |        |        |
LCDdisplay/n125                         |       1|    4096|     43.89%
                                        |        |        |
LCDdisplay/n14004                       |       1|    4096|     43.89%
                                        |        |        |
LCDdisplay/n36205                       |       1|    4096|     43.89%
                                        |        |        |
LCDdisplay/n127                         |       2|    4096|     43.89%
                                        |        |        |
n38105                                  |      20|    4096|     43.89%
                                        |        |        |
realv_5_0                               |      74|    4076|     43.67%
                                        |        |        |
BCD_transform/realv_1_1__N_335          |       5|    3935|     42.16%
                                        |        |        |
LCDdisplay/n3727                        |       3|    3900|     41.79%
                                        |        |        |
BCD_transform/n38131                    |       5|    3879|     41.56%
                                        |        |        |
BCD_transform/n38232                    |       4|    3846|     41.21%
                                        |        |        |
n38063                                  |       1|    3701|     39.65%
                                        |        |        |
n38064                                  |       1|    3701|     39.65%
                                        |        |        |
BCD_transform/n38146                    |       3|    3559|     38.13%
                                        |        |        |
BCD_transform/realv_2_0__N_511          |      10|    3550|     38.04%
                                        |        |        |
BCD_transform/n38260                    |       4|    3516|     37.67%
                                        |        |        |
BCD_transform/n38205                    |       3|    3516|     37.67%
                                        |        |        |
BCD_transform/realv_1_0__N_482          |       9|    3297|     35.33%
                                        |        |        |
BCD_transform/n32592                    |       1|    3145|     33.70%
                                        |        |        |
BCD_transform/realv_1_1__N_317          |       9|    2637|     28.25%
                                        |        |        |
BCD_transform/n38151                    |       4|    2499|     26.78%
                                        |        |        |
BCD_transform/n38208                    |       4|    2466|     26.42%
                                        |        |        |
BCD_transform/n38133                    |       5|    2443|     26.18%
                                        |        |        |
BCD_transform/realv_1_1__N_451          |       5|    2441|     26.15%
                                        |        |        |
BCD_transform/realv_1_1__N_456          |       9|    2440|     26.14%
                                        |        |        |
BCD_transform/n38155                    |       2|    2335|     25.02%
                                        |        |        |
BCD_transform/n38170                    |       3|    2335|     25.02%
                                        |        |        |
BCD_transform/n38181                    |       3|    2256|     24.17%
                                        |        |        |
BCD_transform/n38119                    |       5|    2250|     24.11%
                                        |        |        |
BCD_transform/n38251                    |       5|    2039|     21.85%
                                        |        |        |
LCDdisplay/n2_adj_1537                  |       1|    1993|     21.35%
                                        |        |        |
BCD_transform/n38153                    |       4|    1851|     19.83%
                                        |        |        |
BCD_transform/realv_3_0__N_531          |      12|    1846|     19.78%
                                        |        |        |
voltage_code_1                          |      62|    1786|     19.14%
                                        |        |        |
voltage_code_2                          |      18|    1761|     18.87%
                                        |        |        |
BCD_transform/n38130                    |       5|    1653|     17.71%
                                        |        |        |
n38113                                  |      16|    1653|     17.71%
                                        |        |        |
BCD_transform/realv_1_0__N_477          |       6|    1597|     17.11%
                                        |        |        |
realv_1_0__N_460                        |      13|    1457|     15.61%
                                        |        |        |
voltage_code_13                         |       9|    1372|     14.70%
                                        |        |        |
BCD_transform/n32593                    |       1|    1332|     14.27%
                                        |        |        |
voltage_code_15                         |       9|    1332|     14.27%
                                        |        |        |
BCD_transform/n38194                    |       3|    1093|     11.71%
                                        |        |        |
BCD_transform/n38198                    |       4|    1076|     11.53%
                                        |        |        |
BCD_transform/ctrlword_595_3_15_N_622_6 |       1|    1020|     10.93%
                                        |        |        |
BCD_transform/ctrlword_595_3_15_N_622_7 |       1|    1019|     10.92%
                                        |        |        |
BCD_transform/ctrlword_595_3_15_N_622_5 |       1|    1019|     10.92%
                                        |        |        |
BCD_transform/ctrlword_595_3_15_N_622_4 |       1|    1019|     10.92%
                                        |        |        |
LCDdisplay/n2_adj_1392                  |       1|     954|     10.22%
                                        |        |        |
LCDdisplay/n2_adj_1390                  |       1|     953|     10.21%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0   Loads: 40
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: ctrlword_595_3_13   Source: SLICE_425.Q0   Loads: 39
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 1

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 133
   Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ctrlword_595_3_13   Source: SLICE_425.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 12


Timing summary (Setup):
---------------

Timing errors: 9333  Score: 4294967295
Cumulative negative slack: 4294967295

Constraints cover 2147483647 paths, 90 nets, and 7120 connections (98.48% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Sat Dec 03 21:10:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o dianya_impl1.twr -gui -msgset C:/Users/hankeyi35/Desktop/lab_8/lab8/promote.xml dianya_impl1.ncd dianya_impl1.prf 
Design file:     dianya_impl1.ncd
Preference file: dianya_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in_c" 28.984000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_debounce/btnsamp_store_i0_i1  (from clk_in_c +)
   Destination:    FF         Data in        btn_debounce/btnsamp_store_i0_i0  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay btn_debounce/SLICE_915 to btn_debounce/SLICE_915 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path btn_debounce/SLICE_915 to btn_debounce/SLICE_915:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R12C8D.CLK to      R12C8D.Q1 btn_debounce/SLICE_915 (from clk_in_c)
ROUTE         2     0.154      R12C8D.Q1 to      R12C8D.M0 btn_debounce/btnsamp_store_1 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to btn_debounce/SLICE_915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to     R12C8D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to btn_debounce/SLICE_915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to     R12C8D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_debounce/btnsamp_store_i0_i2  (from clk_in_c +)
   Destination:    FF         Data in        btn_debounce/btnsamp_store_i0_i1  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay btn_debounce/SLICE_719 to btn_debounce/SLICE_915 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path btn_debounce/SLICE_719 to btn_debounce/SLICE_915:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R12C8C.CLK to      R12C8C.Q0 btn_debounce/SLICE_719 (from clk_in_c)
ROUTE         2     0.154      R12C8C.Q0 to      R12C8D.M1 btn_debounce/btnsamp_store_2 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to btn_debounce/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to     R12C8C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to btn_debounce/SLICE_915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to     R12C8D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i11  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i12  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_526 to SLICE_526 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_526 to SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15C.CLK to     R14C15C.Q0 SLICE_526 (from clk_in_c)
ROUTE         4     0.154     R14C15C.Q0 to     R14C15C.M1 datato595/n424 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C15C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C15C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i3  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i4  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_528 to SLICE_528 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_528 to SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C21C.CLK to     R13C21C.Q0 SLICE_528 (from clk_in_c)
ROUTE         8     0.154     R13C21C.Q0 to     R13C21C.M1 datato595/n432 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C21C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C21C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i5  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i6  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_533 to SLICE_533 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_533 to SLICE_533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C21A.CLK to     R14C21A.Q0 SLICE_533 (from clk_in_c)
ROUTE        11     0.154     R14C21A.Q0 to     R14C21A.M1 datato595/n430 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C21A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C21A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i13  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i14  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_921 to SLICE_921 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_921 to SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q0 SLICE_921 (from clk_in_c)
ROUTE         4     0.154     R13C14A.Q0 to     R13C14A.M1 datato595/n422 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C14A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C14A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i7  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i8  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_529 to SLICE_529 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_529 to SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23D.CLK to     R14C23D.Q0 SLICE_529 (from clk_in_c)
ROUTE        10     0.155     R14C23D.Q0 to     R14C23D.M1 datato595/n428 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C23D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R14C23D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCDdisplay/cnt_delay__i0  (from clk_in_c +)
   Destination:    FF         Data in        LCDdisplay/cnt_delay__i0  (to clk_in_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay LCDdisplay/SLICE_8 to LCDdisplay/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path LCDdisplay/SLICE_8 to LCDdisplay/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C28A.CLK to     R12C28A.Q1 LCDdisplay/SLICE_8 (from clk_in_c)
ROUTE         1     0.130     R12C28A.Q1 to     R12C28A.A1 LCDdisplay/cnt_delay_0
CTOF_DEL    ---     0.101     R12C28A.A1 to     R12C28A.F1 LCDdisplay/SLICE_8
ROUTE         1     0.000     R12C28A.F1 to    R12C28A.DI1 LCDdisplay/n4012 (to clk_in_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to LCDdisplay/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R12C28A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R12C28A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCDdisplay/cnt_delay__i13  (from clk_in_c +)
   Destination:    FF         Data in        LCDdisplay/cnt_delay__i13  (to clk_in_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LCDdisplay/SLICE_38 to LCDdisplay/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LCDdisplay/SLICE_38 to LCDdisplay/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29D.CLK to     R12C29D.Q0 LCDdisplay/SLICE_38 (from clk_in_c)
ROUTE         2     0.132     R12C29D.Q0 to     R12C29D.A0 LCDdisplay/cnt_delay_13
CTOF_DEL    ---     0.101     R12C29D.A0 to     R12C29D.F0 LCDdisplay/SLICE_38
ROUTE         1     0.000     R12C29D.F0 to    R12C29D.DI0 LCDdisplay/n3999 (to clk_in_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to LCDdisplay/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R12C29D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R12C29D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LCDdisplay/data_r_i0_i89  (from clk_in_c +)
   Destination:    FF         Data in        LCDdisplay/data_r_i0_i89  (to clk_in_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LCDdisplay/SLICE_119 to LCDdisplay/SLICE_119 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LCDdisplay/SLICE_119 to LCDdisplay/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12D.CLK to     R13C12D.Q1 LCDdisplay/SLICE_119 (from clk_in_c)
ROUTE         3     0.132     R13C12D.Q1 to     R13C12D.A1 LCDdisplay/data_r_89
CTOF_DEL    ---     0.101     R13C12D.A1 to     R13C12D.F1 LCDdisplay/SLICE_119
ROUTE         1     0.000     R13C12D.F1 to    R13C12D.DI1 LCDdisplay/n22453 (to clk_in_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to LCDdisplay/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C12D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.116       C1.PADDI to    R13C12D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i5  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.755ns  (42.1% logic, 57.9% route), 7 logic levels.

 Constraint Details:

      1.755ns physical path delay SLICE_204 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.612ns

 Physical Path Details:

      Data path SLICE_204 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 SLICE_204 (from ADC_work/clk_divided)
ROUTE        17     0.472     R16C18D.Q1 to     R20C20C.A0 voltage_code_4
CTOF_DEL    ---     0.101     R20C20C.A0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.755   (42.1% logic, 57.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R16C18D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.774ns  (41.7% logic, 58.3% route), 7 logic levels.

 Constraint Details:

      1.774ns physical path delay SLICE_205 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.631ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_205 (from ADC_work/clk_divided)
ROUTE        18     0.491     R18C19D.Q0 to     R20C20C.C0 voltage_code_5
CTOF_DEL    ---     0.101     R20C20C.C0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.774   (41.7% logic, 58.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i5  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.837ns  (40.2% logic, 59.8% route), 7 logic levels.

 Constraint Details:

      1.837ns physical path delay SLICE_204 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.694ns

 Physical Path Details:

      Data path SLICE_204 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 SLICE_204 (from ADC_work/clk_divided)
ROUTE        17     0.472     R16C18D.Q1 to     R20C19A.A1 voltage_code_4
CTOF_DEL    ---     0.101     R20C19A.A1 to     R20C19A.F1 BCD_transform/SLICE_798
ROUTE         4     0.141     R20C19A.F1 to     R20C20A.C1 BCD_transform/n38167
CTOF_DEL    ---     0.101     R20C20A.C1 to     R20C20A.F1 BCD_transform/SLICE_776
ROUTE         7     0.141     R20C20A.F1 to     R19C20D.D0 BCD_transform/realv_2_0__N_515
CTOF_DEL    ---     0.101     R19C20D.D0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.837   (40.2% logic, 59.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R16C18D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i5  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i7  (to ctrlword_595_3_13 -)

   Delay:               1.840ns  (40.2% logic, 59.8% route), 7 logic levels.

 Constraint Details:

      1.840ns physical path delay SLICE_204 to BCD_transform/SLICE_174 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.697ns

 Physical Path Details:

      Data path SLICE_204 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 SLICE_204 (from ADC_work/clk_divided)
ROUTE        17     0.472     R16C18D.Q1 to     R20C20C.A0 voltage_code_4
CTOF_DEL    ---     0.101     R20C20C.A0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.147     R19C23D.F1 to     R18C23C.D0 n38085
CTOF_DEL    ---     0.101     R18C23C.D0 to     R18C23C.F0 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F0 to    R18C23C.DI0 BCD_transform/ctrlword_595_3_15_N_622_6 (to ctrlword_595_3_13)
                  --------
                    1.840   (40.2% logic, 59.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R16C18D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i5  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i8  (to ctrlword_595_3_13 -)

   Delay:               1.840ns  (40.2% logic, 59.8% route), 7 logic levels.

 Constraint Details:

      1.840ns physical path delay SLICE_204 to BCD_transform/SLICE_174 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.697ns

 Physical Path Details:

      Data path SLICE_204 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q1 SLICE_204 (from ADC_work/clk_divided)
ROUTE        17     0.472     R16C18D.Q1 to     R20C20C.A0 voltage_code_4
CTOF_DEL    ---     0.101     R20C20C.A0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.147     R19C23D.F1 to     R18C23C.D1 n38085
CTOF_DEL    ---     0.101     R18C23C.D1 to     R18C23C.F1 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F1 to    R18C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_7 (to ctrlword_595_3_13)
                  --------
                    1.840   (40.2% logic, 59.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R16C18D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i7  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.853ns  (39.9% logic, 60.1% route), 7 logic levels.

 Constraint Details:

      1.853ns physical path delay SLICE_205 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.710ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q1 SLICE_205 (from ADC_work/clk_divided)
ROUTE        17     0.568     R18C19D.Q1 to     R18C20A.A0 voltage_code_6
CTOF_DEL    ---     0.101     R18C20A.A0 to     R18C20A.F0 BCD_transform/SLICE_765
ROUTE         9     0.143     R18C20A.F0 to     R19C20D.D1 BCD_transform/realv_1_0__N_491
CTOF_DEL    ---     0.101     R19C20D.D1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.853   (39.9% logic, 60.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.858ns  (39.8% logic, 60.2% route), 7 logic levels.

 Constraint Details:

      1.858ns physical path delay SLICE_205 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.715ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_205 (from ADC_work/clk_divided)
ROUTE        18     0.573     R18C19D.Q0 to     R18C20A.B0 voltage_code_5
CTOF_DEL    ---     0.101     R18C20A.B0 to     R18C20A.F0 BCD_transform/SLICE_765
ROUTE         9     0.143     R18C20A.F0 to     R19C20D.D1 BCD_transform/realv_1_0__N_491
CTOF_DEL    ---     0.101     R19C20D.D1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.858   (39.8% logic, 60.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               1.858ns  (39.8% logic, 60.2% route), 7 logic levels.

 Constraint Details:

      1.858ns physical path delay SLICE_205 to BCD_transform/SLICE_171 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.715ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_205 (from ADC_work/clk_divided)
ROUTE        18     0.416     R18C19D.Q0 to     R20C18C.B0 voltage_code_5
CTOF_DEL    ---     0.101     R20C18C.B0 to     R20C18C.F0 BCD_transform/SLICE_767
ROUTE         8     0.218     R20C18C.F0 to     R20C20A.A1 BCD_transform/realv_2_0__N_520
CTOF_DEL    ---     0.101     R20C20A.A1 to     R20C20A.F1 BCD_transform/SLICE_776
ROUTE         7     0.141     R20C20A.F1 to     R19C20D.D0 BCD_transform/realv_2_0__N_515
CTOF_DEL    ---     0.101     R19C20D.D0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.062     R19C23D.F1 to     R19C23C.D1 n38085
CTOF_DEL    ---     0.101     R19C23C.D1 to     R19C23C.F1 BCD_transform/SLICE_171
ROUTE         1     0.000     R19C23C.F1 to    R19C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_2 (to ctrlword_595_3_13)
                  --------
                    1.858   (39.8% logic, 60.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R19C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i8  (to ctrlword_595_3_13 -)

   Delay:               1.859ns  (39.8% logic, 60.2% route), 7 logic levels.

 Constraint Details:

      1.859ns physical path delay SLICE_205 to BCD_transform/SLICE_174 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.716ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_205 (from ADC_work/clk_divided)
ROUTE        18     0.491     R18C19D.Q0 to     R20C20C.C0 voltage_code_5
CTOF_DEL    ---     0.101     R20C20C.C0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.147     R19C23D.F1 to     R18C23C.D1 n38085
CTOF_DEL    ---     0.101     R18C23C.D1 to     R18C23C.F1 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F1 to    R18C23C.DI1 BCD_transform/ctrlword_595_3_15_N_622_7 (to ctrlword_595_3_13)
                  --------
                    1.859   (39.8% logic, 60.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


Passed: The following path meets requirements by 3.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i7  (to ctrlword_595_3_13 -)

   Delay:               1.859ns  (39.8% logic, 60.2% route), 7 logic levels.

 Constraint Details:

      1.859ns physical path delay SLICE_205 to BCD_transform/SLICE_174 meets
      (delay constraint based on source clock period of 8.460ns and destination clock period of 48.816ns)
     -0.013ns DIN_HLD and
     -0.972ns delay constraint less
      0.872ns skew requirement (totaling -1.857ns) by 3.716ns

 Physical Path Details:

      Data path SLICE_205 to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_205 (from ADC_work/clk_divided)
ROUTE        18     0.491     R18C19D.Q0 to     R20C20C.C0 voltage_code_5
CTOF_DEL    ---     0.101     R20C20C.C0 to     R20C20C.F0 BCD_transform/SLICE_768
ROUTE         4     0.141     R20C20C.F0 to     R19C20D.C1 BCD_transform/n38184
CTOF_DEL    ---     0.101     R19C20D.C1 to     R19C20D.F1 BCD_transform/SLICE_791
ROUTE         5     0.059     R19C20D.F1 to     R19C20D.C0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101     R19C20D.C0 to     R19C20D.F0 BCD_transform/SLICE_791
ROUTE         5     0.143     R19C20D.F0 to     R19C22A.D0 BCD_transform/n38138
CTOF_DEL    ---     0.101     R19C22A.D0 to     R19C22A.F0 BCD_transform/SLICE_786
ROUTE         6     0.139     R19C22A.F0 to     R19C23D.D1 BCD_transform/n38108
CTOF_DEL    ---     0.101     R19C23D.D1 to     R19C23D.F1 SLICE_569
ROUTE        52     0.147     R19C23D.F1 to     R18C23C.D0 n38085
CTOF_DEL    ---     0.101     R18C23C.D0 to     R18C23C.F0 BCD_transform/SLICE_174
ROUTE         1     0.000     R18C23C.F0 to    R18C23C.DI0 BCD_transform/ctrlword_595_3_15_N_622_6 (to ctrlword_595_3_13)
                  --------
                    1.859   (39.8% logic, 60.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to     R2C16C.CLK clk_in_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 ADC_work/SLICE_79
ROUTE        40     1.681      R2C16C.Q0 to    R18C19D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       133     1.116       C1.PADDI to    R12C17D.CLK clk_in_c
REG_DEL     ---     0.154    R12C17D.CLK to     R12C17D.Q0 SLICE_425
ROUTE        39     0.809     R12C17D.Q0 to    R18C23C.CLK ctrlword_595_3_13
                  --------
                    2.528   (23.9% logic, 76.1% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "ADC_work/clk_divided" 118.203000 MHz ;
            2417 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_write__i0  (to ADC_work/clk_divided +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_163 to SLICE_163 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_163 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17D.CLK to     R10C17D.Q0 SLICE_163 (from ADC_work/clk_divided)
ROUTE        14     0.132     R10C17D.Q0 to     R10C17D.A0 cnt_write_0
CTOF_DEL    ---     0.101     R10C17D.A0 to     R10C17D.F0 SLICE_163
ROUTE         1     0.000     R10C17D.F0 to    R10C17D.DI0 n35406 (to ADC_work/clk_divided)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R10C17D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R10C17D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/state_FSM_i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/state_FSM_i3  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ADC_work/SLICE_93 to ADC_work/SLICE_93 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ADC_work/SLICE_93 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14A.CLK to     R14C14A.Q1 ADC_work/SLICE_93 (from ADC_work/clk_divided)
ROUTE         9     0.134     R14C14A.Q1 to     R14C14A.A1 ADC_work/n713
CTOF_DEL    ---     0.101     R14C14A.A1 to     R14C14A.F1 ADC_work/SLICE_93
ROUTE         1     0.000     R14C14A.F1 to    R14C14A.DI1 ADC_work/n10263 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R14C14A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R14C14A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt__i3  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ADC_work/SLICE_81 to ADC_work/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ADC_work/SLICE_81 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15C.CLK to     R12C15C.Q1 ADC_work/SLICE_81 (from ADC_work/clk_divided)
ROUTE         5     0.134     R12C15C.Q1 to     R12C15C.A1 ADC_work/cnt_3
CTOF_DEL    ---     0.101     R12C15C.A1 to     R12C15C.F1 ADC_work/SLICE_81
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 ADC_work/cnt_3_N_91_3 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt__i2  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ADC_work/SLICE_81 to ADC_work/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ADC_work/SLICE_81 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15C.CLK to     R12C15C.Q0 ADC_work/SLICE_81 (from ADC_work/clk_divided)
ROUTE         5     0.134     R12C15C.Q0 to     R12C15C.A0 ADC_work/cnt_2
CTOF_DEL    ---     0.101     R12C15C.A0 to     R12C15C.F0 ADC_work/SLICE_81
ROUTE         1     0.000     R12C15C.F0 to    R12C15C.DI0 ADC_work/cnt_3_N_91_2 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C15C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt__i0  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay ADC_work/SLICE_80 to ADC_work/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path ADC_work/SLICE_80 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q0 ADC_work/SLICE_80 (from ADC_work/clk_divided)
ROUTE        12     0.135     R12C14B.Q0 to     R12C14B.A0 ADC_work/cnt_0
CTOF_DEL    ---     0.101     R12C14B.A0 to     R12C14B.F0 ADC_work/SLICE_80
ROUTE         1     0.000     R12C14B.F0 to    R12C14B.DI0 ADC_work/cnt_3_N_91_0 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/state_FSM_i4  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/state_FSM_i4  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay ADC_work/SLICE_93 to ADC_work/SLICE_93 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path ADC_work/SLICE_93 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14A.CLK to     R14C14A.Q0 ADC_work/SLICE_93 (from ADC_work/clk_divided)
ROUTE        13     0.135     R14C14A.Q0 to     R14C14A.A0 ADC_work/n712
CTOF_DEL    ---     0.101     R14C14A.A0 to     R14C14A.F0 ADC_work/SLICE_93
ROUTE         1     0.000     R14C14A.F0 to    R14C14A.DI0 ADC_work/n10265 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R14C14A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R14C14A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt__i1  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay ADC_work/SLICE_80 to ADC_work/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path ADC_work/SLICE_80 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q1 ADC_work/SLICE_80 (from ADC_work/clk_divided)
ROUTE         9     0.135     R12C14B.Q1 to     R12C14B.A1 ADC_work/cnt_1
CTOF_DEL    ---     0.101     R12C14B.A1 to     R12C14B.F1 ADC_work/SLICE_80
ROUTE         1     0.000     R12C14B.F1 to    R12C14B.DI1 ADC_work/cnt_3_N_91_1 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C14B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/state_FSM_i5  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/state_FSM_i5  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay ADC_work/SLICE_195 to ADC_work/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path ADC_work/SLICE_195 to ADC_work/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15A.CLK to     R13C15A.Q0 ADC_work/SLICE_195 (from ADC_work/clk_divided)
ROUTE        19     0.135     R13C15A.Q0 to     R13C15A.A0 n711
CTOF_DEL    ---     0.101     R13C15A.A0 to     R13C15A.F0 ADC_work/SLICE_195
ROUTE         1     0.000     R13C15A.F0 to    R13C15A.DI0 ADC_work/n10267 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R13C15A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to ADC_work/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R13C15A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_read__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_read__i0  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_158 to SLICE_158 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_158 to SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C17B.CLK to     R13C17B.Q0 SLICE_158 (from ADC_work/clk_divided)
ROUTE        21     0.135     R13C17B.Q0 to     R13C17B.A0 cnt_read_0
CTOF_DEL    ---     0.101     R13C17B.A0 to     R13C17B.F0 SLICE_158
ROUTE         1     0.000     R13C17B.F0 to    R13C17B.DI0 n35408 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R13C17B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R13C17B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_stop__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_stop__i0  (to ADC_work/clk_divided +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_159 to SLICE_159 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_159 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19C.CLK to     R12C19C.Q0 SLICE_159 (from ADC_work/clk_divided)
ROUTE         9     0.135     R12C19C.Q0 to     R12C19C.A0 cnt_stop_0
CTOF_DEL    ---     0.101     R12C19C.A0 to     R12C19C.F0 SLICE_159
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 n8 (to ADC_work/clk_divided)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_79 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C19C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_79 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     1.681      R2C16C.Q0 to    R12C19C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 28.984000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
FREQUENCY NET "ctrlword_595_3_13"       |             |             |
20.485000 MHz ;                         |     0.000 ns|     3.612 ns|   7  
                                        |             |             |
FREQUENCY NET "ADC_work/clk_divided"    |             |             |
118.203000 MHz ;                        |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0   Loads: 40
   No transfer within this clock domain is found

Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0   Loads: 40
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: ctrlword_595_3_13   Source: SLICE_425.Q0   Loads: 39
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 20.485000 MHz ;   Transfers: 1

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 133
   Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 1

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_79.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 2

   Clock Domain: ctrlword_595_3_13   Source: SLICE_425.Q0
      Covered under: FREQUENCY NET "clk_in_c" 28.984000 MHz ;   Transfers: 12


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 90 nets, and 7120 connections (98.48% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 9333 (setup), 0 (hold)
Score: 4294967295 (setup), 0 (hold)
Cumulative negative slack: 4294967295 (4294967295+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

