{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512715103579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512715103580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 14:38:23 2017 " "Processing started: Fri Dec 08 14:38:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512715103580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512715103580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512715103580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512715103804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../src/sdram_init.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512715103904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../src/Sdram_Params.h" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512715103905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/src/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../sim/sdram_init_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top_tb " "Found entity 1: sdram_control_top_tb" {  } { { "../sim/sdram_control_top_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdram_control_top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "../sim/sdram_control_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdram_control_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103914 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512715103919 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512715103919 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/sdr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512715103919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/sim/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../sim/sdr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/sim/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/core/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter6/32_sdram_control/core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../core/fifo_rd.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/core/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715103924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715103924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_control_top " "Elaborating entity \"sdram_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512715103981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(165) " "Verilog HDL assignment warning at sdram_control_top.v(165): truncated value with size 32 to match size of target (24)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512715103996 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(182) " "Verilog HDL assignment warning at sdram_control_top.v(182): truncated value with size 32 to match size of target (24)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512715103996 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(217) " "Verilog HDL Always Construct warning at sdram_control_top.v(217): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512715103997 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(230) " "Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512715103998 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(243) " "Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512715103998 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104000 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104000 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104001 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104001 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104001 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104001 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104001 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104002 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104003 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104004 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104004 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104004 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104004 "|sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control\"" {  } { { "../src/sdram_control_top.v" "sdram_control" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104040 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(533) " "Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512715104047 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(565) " "Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 565 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512715104047 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(599) " "Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 599 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1512715104048 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(525) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(525)" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 525 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104052 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(521) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(521)" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 521 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104052 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(517) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(517)" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104052 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(513) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(513)" {  } { { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512715104052 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "../src/sdram_control.v" "sdram_init" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_wr:sd_wr_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_wr_fifo" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "dcfifo_component" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512715104300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104302 ""}  } { { "../core/fifo_wr.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/core/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512715104302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ghl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ghl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ghl1 " "Found entity 1: dcfifo_ghl1" {  } { { "db/dcfifo_ghl1.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ghl1 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated " "Elaborating entity \"dcfifo_ghl1\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g_gray2bin" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "rdptr_g1p" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_ghl1.tdf" "wrptr_g1p" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc11 " "Found entity 1: altsyncram_jc11" {  } { { "db/altsyncram_jc11.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/altsyncram_jc11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc11 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_jc11:fifo_ram " "Elaborating entity \"altsyncram_jc11\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|altsyncram_jc11:fifo_ram\"" {  } { { "db/dcfifo_ghl1.tdf" "fifo_ram" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_ghl1.tdf" "rdaclr" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_ghl1.tdf" "rs_brp" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_ghl1.tdf" "rs_dgwp" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe15" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_ghl1.tdf" "ws_dgrp" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe18" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512715104786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512715104786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_ghl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ghl1.tdf" "rdempty_eq_comp" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/dcfifo_ghl1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_rd:sd_rd_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_rd_fifo" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512715104796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[0\] " "Latch sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[0\] " "Latch sd_caddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[1\] " "Latch sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[1\] " "Latch sd_caddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[2\] " "Latch sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[2\] " "Latch sd_caddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[3\] " "Latch sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[3\] " "Latch sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105949 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[4\] " "Latch sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[4\] " "Latch sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[5\] " "Latch sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[5\] " "Latch sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[6\] " "Latch sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[6\] " "Latch sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[7\] " "Latch sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[7\] " "Latch sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105950 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[8\] " "Latch sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[8\] " "Latch sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[9\] " "Latch sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[10\] " "Latch sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[11\] " "Latch sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[12\] " "Latch sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[0\] " "Latch sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[1\] " "Latch sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512715105951 ""}  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512715105951 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 32 2 0 } } { "../src/sdram_control.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control.v" 77 -1 0 } } { "../src/sdram_init.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_init.v" 56 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/db/a_graycounter_t57.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512715105957 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512715105957 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[9\] rd_sdram_addr\[9\]~_emulated rd_sdram_addr\[9\]~1 " "Register \"rd_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[9\]~_emulated\" and latch \"rd_sdram_addr\[9\]~1\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[9\] wr_sdram_addr\[9\]~_emulated wr_sdram_addr\[9\]~1 " "Register \"wr_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[9\]~_emulated\" and latch \"wr_sdram_addr\[9\]~1\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[0\] rd_sdram_addr\[0\]~_emulated rd_sdram_addr\[0\]~5 " "Register \"rd_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[0\]~_emulated\" and latch \"rd_sdram_addr\[0\]~5\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[0\] wr_sdram_addr\[0\]~_emulated wr_sdram_addr\[0\]~5 " "Register \"wr_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[0\]~_emulated\" and latch \"wr_sdram_addr\[0\]~5\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[10\] rd_sdram_addr\[10\]~_emulated rd_sdram_addr\[10\]~9 " "Register \"rd_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[10\]~_emulated\" and latch \"rd_sdram_addr\[10\]~9\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[10\] wr_sdram_addr\[10\]~_emulated wr_sdram_addr\[10\]~9 " "Register \"wr_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[10\]~_emulated\" and latch \"wr_sdram_addr\[10\]~9\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[1\] rd_sdram_addr\[1\]~_emulated rd_sdram_addr\[1\]~13 " "Register \"rd_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[1\]~_emulated\" and latch \"rd_sdram_addr\[1\]~13\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[1\] wr_sdram_addr\[1\]~_emulated wr_sdram_addr\[1\]~13 " "Register \"wr_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[1\]~_emulated\" and latch \"wr_sdram_addr\[1\]~13\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[11\] rd_sdram_addr\[11\]~_emulated rd_sdram_addr\[11\]~17 " "Register \"rd_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[11\]~_emulated\" and latch \"rd_sdram_addr\[11\]~17\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[11\] wr_sdram_addr\[11\]~_emulated wr_sdram_addr\[11\]~17 " "Register \"wr_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[11\]~_emulated\" and latch \"wr_sdram_addr\[11\]~17\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[2\] rd_sdram_addr\[2\]~_emulated rd_sdram_addr\[2\]~21 " "Register \"rd_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[2\]~_emulated\" and latch \"rd_sdram_addr\[2\]~21\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[2\] wr_sdram_addr\[2\]~_emulated wr_sdram_addr\[2\]~21 " "Register \"wr_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[2\]~_emulated\" and latch \"wr_sdram_addr\[2\]~21\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[12\] rd_sdram_addr\[12\]~_emulated rd_sdram_addr\[12\]~25 " "Register \"rd_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[12\]~_emulated\" and latch \"rd_sdram_addr\[12\]~25\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[12\] wr_sdram_addr\[12\]~_emulated wr_sdram_addr\[12\]~25 " "Register \"wr_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[12\]~_emulated\" and latch \"wr_sdram_addr\[12\]~25\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[3\] rd_sdram_addr\[3\]~_emulated rd_sdram_addr\[3\]~29 " "Register \"rd_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[3\]~_emulated\" and latch \"rd_sdram_addr\[3\]~29\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[3\] wr_sdram_addr\[3\]~_emulated wr_sdram_addr\[3\]~29 " "Register \"wr_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[3\]~_emulated\" and latch \"wr_sdram_addr\[3\]~29\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[13\] rd_sdram_addr\[13\]~_emulated rd_sdram_addr\[13\]~33 " "Register \"rd_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[13\]~_emulated\" and latch \"rd_sdram_addr\[13\]~33\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[13\] wr_sdram_addr\[13\]~_emulated wr_sdram_addr\[13\]~33 " "Register \"wr_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[13\]~_emulated\" and latch \"wr_sdram_addr\[13\]~33\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[4\] rd_sdram_addr\[4\]~_emulated rd_sdram_addr\[4\]~37 " "Register \"rd_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[4\]~_emulated\" and latch \"rd_sdram_addr\[4\]~37\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[4\] wr_sdram_addr\[4\]~_emulated wr_sdram_addr\[4\]~37 " "Register \"wr_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[4\]~_emulated\" and latch \"wr_sdram_addr\[4\]~37\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[14\] rd_sdram_addr\[14\]~_emulated rd_sdram_addr\[14\]~41 " "Register \"rd_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[14\]~_emulated\" and latch \"rd_sdram_addr\[14\]~41\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[14\] wr_sdram_addr\[14\]~_emulated wr_sdram_addr\[14\]~41 " "Register \"wr_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[14\]~_emulated\" and latch \"wr_sdram_addr\[14\]~41\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[5\] rd_sdram_addr\[5\]~_emulated rd_sdram_addr\[5\]~45 " "Register \"rd_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[5\]~_emulated\" and latch \"rd_sdram_addr\[5\]~45\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[5\] wr_sdram_addr\[5\]~_emulated wr_sdram_addr\[5\]~45 " "Register \"wr_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[5\]~_emulated\" and latch \"wr_sdram_addr\[5\]~45\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[15\] rd_sdram_addr\[15\]~_emulated rd_sdram_addr\[15\]~49 " "Register \"rd_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[15\]~_emulated\" and latch \"rd_sdram_addr\[15\]~49\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[15\] wr_sdram_addr\[15\]~_emulated wr_sdram_addr\[15\]~49 " "Register \"wr_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[15\]~_emulated\" and latch \"wr_sdram_addr\[15\]~49\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[6\] rd_sdram_addr\[6\]~_emulated rd_sdram_addr\[6\]~53 " "Register \"rd_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[6\]~_emulated\" and latch \"rd_sdram_addr\[6\]~53\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[6\] wr_sdram_addr\[6\]~_emulated wr_sdram_addr\[6\]~53 " "Register \"wr_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[6\]~_emulated\" and latch \"wr_sdram_addr\[6\]~53\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[16\] rd_sdram_addr\[16\]~_emulated rd_sdram_addr\[16\]~57 " "Register \"rd_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[16\]~_emulated\" and latch \"rd_sdram_addr\[16\]~57\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[16\] wr_sdram_addr\[16\]~_emulated wr_sdram_addr\[16\]~57 " "Register \"wr_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[16\]~_emulated\" and latch \"wr_sdram_addr\[16\]~57\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[7\] rd_sdram_addr\[7\]~_emulated rd_sdram_addr\[7\]~61 " "Register \"rd_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[7\]~_emulated\" and latch \"rd_sdram_addr\[7\]~61\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[7\] wr_sdram_addr\[7\]~_emulated wr_sdram_addr\[7\]~61 " "Register \"wr_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[7\]~_emulated\" and latch \"wr_sdram_addr\[7\]~61\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[17\] rd_sdram_addr\[17\]~_emulated rd_sdram_addr\[17\]~65 " "Register \"rd_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[17\]~_emulated\" and latch \"rd_sdram_addr\[17\]~65\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[17\] wr_sdram_addr\[17\]~_emulated wr_sdram_addr\[17\]~65 " "Register \"wr_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[17\]~_emulated\" and latch \"wr_sdram_addr\[17\]~65\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[8\] rd_sdram_addr\[8\]~_emulated rd_sdram_addr\[8\]~69 " "Register \"rd_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[8\]~_emulated\" and latch \"rd_sdram_addr\[8\]~69\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[8\] wr_sdram_addr\[8\]~_emulated wr_sdram_addr\[8\]~69 " "Register \"wr_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[8\]~_emulated\" and latch \"wr_sdram_addr\[8\]~69\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[18\] rd_sdram_addr\[18\]~_emulated rd_sdram_addr\[18\]~73 " "Register \"rd_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[18\]~_emulated\" and latch \"rd_sdram_addr\[18\]~73\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[18\] wr_sdram_addr\[18\]~_emulated wr_sdram_addr\[18\]~73 " "Register \"wr_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[18\]~_emulated\" and latch \"wr_sdram_addr\[18\]~73\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[19\] rd_sdram_addr\[19\]~_emulated rd_sdram_addr\[19\]~77 " "Register \"rd_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[19\]~_emulated\" and latch \"rd_sdram_addr\[19\]~77\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[19\] wr_sdram_addr\[19\]~_emulated wr_sdram_addr\[19\]~77 " "Register \"wr_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[19\]~_emulated\" and latch \"wr_sdram_addr\[19\]~77\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[20\] rd_sdram_addr\[20\]~_emulated rd_sdram_addr\[20\]~81 " "Register \"rd_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[20\]~_emulated\" and latch \"rd_sdram_addr\[20\]~81\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[20\] wr_sdram_addr\[20\]~_emulated wr_sdram_addr\[20\]~81 " "Register \"wr_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[20\]~_emulated\" and latch \"wr_sdram_addr\[20\]~81\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[21\] rd_sdram_addr\[21\]~_emulated rd_sdram_addr\[21\]~85 " "Register \"rd_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[21\]~_emulated\" and latch \"rd_sdram_addr\[21\]~85\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[21\] wr_sdram_addr\[21\]~_emulated wr_sdram_addr\[21\]~85 " "Register \"wr_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[21\]~_emulated\" and latch \"wr_sdram_addr\[21\]~85\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[22\] rd_sdram_addr\[22\]~_emulated rd_sdram_addr\[22\]~89 " "Register \"rd_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[22\]~_emulated\" and latch \"rd_sdram_addr\[22\]~89\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[22\] wr_sdram_addr\[22\]~_emulated wr_sdram_addr\[22\]~89 " "Register \"wr_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[22\]~_emulated\" and latch \"wr_sdram_addr\[22\]~89\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[23\] rd_sdram_addr\[23\]~_emulated rd_sdram_addr\[23\]~93 " "Register \"rd_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[23\]~_emulated\" and latch \"rd_sdram_addr\[23\]~93\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|rd_sdram_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[23\] wr_sdram_addr\[23\]~_emulated wr_sdram_addr\[23\]~93 " "Register \"wr_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[23\]~_emulated\" and latch \"wr_sdram_addr\[23\]~93\"" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512715105961 "|sdram_control_top|wr_sdram_addr[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1512715105961 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512715106274 "|sdram_control_top|Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[0\] GND " "Pin \"Dqm\[0\]\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512715106274 "|sdram_control_top|Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[1\] GND " "Pin \"Dqm\[1\]\" is stuck at GND" {  } { { "../src/sdram_control_top.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/src/sdram_control_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512715106274 "|sdram_control_top|Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512715106274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512715106456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512715106988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/output_files/Sdram_Control.map.smsg " "Generated suppressed messages file D:/fpga/ac620/demo_release/book_prj/chapter6/32_Sdram_Control/dev/output_files/Sdram_Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512715107095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512715107281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512715107281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "121 " "Implemented 121 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512715107457 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512715107457 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512715107457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1012 " "Implemented 1012 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512715107457 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512715107457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512715107457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512715107482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 14:38:27 2017 " "Processing ended: Fri Dec 08 14:38:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512715107482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512715107482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512715107482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512715107482 ""}
