Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Timer using 1 threads
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:35:48 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Latency Reporting for Corner hold_ff0p88v125c ====
=======================================================

============================================== Summary Table for Corner hold_ff0p88v125c ===============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     1.500     0.054        --     0.092     0.038     0.065     0.027        --
 gen_clk_div2                             G        33        --     0.037        --     0.074     0.037     0.055     0.018        --
  gen_clk_div4                            G        33        --     0.017        --     0.060     0.043     0.052     0.008        --
   gen_clk_div8                           G        33        --     0.003        --     0.047     0.044     0.046     0.001        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.054        --     0.092     0.037        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner hold_ff0p88v125c ======================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN
                                   L   data_out_reg_30_/CK               0.092 r     0.039 r        --          --
                                   L   data_out_reg_31_/CK               0.092 r     0.039 r        --          --
                                   L   data_out_reg_24_/CK               0.092 r     0.039 r        --          --
                                   L   data_out_reg_26_/CK               0.092 r     0.039 r        --          --
                                   L   data_out_reg_27_/CK               0.092 r     0.039 r        --          --
                                   S   o_valid_reg_reg/CK                0.091 r     0.038 r        --          --
                                   S   data_out_reg_0_/CK                0.092 r     0.038 r        --          --
                                   S   data_out_reg_3_/CK                0.092 r     0.038 r        --          --
                                   S   data_out_reg_4_/CK                0.092 r     0.038 r        --          --
                                   S   data_out_reg_6_/CK                0.092 r     0.038 r        --          --
 gen_clk_div2
                                   L   data_out_reg_30_/CK               0.074 r     0.037 r        --          --
                                   L   data_out_reg_31_/CK               0.074 r     0.037 r        --          --
                                   L   data_out_reg_24_/CK               0.074 r     0.037 r        --          --
                                   L   data_out_reg_26_/CK               0.074 r     0.037 r        --          --
                                   L   data_out_reg_27_/CK               0.074 r     0.037 r        --          --
                                   S   o_valid_reg_reg/CK                0.073 r     0.037 r        --          --
                                   S   data_out_reg_0_/CK                0.073 r     0.037 r        --          --
                                   S   data_out_reg_3_/CK                0.073 r     0.037 r        --          --
                                   S   data_out_reg_4_/CK                0.073 r     0.037 r        --          --
                                   S   data_out_reg_6_/CK                0.073 r     0.037 r        --          --
  gen_clk_div4
                                   L   data_out_reg_30_/CK               0.060 r     0.043 r        --          --
                                   L   data_out_reg_31_/CK               0.060 r     0.043 r        --          --
                                   L   data_out_reg_24_/CK               0.060 r     0.043 r        --          --
                                   L   data_out_reg_26_/CK               0.060 r     0.043 r        --          --
                                   L   data_out_reg_27_/CK               0.060 r     0.043 r        --          --
                                   S   o_valid_reg_reg/CK                0.060 r     0.043 r        --          --
                                   S   data_out_reg_0_/CK                0.060 r     0.043 r        --          --
                                   S   data_out_reg_3_/CK                0.060 r     0.043 r        --          --
                                   S   data_out_reg_4_/CK                0.060 r     0.043 r        --          --
                                   S   data_out_reg_6_/CK                0.060 r     0.043 r        --          --
   gen_clk_div8
                                   L   data_out_reg_30_/CK               0.047 r     0.044 r        --          --
                                   L   data_out_reg_31_/CK               0.047 r     0.044 r        --          --
                                   L   data_out_reg_24_/CK               0.047 r     0.044 r        --          --
                                   L   data_out_reg_26_/CK               0.047 r     0.044 r        --          --
                                   L   data_out_reg_27_/CK               0.047 r     0.044 r        --          --
                                   S   o_valid_reg_reg/CK                0.047 r     0.044 r        --          --
                                   S   data_out_reg_0_/CK                0.047 r     0.044 r        --          --
                                   S   data_out_reg_3_/CK                0.047 r     0.044 r        --          --
                                   S   data_out_reg_4_/CK                0.047 r     0.044 r        --          --
                                   S   data_out_reg_6_/CK                0.047 r     0.044 r        --          --


==================================================
==== Path Reports for Corner hold_ff0p88v125c ====
==================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.092
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.014    0.018 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.032 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.045 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.045 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.080 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.086 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.086 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.091 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.092 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.092


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.092
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.014    0.018 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.032 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.045 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.045 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.080 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.086 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.086 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.091 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.092 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.092


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.092
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.014    0.018 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.032 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.045 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.045 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.080 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.086 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.086 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.091 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.092 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.092


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.092
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.014    0.018 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.032 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.045 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.045 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.080 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.086 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.086 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.091 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.092 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.092


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.092
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.005 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.014    0.018 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.018 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.032 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.032 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.045 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.045 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.045 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.054 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.057 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.080 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.080 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.086 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.086 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.091 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.092 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.092


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.027 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.038 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.027 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.038 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_3_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.027 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.038 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_4_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.027 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.038 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_6_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.005 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.027 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.027 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.038 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.074
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.014 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.026 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.026 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.062 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.073 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.074 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.074


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.074
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.014 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.026 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.026 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.062 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.073 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.074 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.074


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.074
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.014 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.026 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.026 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.062 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.073 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.074 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.074


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.074
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.014 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.026 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.026 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.062 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.073 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.074 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.074


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.074
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.006    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.005    0.014    0.014 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.014 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.026 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.026 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.026 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.036 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.039 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.043 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.043 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.062 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.062 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.068 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.068 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.073 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.074 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.074


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.037 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.037 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_3_/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.037 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_4_/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.037 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_6_/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.006    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.025    0.025 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.025 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.037 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.060
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.060 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.060 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.060


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.060
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.060 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.060 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.060


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.060
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.060 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.060 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.060


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.060
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.060 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.060 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.060


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.060
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.005    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.005    0.013    0.013 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.013 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.013 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.023 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.029 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.029 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.055 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.055 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.060 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.060 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.060


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.043 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_0_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.043 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_3_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.043 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_4_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.043 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_6_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.010 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.014 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.014 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.043 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.047
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.036 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.042 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.042 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.047 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.047 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.047


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.047
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.036 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.042 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.042 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.047 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.047 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.047


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.047
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.036 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.042 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.042 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.047 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.047 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.047


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.047
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.036 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.042 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.042 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.047 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.047 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.047


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.047
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.012 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.020    0.036 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.036 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.042 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.042 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.047 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.047 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.047


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.044
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.033 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.039 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.039 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.044 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.044 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.044


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_0_/CK
Latency             : 0.044
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.033 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.039 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.039 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.044 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.044 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.044


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_3_/CK
Latency             : 0.044
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.033 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.039 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.039 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.044 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.044 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.044


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_4_/CK
Latency             : 0.044
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.033 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.039 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.039 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.044 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.044 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.044


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_6_/CK
Latency             : 0.044
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.005   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.005    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.008    0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.008 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.033 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.033 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.039 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.039 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.044 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.044 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.044


========================================================
==== Latency Reporting for Corner setup_ss0p72v125c ====
========================================================

============================================== Summary Table for Corner setup_ss0p72v125c ==============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     1.500     0.085        --     0.152     0.067     0.110     0.042        --
 gen_clk_div2                             G        33        --     0.058        --     0.126     0.068     0.097     0.029        --
  gen_clk_div4                            G        33        --     0.028        --     0.105     0.077     0.091     0.014        --
   gen_clk_div8                           G        33        --     0.006        --     0.086     0.079     0.083     0.003        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.085        --     0.152     0.067        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner setup_ss0p72v125c =====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN
                                   L   data_out_reg_26_/CK               0.152 r     0.068 r        --          --
                                   L   data_out_reg_27_/CK               0.152 r     0.068 r        --          --
                                   L   data_out_reg_30_/CK               0.152 r     0.068 r        --          --
                                   L   data_out_reg_31_/CK               0.152 r     0.068 r        --          --
                                   L   data_out_reg_24_/CK               0.152 r     0.068 r        --          --
                                   S   o_valid_reg_reg/CK                0.152 r     0.067 r        --          --
                                   S   data_out_reg_0_/CK                0.152 r     0.067 r        --          --
                                   S   data_out_reg_4_/CK                0.152 r     0.067 r        --          --
                                   S   data_out_reg_6_/CK                0.152 r     0.067 r        --          --
                                   S   data_out_reg_7_/CK                0.152 r     0.067 r        --          --
 gen_clk_div2
                                   L   data_out_reg_26_/CK               0.126 r     0.068 r        --          --
                                   L   data_out_reg_27_/CK               0.126 r     0.068 r        --          --
                                   L   data_out_reg_30_/CK               0.126 r     0.068 r        --          --
                                   L   data_out_reg_31_/CK               0.126 r     0.068 r        --          --
                                   L   data_out_reg_24_/CK               0.126 r     0.068 r        --          --
                                   S   o_valid_reg_reg/CK                0.126 r     0.068 r        --          --
                                   S   data_out_reg_0_/CK                0.126 r     0.068 r        --          --
                                   S   data_out_reg_4_/CK                0.126 r     0.068 r        --          --
                                   S   data_out_reg_6_/CK                0.126 r     0.068 r        --          --
                                   S   data_out_reg_7_/CK                0.126 r     0.068 r        --          --
  gen_clk_div4
                                   L   data_out_reg_26_/CK               0.105 r     0.078 r        --          --
                                   L   data_out_reg_27_/CK               0.105 r     0.078 r        --          --
                                   L   data_out_reg_30_/CK               0.105 r     0.078 r        --          --
                                   L   data_out_reg_31_/CK               0.105 r     0.078 r        --          --
                                   L   data_out_reg_24_/CK               0.105 r     0.078 r        --          --
                                   S   o_valid_reg_reg/CK                0.105 r     0.077 r        --          --
                                   S   data_out_reg_12_/CK               0.105 r     0.077 r        --          --
                                   S   data_out_reg_14_/CK               0.105 r     0.077 r        --          --
                                   S   data_out_reg_11_/CK               0.105 r     0.077 r        --          --
                                   S   data_out_reg_16_/CK               0.105 r     0.077 r        --          --
   gen_clk_div8
                                   L   data_out_reg_26_/CK               0.086 r     0.080 r        --          --
                                   L   data_out_reg_27_/CK               0.086 r     0.080 r        --          --
                                   L   data_out_reg_30_/CK               0.086 r     0.080 r        --          --
                                   L   data_out_reg_31_/CK               0.086 r     0.080 r        --          --
                                   L   data_out_reg_24_/CK               0.086 r     0.080 r        --          --
                                   S   o_valid_reg_reg/CK                0.085 r     0.079 r        --          --
                                   S   data_out_reg_12_/CK               0.085 r     0.079 r        --          --
                                   S   data_out_reg_14_/CK               0.085 r     0.079 r        --          --
                                   S   data_out_reg_11_/CK               0.085 r     0.079 r        --          --
                                   S   data_out_reg_16_/CK               0.085 r     0.079 r        --          --


===================================================
==== Path Reports for Corner setup_ss0p72v125c ====
===================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.152
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.026 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.047 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.133 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.144 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.144 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.152 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.152 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.152


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.152
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.026 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.047 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.133 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.144 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.144 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.152 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.152 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.152


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.152
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.026 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.047 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.133 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.144 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.144 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.152 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.152 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.152


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.152
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.026 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.047 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.133 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.144 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.144 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.152 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.152 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.152


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.152
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.008    0.020    0.026 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.026 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.047 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.047 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.067 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.067 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.067 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.087 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.091 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.097 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.097 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.133 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.133 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.144 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.144 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.152 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.152 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.152


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.042    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.059 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.059 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.067 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.042    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.059 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.059 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.067 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_4_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.042    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.059 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.059 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.067 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_6_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.042    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.059 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.059 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.067 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_7_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.005    0.003    0.006    0.006 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.005    0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.042    0.048 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.048 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.059 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.059 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.067 r
  data_out_reg_7_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.126
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.071 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.071 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.118 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.118 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.126 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.126 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.126


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.126
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.071 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.071 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.118 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.118 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.126 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.126 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.126


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.126
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.071 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.071 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.118 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.118 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.126 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.126 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.126


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.126
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.071 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.071 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.118 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.118 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.126 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.126 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.126


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.126
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.008    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.002    0.006    0.021    0.021 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.021 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.041 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.041 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.041 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.061 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.065 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.071 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.071 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.107 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.107 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.118 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.118 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.126 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.126 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.126


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.068
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.048    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.011   0.011   0.060 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.060 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.068 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.068


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.068
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.048    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.011   0.011   0.060 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.060 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.068 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.068


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_4_/CK
Latency             : 0.068
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.048    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.011   0.011   0.060 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.060 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.068 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.068


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_6_/CK
Latency             : 0.068
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.048    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.011   0.011   0.060 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.060 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.068 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.068


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_7_/CK
Latency             : 0.068
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.002   0.008   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.008    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.032    0.048    0.049 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.032    0.000    0.049 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.011   0.011   0.060 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.011    0.000    0.060 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_7_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.068 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.068


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.105
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.050 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.050 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.097 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.097 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.105 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.105 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.105


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.105
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.050 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.050 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.097 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.097 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.105 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.105 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.105


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.105
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.050 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.050 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.097 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.097 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.105 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.105 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.105


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.105
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.050 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.050 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.097 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.097 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.105 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.105 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.105


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.105
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.006    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.001    0.006    0.020    0.020 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.020 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.020 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.040 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.044 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.050 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.050 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.086 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.086 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.097 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.097 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.105 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.105 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.105


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.077
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.058 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.069 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.069 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.077 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.077 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.077


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_12_/CK
Latency             : 0.077
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.058 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.069 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.069 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.077 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.077 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.077


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_14_/CK
Latency             : 0.077
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.058 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.069 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.069 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.077 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.077 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.077


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_11_/CK
Latency             : 0.077
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.058 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.069 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.069 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.077 r
  data_out_reg_11_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.077 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.077


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_16_/CK
Latency             : 0.077
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.002   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.015    0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.015 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.019 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.025 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.025 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.058 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.058 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.069 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.069 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.077 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.077 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.077


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.086
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.030 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.030 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.077 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.077 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.085 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.086 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.086


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.086
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.030 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.030 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.077 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.077 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.085 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.086 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.086


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.086
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.030 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.030 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.077 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.077 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.085 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.086 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.086


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.086
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.030 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.030 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.077 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.077 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.085 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.086 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.086


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.086
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.020    0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.020 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.024 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.030 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.030 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.036    0.066 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.066 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.077 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.077 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.085 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.086 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.086


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.079
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.060 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.072 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.072 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.079 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.079 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.079


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_12_/CK
Latency             : 0.079
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.060 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.072 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.072 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.079 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.079 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.079


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_14_/CK
Latency             : 0.079
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.060 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.072 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.072 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.079 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.079 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.079


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_11_/CK
Latency             : 0.079
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.060 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.072 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.072 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.079 r
  data_out_reg_11_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.079 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.079


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_16_/CK
Latency             : 0.079
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.001   0.006   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.006    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.033    0.060 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.060 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.072 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.072 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.079 r
  data_out_reg_16_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.079 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.079


1
