// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/03/2022 14:17:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_VGA (
	KEY,
	CLOCK_50,
	color,
	x,
	y,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	[3:2] KEY;
input 	CLOCK_50;
output 	[2:0] color;
output 	[7:0] x;
output 	[6:0] y;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// color[0]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Add0~1_sumout ;
wire \KEY[3]~input_o ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Equal1~0_combout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Equal1~1_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \n_state~1_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \n_state~2_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \n_state~3_combout ;
wire \Equal0~0_combout ;
wire \Add0~13_sumout ;
wire \n_state~0_combout ;
wire \V1|user_input_translator|Add0~14 ;
wire \V1|user_input_translator|Add0~18 ;
wire \V1|user_input_translator|Add0~22 ;
wire \V1|user_input_translator|Add0~26 ;
wire \V1|user_input_translator|Add0~30 ;
wire \V1|user_input_translator|Add0~34 ;
wire \V1|user_input_translator|Add0~38 ;
wire \V1|user_input_translator|Add0~10 ;
wire \V1|user_input_translator|Add0~5_sumout ;
wire \V1|user_input_translator|Add0~6 ;
wire \V1|user_input_translator|Add0~1_sumout ;
wire \KEY[2]~input_o ;
wire \V1|user_input_translator|Add0~9_sumout ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \V1|mypll|altpll_component|auto_generated|fb_clkin ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \V1|controller|Add0~37_sumout ;
wire \V1|controller|Add0~6 ;
wire \V1|controller|Add0~1_sumout ;
wire \V1|controller|Add0~2 ;
wire \V1|controller|Add0~21_sumout ;
wire \V1|controller|xCounter[4]~DUPLICATE_q ;
wire \V1|controller|Add0~22 ;
wire \V1|controller|Add0~29_sumout ;
wire \V1|controller|Add0~30 ;
wire \V1|controller|Add0~33_sumout ;
wire \V1|controller|Add0~34 ;
wire \V1|controller|Add0~17_sumout ;
wire \V1|controller|Add0~18 ;
wire \V1|controller|Add0~9_sumout ;
wire \V1|controller|Add0~10 ;
wire \V1|controller|Add0~13_sumout ;
wire \V1|controller|Equal0~0_combout ;
wire \V1|controller|Equal0~1_combout ;
wire \V1|controller|Equal0~2_combout ;
wire \V1|controller|Add0~38 ;
wire \V1|controller|Add0~25_sumout ;
wire \V1|controller|Add0~26 ;
wire \V1|controller|Add0~5_sumout ;
wire \V1|controller|Add1~37_sumout ;
wire \V1|controller|Add1~38 ;
wire \V1|controller|Add1~33_sumout ;
wire \V1|controller|Add1~34 ;
wire \V1|controller|Add1~29_sumout ;
wire \V1|controller|Add1~30 ;
wire \V1|controller|Add1~25_sumout ;
wire \V1|controller|Add1~26 ;
wire \V1|controller|Add1~21_sumout ;
wire \V1|controller|always1~1_combout ;
wire \V1|controller|Add1~22 ;
wire \V1|controller|Add1~17_sumout ;
wire \V1|controller|Add1~18 ;
wire \V1|controller|Add1~13_sumout ;
wire \V1|controller|Add1~14 ;
wire \V1|controller|Add1~9_sumout ;
wire \V1|controller|yCounter[7]~DUPLICATE_q ;
wire \V1|controller|Add1~10 ;
wire \V1|controller|Add1~6 ;
wire \V1|controller|Add1~1_sumout ;
wire \V1|controller|yCounter[9]~DUPLICATE_q ;
wire \V1|controller|always1~0_combout ;
wire \V1|controller|always1~2_combout ;
wire \V1|controller|Add1~5_sumout ;
wire \V1|controller|yCounter[8]~DUPLICATE_q ;
wire \V1|controller|yCounter[6]~DUPLICATE_q ;
wire \V1|controller|xCounter[8]~DUPLICATE_q ;
wire \V1|controller|xCounter[7]~DUPLICATE_q ;
wire \V1|controller|controller_translator|Add1~18 ;
wire \V1|controller|controller_translator|Add1~19 ;
wire \V1|controller|controller_translator|Add1~22 ;
wire \V1|controller|controller_translator|Add1~23 ;
wire \V1|controller|controller_translator|Add1~26 ;
wire \V1|controller|controller_translator|Add1~27 ;
wire \V1|controller|controller_translator|Add1~30 ;
wire \V1|controller|controller_translator|Add1~31 ;
wire \V1|controller|controller_translator|Add1~34 ;
wire \V1|controller|controller_translator|Add1~35 ;
wire \V1|controller|controller_translator|Add1~38 ;
wire \V1|controller|controller_translator|Add1~39 ;
wire \V1|controller|controller_translator|Add1~42 ;
wire \V1|controller|controller_translator|Add1~43 ;
wire \V1|controller|controller_translator|Add1~10 ;
wire \V1|controller|controller_translator|Add1~11 ;
wire \V1|controller|controller_translator|Add1~2 ;
wire \V1|controller|controller_translator|Add1~3 ;
wire \V1|controller|controller_translator|Add1~5_sumout ;
wire \V1|controller|controller_translator|Add1~9_sumout ;
wire \V1|controller|controller_translator|Add1~6 ;
wire \V1|controller|controller_translator|Add1~7 ;
wire \V1|controller|controller_translator|Add1~13_sumout ;
wire \V1|controller|controller_translator|Add1~1_sumout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \p_state[10]~DUPLICATE_q ;
wire \V1|user_input_translator|Add0~13_sumout ;
wire \V1|user_input_translator|Add0~17_sumout ;
wire \V1|user_input_translator|Add0~21_sumout ;
wire \V1|user_input_translator|Add0~25_sumout ;
wire \V1|user_input_translator|Add0~29_sumout ;
wire \V1|user_input_translator|Add0~33_sumout ;
wire \V1|user_input_translator|Add0~37_sumout ;
wire \V1|controller|xCounter[1]~DUPLICATE_q ;
wire \V1|controller|controller_translator|Add1~17_sumout ;
wire \V1|controller|controller_translator|Add1~21_sumout ;
wire \V1|controller|controller_translator|Add1~25_sumout ;
wire \V1|controller|controller_translator|Add1~29_sumout ;
wire \V1|controller|controller_translator|Add1~33_sumout ;
wire \V1|controller|controller_translator|Add1~37_sumout ;
wire \V1|controller|controller_translator|Add1~41_sumout ;
wire \V1|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a29 ;
wire \V1|controller|VGA_R[0]~0_combout ;
wire \V1|controller|LessThan7~0_combout ;
wire \V1|controller|on_screen~0_combout ;
wire \V1|controller|on_screen~1_combout ;
wire \V1|controller|on_screen~2_combout ;
wire \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \V1|controller|VGA_R[0]~1_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \V1|controller|VGA_G[0]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \V1|controller|VGA_G[0]~1_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \V1|controller|VGA_B[0]~0_combout ;
wire \V1|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \V1|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \V1|controller|VGA_B[0]~1_combout ;
wire \V1|controller|VGA_HS1~0_combout ;
wire \V1|controller|VGA_HS1~1_combout ;
wire \V1|controller|VGA_HS1~q ;
wire \V1|controller|VGA_HS~q ;
wire \V1|controller|VGA_VS1~0_combout ;
wire \V1|controller|VGA_VS1~1_combout ;
wire \V1|controller|VGA_VS1~q ;
wire \V1|controller|VGA_VS~q ;
wire \V1|controller|VGA_BLANK1~0_combout ;
wire \V1|controller|VGA_BLANK1~q ;
wire \V1|controller|VGA_BLANK~feeder_combout ;
wire \V1|controller|VGA_BLANK~q ;
wire [3:0] \V1|VideoMemory|auto_generated|out_address_reg_b ;
wire [14:0] p_state;
wire [3:0] \V1|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [9:0] \V1|controller|yCounter ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [9:0] \V1|controller|xCounter ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \V1|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [5:0] \V1|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \V1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \V1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \V1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [7:0] \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \V1|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \V1|VideoMemory|auto_generated|ram_block1a29  = \V1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \V1|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \V1|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \V1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \color[0]~output (
	.i(p_state[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(color[0]),
	.obar());
// synopsys translate_off
defparam \color[0]~output .bus_hold = "false";
defparam \color[0]~output .open_drain_output = "false";
defparam \color[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \color[1]~output (
	.i(p_state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(color[1]),
	.obar());
// synopsys translate_off
defparam \color[1]~output .bus_hold = "false";
defparam \color[1]~output .open_drain_output = "false";
defparam \color[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \color[2]~output (
	.i(p_state[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(color[2]),
	.obar());
// synopsys translate_off
defparam \color[2]~output .bus_hold = "false";
defparam \color[2]~output .open_drain_output = "false";
defparam \color[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \x[0]~output (
	.i(p_state[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[0]),
	.obar());
// synopsys translate_off
defparam \x[0]~output .bus_hold = "false";
defparam \x[0]~output .open_drain_output = "false";
defparam \x[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \x[1]~output (
	.i(p_state[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[1]),
	.obar());
// synopsys translate_off
defparam \x[1]~output .bus_hold = "false";
defparam \x[1]~output .open_drain_output = "false";
defparam \x[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \x[2]~output (
	.i(p_state[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[2]),
	.obar());
// synopsys translate_off
defparam \x[2]~output .bus_hold = "false";
defparam \x[2]~output .open_drain_output = "false";
defparam \x[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \x[3]~output (
	.i(p_state[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[3]),
	.obar());
// synopsys translate_off
defparam \x[3]~output .bus_hold = "false";
defparam \x[3]~output .open_drain_output = "false";
defparam \x[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \x[4]~output (
	.i(p_state[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[4]),
	.obar());
// synopsys translate_off
defparam \x[4]~output .bus_hold = "false";
defparam \x[4]~output .open_drain_output = "false";
defparam \x[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \x[5]~output (
	.i(p_state[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[5]),
	.obar());
// synopsys translate_off
defparam \x[5]~output .bus_hold = "false";
defparam \x[5]~output .open_drain_output = "false";
defparam \x[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \x[6]~output (
	.i(p_state[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[6]),
	.obar());
// synopsys translate_off
defparam \x[6]~output .bus_hold = "false";
defparam \x[6]~output .open_drain_output = "false";
defparam \x[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \x[7]~output (
	.i(p_state[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[7]),
	.obar());
// synopsys translate_off
defparam \x[7]~output .bus_hold = "false";
defparam \x[7]~output .open_drain_output = "false";
defparam \x[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \y[0]~output (
	.i(p_state[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \y[1]~output (
	.i(p_state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \y[2]~output (
	.i(p_state[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \y[3]~output (
	.i(p_state[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \y[4]~output (
	.i(p_state[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \y[5]~output (
	.i(p_state[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \y[6]~output (
	.i(p_state[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\V1|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\V1|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\V1|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\V1|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\V1|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\V1|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\V1|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\V1|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\V1|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\V1|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\V1|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\V1|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(\V1|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(\V1|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\V1|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \VGA_CLK~output (
	.i(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( p_state[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( p_state[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( p_state[7] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( p_state[7] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N31
dffeas \p_state[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[7] .is_wysiwyg = "true";
defparam \p_state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( p_state[8] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( p_state[8] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N34
dffeas \p_state[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[8] .is_wysiwyg = "true";
defparam \p_state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( p_state[9] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( p_state[9] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N37
dffeas \p_state[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[9] .is_wysiwyg = "true";
defparam \p_state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( p_state[10] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( p_state[10] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N41
dffeas \p_state[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[10] .is_wysiwyg = "true";
defparam \p_state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( p_state[11] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( p_state[11] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \p_state[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[11] .is_wysiwyg = "true";
defparam \p_state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( p_state[9] & ( p_state[8] & ( (p_state[10] & p_state[7]) ) ) )

	.dataa(gnd),
	.datab(!p_state[10]),
	.datac(!p_state[7]),
	.datad(gnd),
	.datae(!p_state[9]),
	.dataf(!p_state[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000000303;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( p_state[12] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( p_state[12] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N46
dffeas \p_state[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[12] .is_wysiwyg = "true";
defparam \p_state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( p_state[13] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( p_state[13] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N50
dffeas \p_state[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[13] .is_wysiwyg = "true";
defparam \p_state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( p_state[14] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N52
dffeas \p_state[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[14] .is_wysiwyg = "true";
defparam \p_state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !p_state[12] & ( !p_state[13] & ( (p_state[11] & (\Equal1~0_combout  & p_state[14])) ) ) )

	.dataa(gnd),
	.datab(!p_state[11]),
	.datac(!\Equal1~0_combout ),
	.datad(!p_state[14]),
	.datae(!p_state[12]),
	.dataf(!p_state[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0003000000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N2
dffeas \p_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[0] .is_wysiwyg = "true";
defparam \p_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( p_state[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( p_state[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \p_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[1] .is_wysiwyg = "true";
defparam \p_state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( p_state[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( p_state[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N8
dffeas \p_state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[2] .is_wysiwyg = "true";
defparam \p_state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( p_state[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( p_state[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!p_state[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( p_state[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( p_state[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!p_state[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \n_state~1 (
// Equation(s):
// \n_state~1_combout  = ( p_state[3] & ( \Add0~17_sumout  ) ) # ( !p_state[3] & ( (\Add0~17_sumout  & ((!\Equal0~0_combout ) # ((!p_state[2]) # (!p_state[1])))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!p_state[2]),
	.datac(!\Add0~17_sumout ),
	.datad(!p_state[1]),
	.datae(gnd),
	.dataf(!p_state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\n_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \n_state~1 .extended_lut = "off";
defparam \n_state~1 .lut_mask = 64'h0F0E0F0E0F0F0F0F;
defparam \n_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \p_state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\n_state~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[4] .is_wysiwyg = "true";
defparam \p_state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( p_state[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( p_state[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!p_state[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \n_state~2 (
// Equation(s):
// \n_state~2_combout  = ( \Add0~21_sumout  & ( (!\Equal0~0_combout ) # (((!p_state[1]) # (!p_state[2])) # (p_state[3])) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!p_state[3]),
	.datac(!p_state[1]),
	.datad(!p_state[2]),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\n_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \n_state~2 .extended_lut = "off";
defparam \n_state~2 .lut_mask = 64'h00000000FFFBFFFB;
defparam \n_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \p_state[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\n_state~2_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[5] .is_wysiwyg = "true";
defparam \p_state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( p_state[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!p_state[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \n_state~3 (
// Equation(s):
// \n_state~3_combout  = ( p_state[2] & ( (\Add0~25_sumout  & ((!\Equal0~0_combout ) # ((!p_state[1]) # (p_state[3])))) ) ) # ( !p_state[2] & ( \Add0~25_sumout  ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!p_state[3]),
	.datac(!\Add0~25_sumout ),
	.datad(!p_state[1]),
	.datae(gnd),
	.dataf(!p_state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\n_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \n_state~3 .extended_lut = "off";
defparam \n_state~3 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \n_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N59
dffeas \p_state[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\n_state~3_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[6] .is_wysiwyg = "true";
defparam \p_state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N27
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( p_state[4] & ( (p_state[5] & (p_state[6] & p_state[0])) ) )

	.dataa(!p_state[5]),
	.datab(gnd),
	.datac(!p_state[6]),
	.datad(!p_state[0]),
	.datae(!p_state[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000500000005;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \n_state~0 (
// Equation(s):
// \n_state~0_combout  = ( \Add0~13_sumout  & ( (!\Equal0~0_combout ) # ((!p_state[2]) # ((!p_state[1]) # (p_state[3]))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!p_state[2]),
	.datac(!p_state[1]),
	.datad(!p_state[3]),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\n_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \n_state~0 .extended_lut = "off";
defparam \n_state~0 .lut_mask = 64'h00000000FEFFFEFF;
defparam \n_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \p_state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\n_state~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[3] .is_wysiwyg = "true";
defparam \p_state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N30
cyclonev_lcell_comb \V1|user_input_translator|Add0~13 (
// Equation(s):
// \V1|user_input_translator|Add0~13_sumout  = SUM(( p_state[13] ) + ( p_state[0] ) + ( !VCC ))
// \V1|user_input_translator|Add0~14  = CARRY(( p_state[13] ) + ( p_state[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!p_state[13]),
	.datac(!p_state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~13_sumout ),
	.cout(\V1|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~13 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \V1|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \V1|user_input_translator|Add0~17 (
// Equation(s):
// \V1|user_input_translator|Add0~17_sumout  = SUM(( p_state[1] ) + ( p_state[14] ) + ( \V1|user_input_translator|Add0~14  ))
// \V1|user_input_translator|Add0~18  = CARRY(( p_state[1] ) + ( p_state[14] ) + ( \V1|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!p_state[14]),
	.datad(!p_state[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~17_sumout ),
	.cout(\V1|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~17 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \V1|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N36
cyclonev_lcell_comb \V1|user_input_translator|Add0~21 (
// Equation(s):
// \V1|user_input_translator|Add0~21_sumout  = SUM(( p_state[2] ) + ( p_state[0] ) + ( \V1|user_input_translator|Add0~18  ))
// \V1|user_input_translator|Add0~22  = CARRY(( p_state[2] ) + ( p_state[0] ) + ( \V1|user_input_translator|Add0~18  ))

	.dataa(gnd),
	.datab(!p_state[2]),
	.datac(!p_state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~21_sumout ),
	.cout(\V1|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~21 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \V1|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N39
cyclonev_lcell_comb \V1|user_input_translator|Add0~25 (
// Equation(s):
// \V1|user_input_translator|Add0~25_sumout  = SUM(( p_state[3] ) + ( p_state[1] ) + ( \V1|user_input_translator|Add0~22  ))
// \V1|user_input_translator|Add0~26  = CARRY(( p_state[3] ) + ( p_state[1] ) + ( \V1|user_input_translator|Add0~22  ))

	.dataa(!p_state[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~25_sumout ),
	.cout(\V1|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~25 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \V1|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \V1|user_input_translator|Add0~29 (
// Equation(s):
// \V1|user_input_translator|Add0~29_sumout  = SUM(( p_state[2] ) + ( p_state[4] ) + ( \V1|user_input_translator|Add0~26  ))
// \V1|user_input_translator|Add0~30  = CARRY(( p_state[2] ) + ( p_state[4] ) + ( \V1|user_input_translator|Add0~26  ))

	.dataa(gnd),
	.datab(!p_state[2]),
	.datac(!p_state[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~29_sumout ),
	.cout(\V1|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~29 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~29 .lut_mask = 64'h0000F0F000003333;
defparam \V1|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N45
cyclonev_lcell_comb \V1|user_input_translator|Add0~33 (
// Equation(s):
// \V1|user_input_translator|Add0~33_sumout  = SUM(( p_state[3] ) + ( p_state[5] ) + ( \V1|user_input_translator|Add0~30  ))
// \V1|user_input_translator|Add0~34  = CARRY(( p_state[3] ) + ( p_state[5] ) + ( \V1|user_input_translator|Add0~30  ))

	.dataa(!p_state[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!p_state[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~33_sumout ),
	.cout(\V1|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~33 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \V1|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N48
cyclonev_lcell_comb \V1|user_input_translator|Add0~37 (
// Equation(s):
// \V1|user_input_translator|Add0~37_sumout  = SUM(( p_state[4] ) + ( p_state[6] ) + ( \V1|user_input_translator|Add0~34  ))
// \V1|user_input_translator|Add0~38  = CARRY(( p_state[4] ) + ( p_state[6] ) + ( \V1|user_input_translator|Add0~34  ))

	.dataa(gnd),
	.datab(!p_state[6]),
	.datac(!p_state[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~37_sumout ),
	.cout(\V1|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~37 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \V1|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N51
cyclonev_lcell_comb \V1|user_input_translator|Add0~9 (
// Equation(s):
// \V1|user_input_translator|Add0~9_sumout  = SUM(( p_state[5] ) + ( GND ) + ( \V1|user_input_translator|Add0~38  ))
// \V1|user_input_translator|Add0~10  = CARRY(( p_state[5] ) + ( GND ) + ( \V1|user_input_translator|Add0~38  ))

	.dataa(!p_state[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~9_sumout ),
	.cout(\V1|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~9 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \V1|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N54
cyclonev_lcell_comb \V1|user_input_translator|Add0~5 (
// Equation(s):
// \V1|user_input_translator|Add0~5_sumout  = SUM(( p_state[6] ) + ( GND ) + ( \V1|user_input_translator|Add0~10  ))
// \V1|user_input_translator|Add0~6  = CARRY(( p_state[6] ) + ( GND ) + ( \V1|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(!p_state[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~5_sumout ),
	.cout(\V1|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~5 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \V1|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \V1|user_input_translator|Add0~1 (
// Equation(s):
// \V1|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \V1|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|user_input_translator|Add0~1 .extended_lut = "off";
defparam \V1|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \V1|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( \V1|user_input_translator|Add0~9_sumout  & ( (!\V1|user_input_translator|Add0~5_sumout  & (\V1|user_input_translator|Add0~1_sumout  & \KEY[2]~input_o )) ) )

	.dataa(!\V1|user_input_translator|Add0~5_sumout ),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000002020202;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\V1|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\V1|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\V1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\V1|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \V1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\V1|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \V1|controller|Add0~37 (
// Equation(s):
// \V1|controller|Add0~37_sumout  = SUM(( \V1|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \V1|controller|Add0~38  = CARRY(( \V1|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~37_sumout ),
	.cout(\V1|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~37 .extended_lut = "off";
defparam \V1|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \V1|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \V1|controller|xCounter[4] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[4] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \V1|controller|Add0~5 (
// Equation(s):
// \V1|controller|Add0~5_sumout  = SUM(( \V1|controller|xCounter [2] ) + ( GND ) + ( \V1|controller|Add0~26  ))
// \V1|controller|Add0~6  = CARRY(( \V1|controller|xCounter [2] ) + ( GND ) + ( \V1|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~5_sumout ),
	.cout(\V1|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~5 .extended_lut = "off";
defparam \V1|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \V1|controller|Add0~1 (
// Equation(s):
// \V1|controller|Add0~1_sumout  = SUM(( \V1|controller|xCounter [3] ) + ( GND ) + ( \V1|controller|Add0~6  ))
// \V1|controller|Add0~2  = CARRY(( \V1|controller|xCounter [3] ) + ( GND ) + ( \V1|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~1_sumout ),
	.cout(\V1|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~1 .extended_lut = "off";
defparam \V1|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \V1|controller|xCounter[3] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[3] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \V1|controller|Add0~21 (
// Equation(s):
// \V1|controller|Add0~21_sumout  = SUM(( \V1|controller|xCounter [4] ) + ( GND ) + ( \V1|controller|Add0~2  ))
// \V1|controller|Add0~22  = CARRY(( \V1|controller|xCounter [4] ) + ( GND ) + ( \V1|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~21_sumout ),
	.cout(\V1|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~21 .extended_lut = "off";
defparam \V1|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N43
dffeas \V1|controller|xCounter[4]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \V1|controller|Add0~29 (
// Equation(s):
// \V1|controller|Add0~29_sumout  = SUM(( \V1|controller|xCounter [5] ) + ( GND ) + ( \V1|controller|Add0~22  ))
// \V1|controller|Add0~30  = CARRY(( \V1|controller|xCounter [5] ) + ( GND ) + ( \V1|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~29_sumout ),
	.cout(\V1|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~29 .extended_lut = "off";
defparam \V1|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N46
dffeas \V1|controller|xCounter[5] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[5] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \V1|controller|Add0~33 (
// Equation(s):
// \V1|controller|Add0~33_sumout  = SUM(( \V1|controller|xCounter [6] ) + ( GND ) + ( \V1|controller|Add0~30  ))
// \V1|controller|Add0~34  = CARRY(( \V1|controller|xCounter [6] ) + ( GND ) + ( \V1|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~33_sumout ),
	.cout(\V1|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~33 .extended_lut = "off";
defparam \V1|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N49
dffeas \V1|controller|xCounter[6] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[6] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \V1|controller|Add0~17 (
// Equation(s):
// \V1|controller|Add0~17_sumout  = SUM(( \V1|controller|xCounter [7] ) + ( GND ) + ( \V1|controller|Add0~34  ))
// \V1|controller|Add0~18  = CARRY(( \V1|controller|xCounter [7] ) + ( GND ) + ( \V1|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~17_sumout ),
	.cout(\V1|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~17 .extended_lut = "off";
defparam \V1|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N53
dffeas \V1|controller|xCounter[7] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[7] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \V1|controller|Add0~9 (
// Equation(s):
// \V1|controller|Add0~9_sumout  = SUM(( \V1|controller|xCounter [8] ) + ( GND ) + ( \V1|controller|Add0~18  ))
// \V1|controller|Add0~10  = CARRY(( \V1|controller|xCounter [8] ) + ( GND ) + ( \V1|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~9_sumout ),
	.cout(\V1|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~9 .extended_lut = "off";
defparam \V1|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \V1|controller|xCounter[8] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[8] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N57
cyclonev_lcell_comb \V1|controller|Add0~13 (
// Equation(s):
// \V1|controller|Add0~13_sumout  = SUM(( \V1|controller|xCounter [9] ) + ( GND ) + ( \V1|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~13 .extended_lut = "off";
defparam \V1|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N58
dffeas \V1|controller|xCounter[9] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[9] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \V1|controller|Equal0~0 (
// Equation(s):
// \V1|controller|Equal0~0_combout  = ( !\V1|controller|xCounter [7] & ( (\V1|controller|xCounter[4]~DUPLICATE_q  & (\V1|controller|xCounter [3] & (\V1|controller|xCounter [9] & \V1|controller|xCounter [8]))) ) )

	.dataa(!\V1|controller|xCounter[4]~DUPLICATE_q ),
	.datab(!\V1|controller|xCounter [3]),
	.datac(!\V1|controller|xCounter [9]),
	.datad(!\V1|controller|xCounter [8]),
	.datae(gnd),
	.dataf(!\V1|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Equal0~0 .extended_lut = "off";
defparam \V1|controller|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \V1|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \V1|controller|Equal0~1 (
// Equation(s):
// \V1|controller|Equal0~1_combout  = ( !\V1|controller|xCounter [5] & ( \V1|controller|xCounter [1] & ( (!\V1|controller|xCounter [6] & \V1|controller|xCounter [0]) ) ) )

	.dataa(gnd),
	.datab(!\V1|controller|xCounter [6]),
	.datac(!\V1|controller|xCounter [0]),
	.datad(gnd),
	.datae(!\V1|controller|xCounter [5]),
	.dataf(!\V1|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Equal0~1 .extended_lut = "off";
defparam \V1|controller|Equal0~1 .lut_mask = 64'h000000000C0C0000;
defparam \V1|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \V1|controller|Equal0~2 (
// Equation(s):
// \V1|controller|Equal0~2_combout  = ( \V1|controller|Equal0~1_combout  & ( (\V1|controller|xCounter [2] & \V1|controller|Equal0~0_combout ) ) )

	.dataa(!\V1|controller|xCounter [2]),
	.datab(gnd),
	.datac(!\V1|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Equal0~2 .extended_lut = "off";
defparam \V1|controller|Equal0~2 .lut_mask = 64'h0000000005050505;
defparam \V1|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \V1|controller|xCounter[0] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[0] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \V1|controller|Add0~25 (
// Equation(s):
// \V1|controller|Add0~25_sumout  = SUM(( \V1|controller|xCounter [1] ) + ( GND ) + ( \V1|controller|Add0~38  ))
// \V1|controller|Add0~26  = CARRY(( \V1|controller|xCounter [1] ) + ( GND ) + ( \V1|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add0~25_sumout ),
	.cout(\V1|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add0~25 .extended_lut = "off";
defparam \V1|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas \V1|controller|xCounter[1] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[1] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N37
dffeas \V1|controller|xCounter[2] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[2] .is_wysiwyg = "true";
defparam \V1|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \V1|controller|Add1~37 (
// Equation(s):
// \V1|controller|Add1~37_sumout  = SUM(( \V1|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \V1|controller|Add1~38  = CARRY(( \V1|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~37_sumout ),
	.cout(\V1|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~37 .extended_lut = "off";
defparam \V1|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \V1|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \V1|controller|yCounter[0] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[0] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \V1|controller|Add1~33 (
// Equation(s):
// \V1|controller|Add1~33_sumout  = SUM(( \V1|controller|yCounter [1] ) + ( GND ) + ( \V1|controller|Add1~38  ))
// \V1|controller|Add1~34  = CARRY(( \V1|controller|yCounter [1] ) + ( GND ) + ( \V1|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~33_sumout ),
	.cout(\V1|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~33 .extended_lut = "off";
defparam \V1|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N4
dffeas \V1|controller|yCounter[1] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[1] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \V1|controller|Add1~29 (
// Equation(s):
// \V1|controller|Add1~29_sumout  = SUM(( \V1|controller|yCounter [2] ) + ( GND ) + ( \V1|controller|Add1~34  ))
// \V1|controller|Add1~30  = CARRY(( \V1|controller|yCounter [2] ) + ( GND ) + ( \V1|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~29_sumout ),
	.cout(\V1|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~29 .extended_lut = "off";
defparam \V1|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \V1|controller|yCounter[2] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[2] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \V1|controller|Add1~25 (
// Equation(s):
// \V1|controller|Add1~25_sumout  = SUM(( \V1|controller|yCounter [3] ) + ( GND ) + ( \V1|controller|Add1~30  ))
// \V1|controller|Add1~26  = CARRY(( \V1|controller|yCounter [3] ) + ( GND ) + ( \V1|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~25_sumout ),
	.cout(\V1|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~25 .extended_lut = "off";
defparam \V1|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N10
dffeas \V1|controller|yCounter[3] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[3] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \V1|controller|Add1~21 (
// Equation(s):
// \V1|controller|Add1~21_sumout  = SUM(( \V1|controller|yCounter [4] ) + ( GND ) + ( \V1|controller|Add1~26  ))
// \V1|controller|Add1~22  = CARRY(( \V1|controller|yCounter [4] ) + ( GND ) + ( \V1|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~21_sumout ),
	.cout(\V1|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~21 .extended_lut = "off";
defparam \V1|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \V1|controller|yCounter[4] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[4] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \V1|controller|always1~1 (
// Equation(s):
// \V1|controller|always1~1_combout  = ( !\V1|controller|yCounter [4] & ( (\V1|controller|yCounter [2] & (\V1|controller|yCounter [3] & (!\V1|controller|yCounter [0] & !\V1|controller|yCounter [1]))) ) )

	.dataa(!\V1|controller|yCounter [2]),
	.datab(!\V1|controller|yCounter [3]),
	.datac(!\V1|controller|yCounter [0]),
	.datad(!\V1|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\V1|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|always1~1 .extended_lut = "off";
defparam \V1|controller|always1~1 .lut_mask = 64'h1000100000000000;
defparam \V1|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \V1|controller|Add1~17 (
// Equation(s):
// \V1|controller|Add1~17_sumout  = SUM(( \V1|controller|yCounter [5] ) + ( GND ) + ( \V1|controller|Add1~22  ))
// \V1|controller|Add1~18  = CARRY(( \V1|controller|yCounter [5] ) + ( GND ) + ( \V1|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~17_sumout ),
	.cout(\V1|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~17 .extended_lut = "off";
defparam \V1|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N17
dffeas \V1|controller|yCounter[5] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[5] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \V1|controller|Add1~13 (
// Equation(s):
// \V1|controller|Add1~13_sumout  = SUM(( \V1|controller|yCounter [6] ) + ( GND ) + ( \V1|controller|Add1~18  ))
// \V1|controller|Add1~14  = CARRY(( \V1|controller|yCounter [6] ) + ( GND ) + ( \V1|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~13_sumout ),
	.cout(\V1|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~13 .extended_lut = "off";
defparam \V1|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \V1|controller|yCounter[6] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[6] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \V1|controller|yCounter[7] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[7] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \V1|controller|Add1~9 (
// Equation(s):
// \V1|controller|Add1~9_sumout  = SUM(( \V1|controller|yCounter [7] ) + ( GND ) + ( \V1|controller|Add1~14  ))
// \V1|controller|Add1~10  = CARRY(( \V1|controller|yCounter [7] ) + ( GND ) + ( \V1|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~9_sumout ),
	.cout(\V1|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~9 .extended_lut = "off";
defparam \V1|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N22
dffeas \V1|controller|yCounter[7]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N28
dffeas \V1|controller|yCounter[9] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[9] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \V1|controller|Add1~5 (
// Equation(s):
// \V1|controller|Add1~5_sumout  = SUM(( \V1|controller|yCounter [8] ) + ( GND ) + ( \V1|controller|Add1~10  ))
// \V1|controller|Add1~6  = CARRY(( \V1|controller|yCounter [8] ) + ( GND ) + ( \V1|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~5_sumout ),
	.cout(\V1|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~5 .extended_lut = "off";
defparam \V1|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \V1|controller|Add1~1 (
// Equation(s):
// \V1|controller|Add1~1_sumout  = SUM(( \V1|controller|yCounter [9] ) + ( GND ) + ( \V1|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|Add1~1 .extended_lut = "off";
defparam \V1|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \V1|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \V1|controller|yCounter[9]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \V1|controller|always1~0 (
// Equation(s):
// \V1|controller|always1~0_combout  = ( !\V1|controller|yCounter [8] & ( (!\V1|controller|yCounter [6] & (!\V1|controller|yCounter [5] & (!\V1|controller|yCounter[7]~DUPLICATE_q  & \V1|controller|yCounter[9]~DUPLICATE_q ))) ) )

	.dataa(!\V1|controller|yCounter [6]),
	.datab(!\V1|controller|yCounter [5]),
	.datac(!\V1|controller|yCounter[7]~DUPLICATE_q ),
	.datad(!\V1|controller|yCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\V1|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|always1~0 .extended_lut = "off";
defparam \V1|controller|always1~0 .lut_mask = 64'h0080008000000000;
defparam \V1|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \V1|controller|always1~2 (
// Equation(s):
// \V1|controller|always1~2_combout  = ( \V1|controller|always1~0_combout  & ( (\V1|controller|xCounter [2] & (\V1|controller|Equal0~0_combout  & (\V1|controller|Equal0~1_combout  & \V1|controller|always1~1_combout ))) ) )

	.dataa(!\V1|controller|xCounter [2]),
	.datab(!\V1|controller|Equal0~0_combout ),
	.datac(!\V1|controller|Equal0~1_combout ),
	.datad(!\V1|controller|always1~1_combout ),
	.datae(gnd),
	.dataf(!\V1|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|always1~2 .extended_lut = "off";
defparam \V1|controller|always1~2 .lut_mask = 64'h0000000000010001;
defparam \V1|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \V1|controller|yCounter[8] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[8] .is_wysiwyg = "true";
defparam \V1|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N25
dffeas \V1|controller|yCounter[8]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N19
dffeas \V1|controller|yCounter[6]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\V1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N55
dffeas \V1|controller|xCounter[8]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N52
dffeas \V1|controller|xCounter[7]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~17 (
// Equation(s):
// \V1|controller|controller_translator|Add1~17_sumout  = SUM(( !\V1|controller|xCounter[7]~DUPLICATE_q  $ (!\V1|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \V1|controller|controller_translator|Add1~18  = CARRY(( !\V1|controller|xCounter[7]~DUPLICATE_q  $ (!\V1|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \V1|controller|controller_translator|Add1~19  = SHARE((\V1|controller|xCounter[7]~DUPLICATE_q  & \V1|controller|yCounter [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V1|controller|xCounter[7]~DUPLICATE_q ),
	.datad(!\V1|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~17_sumout ),
	.cout(\V1|controller|controller_translator|Add1~18 ),
	.shareout(\V1|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \V1|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N3
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~21 (
// Equation(s):
// \V1|controller|controller_translator|Add1~21_sumout  = SUM(( !\V1|controller|xCounter[8]~DUPLICATE_q  $ (!\V1|controller|yCounter [2]) ) + ( \V1|controller|controller_translator|Add1~19  ) + ( \V1|controller|controller_translator|Add1~18  ))
// \V1|controller|controller_translator|Add1~22  = CARRY(( !\V1|controller|xCounter[8]~DUPLICATE_q  $ (!\V1|controller|yCounter [2]) ) + ( \V1|controller|controller_translator|Add1~19  ) + ( \V1|controller|controller_translator|Add1~18  ))
// \V1|controller|controller_translator|Add1~23  = SHARE((\V1|controller|xCounter[8]~DUPLICATE_q  & \V1|controller|yCounter [2]))

	.dataa(!\V1|controller|xCounter[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~18 ),
	.sharein(\V1|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~21_sumout ),
	.cout(\V1|controller|controller_translator|Add1~22 ),
	.shareout(\V1|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \V1|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~25 (
// Equation(s):
// \V1|controller|controller_translator|Add1~25_sumout  = SUM(( !\V1|controller|xCounter [9] $ (!\V1|controller|yCounter [3] $ (\V1|controller|yCounter [1])) ) + ( \V1|controller|controller_translator|Add1~23  ) + ( 
// \V1|controller|controller_translator|Add1~22  ))
// \V1|controller|controller_translator|Add1~26  = CARRY(( !\V1|controller|xCounter [9] $ (!\V1|controller|yCounter [3] $ (\V1|controller|yCounter [1])) ) + ( \V1|controller|controller_translator|Add1~23  ) + ( \V1|controller|controller_translator|Add1~22  
// ))
// \V1|controller|controller_translator|Add1~27  = SHARE((!\V1|controller|xCounter [9] & (\V1|controller|yCounter [3] & \V1|controller|yCounter [1])) # (\V1|controller|xCounter [9] & ((\V1|controller|yCounter [1]) # (\V1|controller|yCounter [3]))))

	.dataa(gnd),
	.datab(!\V1|controller|xCounter [9]),
	.datac(!\V1|controller|yCounter [3]),
	.datad(!\V1|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~22 ),
	.sharein(\V1|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~25_sumout ),
	.cout(\V1|controller|controller_translator|Add1~26 ),
	.shareout(\V1|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \V1|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N9
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~29 (
// Equation(s):
// \V1|controller|controller_translator|Add1~29_sumout  = SUM(( !\V1|controller|yCounter [2] $ (!\V1|controller|yCounter [4]) ) + ( \V1|controller|controller_translator|Add1~27  ) + ( \V1|controller|controller_translator|Add1~26  ))
// \V1|controller|controller_translator|Add1~30  = CARRY(( !\V1|controller|yCounter [2] $ (!\V1|controller|yCounter [4]) ) + ( \V1|controller|controller_translator|Add1~27  ) + ( \V1|controller|controller_translator|Add1~26  ))
// \V1|controller|controller_translator|Add1~31  = SHARE((\V1|controller|yCounter [2] & \V1|controller|yCounter [4]))

	.dataa(!\V1|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~26 ),
	.sharein(\V1|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~29_sumout ),
	.cout(\V1|controller|controller_translator|Add1~30 ),
	.shareout(\V1|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \V1|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~33 (
// Equation(s):
// \V1|controller|controller_translator|Add1~33_sumout  = SUM(( !\V1|controller|yCounter [5] $ (!\V1|controller|yCounter [3]) ) + ( \V1|controller|controller_translator|Add1~31  ) + ( \V1|controller|controller_translator|Add1~30  ))
// \V1|controller|controller_translator|Add1~34  = CARRY(( !\V1|controller|yCounter [5] $ (!\V1|controller|yCounter [3]) ) + ( \V1|controller|controller_translator|Add1~31  ) + ( \V1|controller|controller_translator|Add1~30  ))
// \V1|controller|controller_translator|Add1~35  = SHARE((\V1|controller|yCounter [5] & \V1|controller|yCounter [3]))

	.dataa(gnd),
	.datab(!\V1|controller|yCounter [5]),
	.datac(!\V1|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~30 ),
	.sharein(\V1|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~33_sumout ),
	.cout(\V1|controller|controller_translator|Add1~34 ),
	.shareout(\V1|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \V1|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N15
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~37 (
// Equation(s):
// \V1|controller|controller_translator|Add1~37_sumout  = SUM(( !\V1|controller|yCounter[6]~DUPLICATE_q  $ (!\V1|controller|yCounter [4]) ) + ( \V1|controller|controller_translator|Add1~35  ) + ( \V1|controller|controller_translator|Add1~34  ))
// \V1|controller|controller_translator|Add1~38  = CARRY(( !\V1|controller|yCounter[6]~DUPLICATE_q  $ (!\V1|controller|yCounter [4]) ) + ( \V1|controller|controller_translator|Add1~35  ) + ( \V1|controller|controller_translator|Add1~34  ))
// \V1|controller|controller_translator|Add1~39  = SHARE((\V1|controller|yCounter[6]~DUPLICATE_q  & \V1|controller|yCounter [4]))

	.dataa(!\V1|controller|yCounter[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\V1|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~34 ),
	.sharein(\V1|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~37_sumout ),
	.cout(\V1|controller|controller_translator|Add1~38 ),
	.shareout(\V1|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~37 .lut_mask = 64'h00000055000055AA;
defparam \V1|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~41 (
// Equation(s):
// \V1|controller|controller_translator|Add1~41_sumout  = SUM(( !\V1|controller|yCounter [5] $ (!\V1|controller|yCounter[7]~DUPLICATE_q ) ) + ( \V1|controller|controller_translator|Add1~39  ) + ( \V1|controller|controller_translator|Add1~38  ))
// \V1|controller|controller_translator|Add1~42  = CARRY(( !\V1|controller|yCounter [5] $ (!\V1|controller|yCounter[7]~DUPLICATE_q ) ) + ( \V1|controller|controller_translator|Add1~39  ) + ( \V1|controller|controller_translator|Add1~38  ))
// \V1|controller|controller_translator|Add1~43  = SHARE((\V1|controller|yCounter [5] & \V1|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\V1|controller|yCounter [5]),
	.datac(!\V1|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~38 ),
	.sharein(\V1|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~41_sumout ),
	.cout(\V1|controller|controller_translator|Add1~42 ),
	.shareout(\V1|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \V1|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~9 (
// Equation(s):
// \V1|controller|controller_translator|Add1~9_sumout  = SUM(( !\V1|controller|yCounter[6]~DUPLICATE_q  $ (!\V1|controller|yCounter[8]~DUPLICATE_q ) ) + ( \V1|controller|controller_translator|Add1~43  ) + ( \V1|controller|controller_translator|Add1~42  ))
// \V1|controller|controller_translator|Add1~10  = CARRY(( !\V1|controller|yCounter[6]~DUPLICATE_q  $ (!\V1|controller|yCounter[8]~DUPLICATE_q ) ) + ( \V1|controller|controller_translator|Add1~43  ) + ( \V1|controller|controller_translator|Add1~42  ))
// \V1|controller|controller_translator|Add1~11  = SHARE((\V1|controller|yCounter[6]~DUPLICATE_q  & \V1|controller|yCounter[8]~DUPLICATE_q ))

	.dataa(!\V1|controller|yCounter[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\V1|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~42 ),
	.sharein(\V1|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~9_sumout ),
	.cout(\V1|controller|controller_translator|Add1~10 ),
	.shareout(\V1|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \V1|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~1 (
// Equation(s):
// \V1|controller|controller_translator|Add1~1_sumout  = SUM(( \V1|controller|yCounter[7]~DUPLICATE_q  ) + ( \V1|controller|controller_translator|Add1~11  ) + ( \V1|controller|controller_translator|Add1~10  ))
// \V1|controller|controller_translator|Add1~2  = CARRY(( \V1|controller|yCounter[7]~DUPLICATE_q  ) + ( \V1|controller|controller_translator|Add1~11  ) + ( \V1|controller|controller_translator|Add1~10  ))
// \V1|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V1|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~10 ),
	.sharein(\V1|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~1_sumout ),
	.cout(\V1|controller|controller_translator|Add1~2 ),
	.shareout(\V1|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \V1|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~5 (
// Equation(s):
// \V1|controller|controller_translator|Add1~5_sumout  = SUM(( \V1|controller|yCounter[8]~DUPLICATE_q  ) + ( \V1|controller|controller_translator|Add1~3  ) + ( \V1|controller|controller_translator|Add1~2  ))
// \V1|controller|controller_translator|Add1~6  = CARRY(( \V1|controller|yCounter[8]~DUPLICATE_q  ) + ( \V1|controller|controller_translator|Add1~3  ) + ( \V1|controller|controller_translator|Add1~2  ))
// \V1|controller|controller_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V1|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~2 ),
	.sharein(\V1|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~5_sumout ),
	.cout(\V1|controller|controller_translator|Add1~6 ),
	.shareout(\V1|controller|controller_translator|Add1~7 ));
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \V1|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \V1|controller|controller_translator|Add1~13 (
// Equation(s):
// \V1|controller|controller_translator|Add1~13_sumout  = SUM(( GND ) + ( \V1|controller|controller_translator|Add1~7  ) + ( \V1|controller|controller_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\V1|controller|controller_translator|Add1~6 ),
	.sharein(\V1|controller|controller_translator|Add1~7 ),
	.combout(),
	.sumout(\V1|controller|controller_translator|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \V1|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000000;
defparam \V1|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (\V1|controller|controller_translator|Add1~5_sumout  & (\V1|controller|controller_translator|Add1~9_sumout  & 
// !\V1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datab(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N40
dffeas \p_state[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_state[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_state[10]~DUPLICATE .is_wysiwyg = "true";
defparam \p_state[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N34
dffeas \V1|controller|xCounter[1]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\V1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\V1|user_input_translator|Add0~9_sumout  & ( (\V1|user_input_translator|Add0~1_sumout  & (!\V1|user_input_translator|Add0~5_sumout  & \KEY[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\V1|user_input_translator|Add0~5_sumout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0030003000000000;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N18
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\V1|controller|controller_translator|Add1~13_sumout  & ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (\V1|controller|controller_translator|Add1~5_sumout  & 
// !\V1|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h3030000000000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \V1|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \V1|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N22
dffeas \V1|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N56
dffeas \V1|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N31
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( !\V1|user_input_translator|Add0~9_sumout  & ( (\V1|user_input_translator|Add0~5_sumout  & (\V1|user_input_translator|Add0~1_sumout  & \KEY[2]~input_o )) ) )

	.dataa(!\V1|user_input_translator|Add0~5_sumout ),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0101010100000000;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( \V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~9_sumout  & (\V1|controller|controller_translator|Add1~5_sumout  & 
// !\V1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datad(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h000000000C000C00;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \V1|user_input_translator|Add0~9_sumout  & ( (\V1|user_input_translator|Add0~5_sumout  & (\V1|user_input_translator|Add0~1_sumout  & \KEY[2]~input_o )) ) )

	.dataa(!\V1|user_input_translator|Add0~5_sumout ),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000001010101;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N39
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \V1|controller|controller_translator|Add1~9_sumout  & ( \V1|controller|controller_translator|Add1~1_sumout  & ( (\V1|controller|controller_translator|Add1~5_sumout  & 
// !\V1|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000000005050;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \V1|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( ((!\V1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\V1|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0] & (\V1|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) 
// ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \V1|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b [0] & (((\V1|VideoMemory|auto_generated|ram_block1a14~portbdataout  & 
// !\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0] & (((\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\V1|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\V1|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\V1|VideoMemory|auto_generated|ram_block1a14~portbdataout )))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0] & (\V1|VideoMemory|auto_generated|ram_block1a17~portbdataout  
// & ((!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\V1|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ((\V1|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\V1|VideoMemory|auto_generated|ram_block1a17~portbdataout )))) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = ( \V1|controller|controller_translator|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \V1|VideoMemory|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \V1|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N1
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~5_sumout  & (!\V1|controller|controller_translator|Add1~9_sumout  & 
// \V1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datab(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h0808080800000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N6
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( \V1|controller|controller_translator|Add1~13_sumout  & ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~5_sumout  & 
// \V1|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h00000C0C00000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2],p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,\V1|user_input_translator|Add0~13_sumout ,p_state[12],
p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,\V1|controller|controller_translator|Add1~25_sumout ,
\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,\V1|controller|xCounter [3],\V1|controller|xCounter [2],
\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \V1|controller|VGA_R[0]~0 (
// Equation(s):
// \V1|controller|VGA_R[0]~0_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a29  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\V1|VideoMemory|auto_generated|ram_block1a26~portbdataout ) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a29  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & (!\V1|VideoMemory|auto_generated|out_address_reg_b [0] & \V1|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) ) )

	.dataa(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datae(gnd),
	.dataf(!\V1|VideoMemory|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_R[0]~0 .extended_lut = "off";
defparam \V1|controller|VGA_R[0]~0 .lut_mask = 64'h0020002002220222;
defparam \V1|controller|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \V1|controller|LessThan7~0 (
// Equation(s):
// \V1|controller|LessThan7~0_combout  = ( \V1|controller|yCounter [8] & ( (!\V1|controller|yCounter [9] & ((!\V1|controller|yCounter [6]) # ((!\V1|controller|yCounter [5]) # (!\V1|controller|yCounter [7])))) ) ) # ( !\V1|controller|yCounter [8] & ( 
// !\V1|controller|yCounter [9] ) )

	.dataa(!\V1|controller|yCounter [6]),
	.datab(!\V1|controller|yCounter [5]),
	.datac(!\V1|controller|yCounter [9]),
	.datad(!\V1|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\V1|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|LessThan7~0 .extended_lut = "off";
defparam \V1|controller|LessThan7~0 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \V1|controller|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \V1|controller|on_screen~0 (
// Equation(s):
// \V1|controller|on_screen~0_combout  = (\V1|controller|xCounter [9] & ((\V1|controller|xCounter [7]) # (\V1|controller|xCounter [8])))

	.dataa(!\V1|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\V1|controller|xCounter [7]),
	.datad(!\V1|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|on_screen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|on_screen~0 .extended_lut = "off";
defparam \V1|controller|on_screen~0 .lut_mask = 64'h005F005F005F005F;
defparam \V1|controller|on_screen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N3
cyclonev_lcell_comb \V1|controller|on_screen~1 (
// Equation(s):
// \V1|controller|on_screen~1_combout  = ( !\V1|controller|xCounter [1] & ( (!\V1|controller|xCounter [8] & (!\V1|controller|xCounter [4] & (!\V1|controller|xCounter [6] & !\V1|controller|xCounter [5]))) ) )

	.dataa(!\V1|controller|xCounter [8]),
	.datab(!\V1|controller|xCounter [4]),
	.datac(!\V1|controller|xCounter [6]),
	.datad(!\V1|controller|xCounter [5]),
	.datae(gnd),
	.dataf(!\V1|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|on_screen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|on_screen~1 .extended_lut = "off";
defparam \V1|controller|on_screen~1 .lut_mask = 64'h8000800000000000;
defparam \V1|controller|on_screen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \V1|controller|on_screen~2 (
// Equation(s):
// \V1|controller|on_screen~2_combout  = ( \V1|controller|xCounter [3] & ( (\V1|controller|LessThan7~0_combout  & !\V1|controller|on_screen~0_combout ) ) ) # ( !\V1|controller|xCounter [3] & ( (\V1|controller|LessThan7~0_combout  & 
// ((!\V1|controller|on_screen~0_combout ) # ((\V1|controller|on_screen~1_combout  & !\V1|controller|xCounter [2])))) ) )

	.dataa(!\V1|controller|LessThan7~0_combout ),
	.datab(!\V1|controller|on_screen~0_combout ),
	.datac(!\V1|controller|on_screen~1_combout ),
	.datad(!\V1|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\V1|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|on_screen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|on_screen~2 .extended_lut = "off";
defparam \V1|controller|on_screen~2 .lut_mask = 64'h4544454444444444;
defparam \V1|controller|on_screen~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout  = ( \V1|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \V1|VideoMemory|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \V1|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N40
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\V1|user_input_translator|Add0~9_sumout  & ( (!\V1|user_input_translator|Add0~1_sumout  & (\V1|user_input_translator|Add0~5_sumout  & \KEY[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\V1|user_input_translator|Add0~5_sumout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h000C000C00000000;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N57
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( !\V1|controller|controller_translator|Add1~13_sumout  & ( \V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~9_sumout  & 
// !\V1|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h00000000A0A00000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \V1|user_input_translator|Add0~9_sumout  & ( (\V1|user_input_translator|Add0~5_sumout  & (!\V1|user_input_translator|Add0~1_sumout  & \KEY[2]~input_o )) ) )

	.dataa(!\V1|user_input_translator|Add0~5_sumout ),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000004040404;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N0
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( !\V1|controller|controller_translator|Add1~13_sumout  & ( \V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~5_sumout  & 
// \V1|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h000000000C0C0000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\V1|user_input_translator|Add0~9_sumout  & ( (!\V1|user_input_translator|Add0~1_sumout  & (!\V1|user_input_translator|Add0~5_sumout  & \KEY[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\V1|user_input_translator|Add0~5_sumout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h00C000C000000000;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N45
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\V1|controller|controller_translator|Add1~9_sumout  & ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (!\V1|controller|controller_translator|Add1~5_sumout  & 
// !\V1|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\V1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'hA0A0000000000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \V1|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( \V1|user_input_translator|Add0~9_sumout  & ( (!\V1|user_input_translator|Add0~5_sumout  & (!\V1|user_input_translator|Add0~1_sumout  & \KEY[2]~input_o )) ) )

	.dataa(!\V1|user_input_translator|Add0~5_sumout ),
	.datab(!\V1|user_input_translator|Add0~1_sumout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|user_input_translator|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0000000008080808;
defparam \V1|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\V1|controller|controller_translator|Add1~1_sumout  & ( (\V1|controller|controller_translator|Add1~9_sumout  & (!\V1|controller|controller_translator|Add1~5_sumout  & 
// !\V1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\V1|controller|controller_translator|Add1~9_sumout ),
	.datac(!\V1|controller|controller_translator|Add1~5_sumout ),
	.datad(!\V1|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\V1|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h3000300000000000;
defparam \V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[2]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N36
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\V1|VideoMemory|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// \V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (\V1|VideoMemory|auto_generated|ram_block1a11~portbdataout  & \V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \V1|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a8~portbdataout )) ) ) ) # ( 
// !\V1|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a8~portbdataout )) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \V1|controller|VGA_R[0]~1 (
// Equation(s):
// \V1|controller|VGA_R[0]~1_combout  = ( \V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\V1|controller|VGA_R[0]~0_combout  & (\V1|controller|on_screen~2_combout  & 
// !\V1|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) ) # ( !\V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\V1|controller|on_screen~2_combout  & 
// ((!\V1|VideoMemory|auto_generated|out_address_reg_b [2]) # (\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// !\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\V1|controller|VGA_R[0]~0_combout  & (\V1|controller|on_screen~2_combout  & !\V1|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) ) # ( 
// !\V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\V1|controller|on_screen~2_combout  & ((!\V1|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\V1|controller|VGA_R[0]~0_combout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [2] & (\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datab(!\V1|controller|VGA_R[0]~0_combout ),
	.datac(!\V1|controller|on_screen~2_combout ),
	.datad(!\V1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datae(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\V1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_R[0]~1 .extended_lut = "off";
defparam \V1|controller|VGA_R[0]~1 .lut_mask = 64'h030503000F050300;
defparam \V1|controller|VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\V1|VideoMemory|auto_generated|ram_block1a13~portbdataout ) 
// # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \V1|VideoMemory|auto_generated|ram_block1a13~portbdataout ) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \V1|controller|VGA_G[0]~0 (
// Equation(s):
// \V1|controller|VGA_G[0]~0_combout  = ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \V1|VideoMemory|auto_generated|ram_block1a28~portbdataout )) ) ) # ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \V1|VideoMemory|auto_generated|ram_block1a25~portbdataout )) ) )

	.dataa(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\V1|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datae(gnd),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_G[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_G[0]~0 .extended_lut = "off";
defparam \V1|controller|VGA_G[0]~0 .lut_mask = 64'h0202020200220022;
defparam \V1|controller|VGA_G[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \V1|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \V1|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[1]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N15
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \V1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\V1|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\V1|VideoMemory|auto_generated|out_address_reg_b [1])))) # 
// (\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\V1|VideoMemory|auto_generated|out_address_reg_b [1])) # (\V1|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( 
// !\V1|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \V1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\V1|VideoMemory|auto_generated|ram_block1a1~portbdataout ) 
// # (\V1|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & (\V1|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) 
// # ( \V1|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\V1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\V1|VideoMemory|auto_generated|out_address_reg_b [1] 
// & \V1|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\V1|VideoMemory|auto_generated|out_address_reg_b [1])) # (\V1|VideoMemory|auto_generated|ram_block1a10~portbdataout 
// ))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\V1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\V1|VideoMemory|auto_generated|out_address_reg_b [1] & \V1|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & 
// (\V1|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \V1|controller|VGA_G[0]~1 (
// Equation(s):
// \V1|controller|VGA_G[0]~1_combout  = ( \V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\V1|controller|VGA_G[0]~0_combout  & (\V1|controller|on_screen~2_combout  & 
// !\V1|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) ) # ( !\V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\V1|controller|on_screen~2_combout  & 
// ((!\V1|VideoMemory|auto_generated|out_address_reg_b [2]) # (\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// !\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\V1|controller|VGA_G[0]~0_combout  & (\V1|controller|on_screen~2_combout  & !\V1|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) ) # ( 
// !\V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\V1|controller|on_screen~2_combout  & ((!\V1|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\V1|controller|VGA_G[0]~0_combout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [2] & (\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datab(!\V1|controller|VGA_G[0]~0_combout ),
	.datac(!\V1|controller|on_screen~2_combout ),
	.datad(!\V1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datae(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\V1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_G[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_G[0]~1 .extended_lut = "off";
defparam \V1|controller|VGA_G[0]~1 .lut_mask = 64'h030503000F050300;
defparam \V1|controller|VGA_G[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\V1|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # 
// (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \V1|VideoMemory|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\V1|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h00F00FFF53535353;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,\V1|user_input_translator|Add0~13_sumout ,p_state[12],
p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,\V1|controller|controller_translator|Add1~25_sumout ,
\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,\V1|controller|xCounter [3],\V1|controller|xCounter [2],
\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \V1|controller|VGA_B[0]~0 (
// Equation(s):
// \V1|controller|VGA_B[0]~0_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\V1|VideoMemory|auto_generated|ram_block1a24~portbdataout ) # (\V1|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( 
// !\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\V1|VideoMemory|auto_generated|out_address_reg_b [3] & (!\V1|VideoMemory|auto_generated|out_address_reg_b [0] & \V1|VideoMemory|auto_generated|ram_block1a24~portbdataout )) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\V1|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datad(gnd),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_B[0]~0 .extended_lut = "off";
defparam \V1|controller|VGA_B[0]~0 .lut_mask = 64'h0404151500000000;
defparam \V1|controller|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \V1|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\V1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\V1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({p_state[0]}),
	.portaaddr({\V1|user_input_translator|Add0~37_sumout ,\V1|user_input_translator|Add0~33_sumout ,\V1|user_input_translator|Add0~29_sumout ,\V1|user_input_translator|Add0~25_sumout ,\V1|user_input_translator|Add0~21_sumout ,\V1|user_input_translator|Add0~17_sumout ,
\V1|user_input_translator|Add0~13_sumout ,p_state[12],p_state[11],\p_state[10]~DUPLICATE_q ,p_state[9],p_state[8],p_state[7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\V1|controller|controller_translator|Add1~41_sumout ,\V1|controller|controller_translator|Add1~37_sumout ,\V1|controller|controller_translator|Add1~33_sumout ,\V1|controller|controller_translator|Add1~29_sumout ,
\V1|controller|controller_translator|Add1~25_sumout ,\V1|controller|controller_translator|Add1~21_sumout ,\V1|controller|controller_translator|Add1~17_sumout ,\V1|controller|xCounter [6],\V1|controller|xCounter [5],\V1|controller|xCounter[4]~DUPLICATE_q ,
\V1|controller|xCounter [3],\V1|controller|xCounter [2],\V1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\V1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:V1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \V1|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N3
cyclonev_lcell_comb \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \V1|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( \V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\V1|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\V1|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \V1|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\V1|VideoMemory|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( !\V1|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( !\V1|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ( (\V1|VideoMemory|auto_generated|ram_block1a12~portbdataout  & !\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\V1|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\V1|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\V1|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\V1|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\V1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h330033FF550F550F;
defparam \V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \V1|controller|VGA_B[0]~1 (
// Equation(s):
// \V1|controller|VGA_B[0]~1_combout  = ( \V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|controller|on_screen~2_combout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b [2] & \V1|controller|VGA_B[0]~0_combout ) ) ) ) # ( 
// !\V1|VideoMemory|auto_generated|out_address_reg_b [3] & ( \V1|controller|on_screen~2_combout  & ( (!\V1|VideoMemory|auto_generated|out_address_reg_b [2] & (((\V1|controller|VGA_B[0]~0_combout )) # 
// (\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\V1|VideoMemory|auto_generated|out_address_reg_b [2] & (((\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datab(!\V1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\V1|controller|VGA_B[0]~0_combout ),
	.datad(!\V1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datae(!\V1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\V1|controller|on_screen~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_B[0]~1 .extended_lut = "off";
defparam \V1|controller|VGA_B[0]~1 .lut_mask = 64'h000000004C7F0C0C;
defparam \V1|controller|VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \V1|controller|VGA_HS1~0 (
// Equation(s):
// \V1|controller|VGA_HS1~0_combout  = ( \V1|controller|xCounter [1] & ( (\V1|controller|xCounter[4]~DUPLICATE_q  & (((\V1|controller|xCounter [2]) # (\V1|controller|xCounter [0])) # (\V1|controller|xCounter [3]))) ) ) # ( !\V1|controller|xCounter [1] & ( 
// (\V1|controller|xCounter[4]~DUPLICATE_q  & ((\V1|controller|xCounter [2]) # (\V1|controller|xCounter [3]))) ) )

	.dataa(!\V1|controller|xCounter[4]~DUPLICATE_q ),
	.datab(!\V1|controller|xCounter [3]),
	.datac(!\V1|controller|xCounter [0]),
	.datad(!\V1|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\V1|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_HS1~0 .extended_lut = "off";
defparam \V1|controller|VGA_HS1~0 .lut_mask = 64'h1155115515551555;
defparam \V1|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \V1|controller|VGA_HS1~1 (
// Equation(s):
// \V1|controller|VGA_HS1~1_combout  = ( \V1|controller|xCounter [6] & ( \V1|controller|xCounter [9] & ( ((!\V1|controller|xCounter [7]) # ((\V1|controller|VGA_HS1~0_combout  & \V1|controller|xCounter [5]))) # (\V1|controller|xCounter [8]) ) ) ) # ( 
// !\V1|controller|xCounter [6] & ( \V1|controller|xCounter [9] & ( ((!\V1|controller|xCounter [7]) # ((!\V1|controller|VGA_HS1~0_combout  & !\V1|controller|xCounter [5]))) # (\V1|controller|xCounter [8]) ) ) ) # ( \V1|controller|xCounter [6] & ( 
// !\V1|controller|xCounter [9] ) ) # ( !\V1|controller|xCounter [6] & ( !\V1|controller|xCounter [9] ) )

	.dataa(!\V1|controller|xCounter [8]),
	.datab(!\V1|controller|VGA_HS1~0_combout ),
	.datac(!\V1|controller|xCounter [7]),
	.datad(!\V1|controller|xCounter [5]),
	.datae(!\V1|controller|xCounter [6]),
	.dataf(!\V1|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_HS1~1 .extended_lut = "off";
defparam \V1|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDF5F5F7;
defparam \V1|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \V1|controller|VGA_HS1 (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \V1|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N4
dffeas \V1|controller|VGA_HS (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_HS .is_wysiwyg = "true";
defparam \V1|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \V1|controller|VGA_VS1~0 (
// Equation(s):
// \V1|controller|VGA_VS1~0_combout  = ( \V1|controller|yCounter [2] & ( !\V1|controller|yCounter [4] & ( (!\V1|controller|yCounter[9]~DUPLICATE_q  & (\V1|controller|yCounter [3] & (!\V1|controller|yCounter [0] $ (!\V1|controller|yCounter [1])))) ) ) )

	.dataa(!\V1|controller|yCounter[9]~DUPLICATE_q ),
	.datab(!\V1|controller|yCounter [3]),
	.datac(!\V1|controller|yCounter [0]),
	.datad(!\V1|controller|yCounter [1]),
	.datae(!\V1|controller|yCounter [2]),
	.dataf(!\V1|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_VS1~0 .extended_lut = "off";
defparam \V1|controller|VGA_VS1~0 .lut_mask = 64'h0000022000000000;
defparam \V1|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \V1|controller|VGA_VS1~1 (
// Equation(s):
// \V1|controller|VGA_VS1~1_combout  = ( \V1|controller|VGA_VS1~0_combout  & ( \V1|controller|yCounter[7]~DUPLICATE_q  & ( (!\V1|controller|yCounter [8]) # ((!\V1|controller|yCounter [6]) # (!\V1|controller|yCounter [5])) ) ) ) # ( 
// !\V1|controller|VGA_VS1~0_combout  & ( \V1|controller|yCounter[7]~DUPLICATE_q  ) ) # ( \V1|controller|VGA_VS1~0_combout  & ( !\V1|controller|yCounter[7]~DUPLICATE_q  ) ) # ( !\V1|controller|VGA_VS1~0_combout  & ( !\V1|controller|yCounter[7]~DUPLICATE_q  ) 
// )

	.dataa(!\V1|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\V1|controller|yCounter [6]),
	.datad(!\V1|controller|yCounter [5]),
	.datae(!\V1|controller|VGA_VS1~0_combout ),
	.dataf(!\V1|controller|yCounter[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_VS1~1 .extended_lut = "off";
defparam \V1|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFFFFFFFA;
defparam \V1|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \V1|controller|VGA_VS1 (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \V1|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N40
dffeas \V1|controller|VGA_VS (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\V1|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_VS .is_wysiwyg = "true";
defparam \V1|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \V1|controller|VGA_BLANK1~0 (
// Equation(s):
// \V1|controller|VGA_BLANK1~0_combout  = ( !\V1|controller|on_screen~0_combout  & ( \V1|controller|LessThan7~0_combout  ) )

	.dataa(!\V1|controller|LessThan7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|on_screen~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \V1|controller|VGA_BLANK1~0 .lut_mask = 64'h5555555500000000;
defparam \V1|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N11
dffeas \V1|controller|VGA_BLANK1 (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \V1|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \V1|controller|VGA_BLANK~feeder (
// Equation(s):
// \V1|controller|VGA_BLANK~feeder_combout  = ( \V1|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V1|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V1|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V1|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \V1|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \V1|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \V1|controller|VGA_BLANK (
	.clk(\V1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\V1|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V1|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \V1|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \V1|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
