
<html><head><title>Getting Started with Virtuoso RF Solution</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600667239" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF solution that enables to create package layouts in Virtuoso." />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Getting Started with Virtuoso RF Solution" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600667239" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Getting Started with Virtuoso RF Solution" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vrfICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Packaging">Packaging </a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="74586"></a>Getting Started with Virtuoso RF Solution<hr />
</h1>

<p>
<a id="pgfId-902182"></a>Virtuoso RF Solution has enabled designers to create packages in Virtuoso by adding package design capabilities to the existing capabilities of Virtuoso. This solution is primarily for RF module designers who want to edit, simulate, extract, and backannotate in Virtuoso. The rapid increase in design complexity and heterogeneous integration is driving the need to do simultaneous design in the package and die. This simultaneous, but often disjointed, development flows of the package and die increase the chance of design failure. The Virtuoso RF Solution has been developed to allow the package and die designs to evolve simultaneously and Edit-in-Concert with one another within Virtuoso. Layout versus Schematic (LVS) integrity can be maintained during logic and placement changes in the package and die. In addition, the Virtuoso RF Solution gives package layout designers productivity-enhancing features to run a variety of EM solvers integrated into Virtuoso. Designers can fine-tune portions of the system by extracting and simulating circuit paths and context around the circuit paths.</p>
<p>
<a id="pgfId-911543"></a>The chapter includes the following sections:</p>
<ul><li>
<a id="pgfId-923149"></a><a href="Getting_Started.html#81145">Introduction to Virtuoso RF Solution</a></li><li>
<a id="pgfId-927468"></a><a href="Getting_Started.html#67203">Recommended Flow for Virtuoso RF Solution</a></li><li>
<a id="pgfId-927474"></a><a href="Getting_Started.html#47222">Launching Virtuoso RF Solution</a></li><li>
<a id="pgfId-932596"></a><a href="Getting_Started.html#15809">Managing Schematic/Layout Views in the Virtuoso RF Solution/Virtuoso MultiTech Environment</a></li></ul>




<h2>
<a id="pgfId-737151"></a><a id="81145"></a>Introduction to Virtuoso RF Solution </h2>

<p>
<a id="pgfId-893550"></a>This section includes the following topics:</p>
<ul><li>
<a id="pgfId-893129"></a><a href="Getting_Started.html#25165">Overview</a></li><li>
<a id="pgfId-893183"></a><a href="Getting_Started.html#15921">About Library Import Flow</a></li><li>
<a id="pgfId-923246"></a><a href="Getting_Started.html#35484">About Virtuoso RF Schematic-Driven Flow</a></li><li>
<a id="pgfId-923257"></a><a href="Getting_Started.html#18453">About Virtuoso RF ECO Flow</a></li></ul>




<h3>
<a id="pgfId-902382"></a><a id="25165"></a>Overview</h3>

<p>
<a id="pgfId-918587"></a>In low frequency and less demanding environments, IC (Die) designs are relatively unaffected by the package context in which they were used. The IC (or die) in-package behavior is typically in line with standalone simulation results. Packages are now expanding from a single IC to multiple ICs with interconnects and discrete components required by the ICs to function. The PCB may contain several packages with associated interconnects and more discrete components. When the IC behavior is measured, housed inside a package and mounted on a PCB, there is a visible deviation compared to the standalone simulated characteristics of the IC. This deviation is more pronounced at higher frequencies and/or more demanding EM environments. To identify and eliminate such errors at an early design stage and prior to tape-out, it is essential to have a familiar design and simulation environment, which auto-enables the IC or package designer to simulate the IC in context of the entire PCB, package system, and the parasitics. The methodology just described has a two-fold impact: it allows an optimization of the design of the package and PCB in the context of IC, and in certain cases might require redesigning the IC itself. The entire control lies with the IC or package designer, who is in a much better position to minimize design iterations.</p>

<p>
<a id="pgfId-925233"></a></p>
<div class="webflare-div-image">
<img width="668" height="445" src="images/Getting_Started-2.gif" /></div>

<p>
<a id="pgfId-918786"></a>The Virtuoso RF Solution in the Virtuoso environment allows ICs to be imported from different technologies and assembled in a package schematic. At times, the IC and package designer work in isolation and make changes to the schematic. The LVS checks, simulations, and EM simulations play an important role in synchronizing and consolidating the changes in the package layout. Flows in the Virtuoso RF Solution enable the package designers to assemble and simulate the package on one platform. The recommended flow is described below.</p>

<h2>
<a id="pgfId-893366"></a><a id="67203"></a>Recommended Flow for Virtuoso RF Solution </h2>

<p>
<a id="pgfId-908767"></a>You are recommended to follow the use model described below to create package layouts in Virtuoso and simulate IC in context of the package:</p>
<ol><li>
<a id="pgfId-913408"></a>Import the technology information, libraries, and ICs before creating the schematic and layout. This task is meant for the librarian of the project who enables the environment for creating the package schematic and layout. For details, refer to <a href="chap2.html#73144">Importing Libraries and ICs</a>.</li><li>
<a id="pgfId-921982"></a>Create a package schematic by instantiating SMD instances, instances of die or IC, transmission lines, creating attachments, connecting attachments to the package connectors, and simulating the schematic. For details, refer to <a href="chap3.html#84313">Creating a Package Schematic</a>.</li><li>
<a id="pgfId-922199"></a>Create a package layout by generating a layout from source, creating bond wires, bump attachments, die embedding, die stacks, voids using dynamic shapes. Edit-in-Concert by opening layouts from multiple fabrics simultaneously represented as various tabs in Virtuoso layout. Thereafter, perform interactive routing, EM analysis using Sigrity 3D-EM, and post-layout simulation. Additionally, create the extracted schematic using S-Parameters from 3D-EM. For details, refer to <a href="chap4.html#29588">Creating Package Layout</a>.</li><li>
<a id="pgfId-921664"></a>Perform the connectivity, LVS, DRD, and DRC checks on the Layout after importing from Allegro. For details, refer to <a href="chap6.html#13089">Verify the Package</a>. </li><li>
<a id="pgfId-922422"></a>Export the package layout to the SiP layout by using the Allegro translators. Place parts in SiP and route in the package layout and export it to Virtuoso from SiP. For details, refer to <a href="chap5.html#54131">Interoperating with SiP</a>.</li></ol>




<p>
<a id="pgfId-924671"></a>The following sections describe the sub-flows in the Virtuoso RF Solution.</p>

<h3>
<a id="pgfId-878514"></a><a id="15921"></a>About Library Import Flow</h3>

<p>
<a id="pgfId-919170"></a>Library import is a crucial starting point of the Virtuoso RF Solution. The sub-tasks in this part of the flow are managed by the librarian. The flow enables you to use the raw component data provided by the vendors and convert them into parts (cells) that can be used in packaging and simulation views in Virtuoso.</p>

<p>
<a id="pgfId-919925"></a></p>
<div class="webflare-div-image">
<img width="668" height="469" src="images/Getting_Started-3.gif" /></div>

<p>
<a id="pgfId-918500"></a>The S-Parameter or SPICE model files for devices from vendors do not have the required header information apart from some information about the port assignment. Each model represents the device under a different operational condition and so, in addition to the model files, the vendor also supplies a CSV file that contains details about each of these parts, such as part number, simulation frequency range, phase balance, and so on for the corresponding model.</p>
<p>
<a id="pgfId-918945"></a>To create parts by using the model and CSV files for a given device, a model import wizard is used in this flow. For details, refer to <a href="chap2.html#73144">Importing Libraries and ICs</a>. This flow allows you to create the part table from CSV shared by the vendor to ensure that the part table, which includes all the part variants, is available for packaging in Virtuoso. </p>

<h3>
<a id="pgfId-918351"></a><a id="35484"></a>About Virtuoso RF Schematic-Driven Flow</h3>

<p>
<a id="pgfId-742932"></a>The Virtuoso RF Solution utilizes GFS (Generate From Source) and LVS capabilities in Virtuoso to fill the verification void present in many current design flows. You can use this solution for the following tasks:</p>
<ul><li>
<a id="pgfId-924887"></a>Import SMD and embedded components from sources, such as component vendors or in-house IP providers.</li><li>
<a id="pgfId-924888"></a>Capture the schematic and simulate the circuit.</li><li>
<a id="pgfId-924889"></a>Edit-in-Concert the package and die layouts simultaneously while preserving LVS integrity.</li><li>
<a id="pgfId-924890"></a>Create and edit the package layout for modules in Virtuoso Layout.</li><li>
<a id="pgfId-924891"></a>Perform EM analysis on all or portions of the layout using a variety of EM solvers.</li><li>
<a id="pgfId-924892"></a>Interoperate with Allegro cdnsip or package designer. </li></ul>





<p>
<a id="pgfId-924949"></a>In a typical Virtuoso RF Schematic-Driven flow, the user exports a die symbol from the Virtuoso Layout Suite EXL (Layout EXL) to create a die symbol and an annotated abstract. This symbol can be used in conjunction with components sourced from different vendors or in-house libraries to create a package schematic in VSE. The schematic can be used as a connectivity reference to create a package layout using GFS. The package layout can be edited using the new package editing capabilities that allow the native creation and manipulation of packaging world concepts like curved shapes, voiding planes, and mechanical drill holes. </p>
<p>
<a id="pgfId-915715"></a>The package layout can be verified using a high accuracy 3D extractor like Sigrity 3D-EM or a faster planar extractor like NI Axiem. Logic changes to the schematic and LVS checks while editing the layout allow the layout to be LVS clean through the design creation and edition process. At any point in the layout editing process, the design can be exported to Allegro for further editing and imported back into Virtuoso. The round trip allows the connectivity reference in the Virtuoso schematic to guide the resolution of any connectivity conflicts between the Allegro edited layout and the schematic. As a final step, the layout can be exported to Allegro to finalize the layout for manufacturing.</p>

<p>
<a id="pgfId-917885"></a></p>
<div class="webflare-div-image">
<img width="668" height="404" src="images/Getting_Started-4.gif" /></div>

<p>
<a id="pgfId-902603"></a>The Virtuoso RF Solution involves various tools, such as Allegro, Sigrity, <em><a actuate="user" class="URL" href="../comphelp/comphelpTOC.html" show="replace" xml:link="simple">Virtuoso Schematic Editor </a></em>User Guide, <em><a actuate="user" class="URL" href="../Explorer/ExplorerTOC.html" show="replace" xml:link="simple">Virtuoso ADE Explorer</a></em>, <em><a actuate="user" class="URL" href="../assembler/assemblerTOC.html" show="replace" xml:link="simple">Virtuoso ADE Assembler</a></em>, <em><a actuate="user" class="URL" href="../transrefOA/transrefOATOC.html" show="replace" xml:link="simple">Design Data Translators</a></em> Reference, and<em><a actuate="user" class="URL" href="../vivaxlug/vivaxlugTOC.html#firstpage" show="replace" xml:link="simple"> Virtuoso Visualization and Analysis XL</a></em>.</p>

<h3>
<a id="pgfId-918387"></a><a id="18453"></a>About Virtuoso RF ECO Flow</h3>

<p>
<a id="pgfId-920723"></a>The ECO flow involves exchanging the package layout between Virtuoso and SiP to complete designing the package layout before sending for manufacturing. Use Allegro translators to import or export the package layout from SiP. Package designers place and route parts in SiP. Subsequently, the layout is imported in Virtuoso and verification checks are done. The option of generating instances as in schematic while importing from Allegro is very useful.</p>

<p>
<a id="pgfId-920757"></a></p>
<div class="webflare-div-image">
<img width="668" height="143" src="images/Getting_Started-5.gif" /></div>
<h2>
<a id="pgfId-922967"></a><a id="47222"></a><a id="launching_vrf"></a><a id="38865"></a>Launching Virtuoso RF Solution</h2>

<p>
<a id="pgfId-922968"></a>To access the Virtuoso RF Solution functionality, set one of the following SHELL environment variables:</p>
<p>
<a id="pgfId-922969"></a><code>Virtuoso_MultiTech</code> or <code>Virtuoso_RF_Option</code></p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-936891"></a><code>Virtuoso_RF_Option</code> will be removed in the next release.</div>
<p>
<a id="pgfId-936794"></a>Here are a few important points to note:</p>
<ul><li>
<a id="pgfId-922970"></a>The <code>Virtuoso_MultiTech_Framework</code> license is checked out when Virtuoso is started in the shell after setting <code>Virtuoso_MultiTech</code>. For details, refer to <a href="preface.html#66702">Licensing Requirements</a>.</li><li>
<a id="pgfId-936496"></a>The <code>Virtuoso_RF_Option</code> license is checked out only when a non-IC fabric layout is opened after setting <code>Virtuoso_MultiTech</code>. <br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-927184"></a>
If Virtuoso_MultiTech_Framework is not enabled, a cellview that has non-IC fabric in techDB, opens in read-only mode.</div></li></ul>



<h2>
<a id="pgfId-927767"></a><a id="15809"></a>Managing Sche<a id="policies"></a>matic/Layout Views in the Virtuoso RF Solution/Virtuoso MultiTech Environment</h2>

<p>
<a id="pgfId-937845"></a>The handling of the schematic and layout views in the Virtuoso RF Solution/Virtuoso MultiTech environment depends on specific policies as shown. Virtuoso MultiTech schematic or Virtuoso RF Solution layout are created in a library that has <code>fabricType</code> = <code>package</code> or <code>board</code>.</p>

<p>
<a id="pgfId-934080"></a></p>
<table class="webflareTable" id="#id937480">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id937214">
<a id="pgfId-937214"></a>Virtuoso Environment</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id937216">
<a id="pgfId-937216"></a>Opened Through</span>
</th>
<th class="webflareTh" colspan="2" rowspan="1">
<span class="tbl-head" id="#id937218">
<a id="pgfId-937218"></a>Virtuoso MultiTech</span>
<span class="tbl-head" id="#id937219">
<a id="pgfId-937219"></a>Schematic</span>
<span class="tbl-head" id="#id937220">
<a id="pgfId-937220"></a></span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id937224">
<a id="pgfId-937224"></a>Virtuoso RF Solution</span>
<span class="tbl-head" id="#id937225">
<a id="pgfId-937225"></a>Layout</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="2">
<p>
<a id="pgfId-937227"></a>Virtuoso RF Solution (Virtuoso MultiTech Framework + Virtuoso RF Option licenses)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937229"></a>-Library Manager (Right-click the view &#8211; <em>Open</em>)</p>
<p>
<a id="pgfId-937230"></a>-CIW History (list of recently opened cellviews)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937232"></a>Opens in Schematics XL and it cannot be switched to the L tier.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937236"></a>Opens in Layout EXL and it cannot be switched to the XL tier.</p>
<p>
<a id="pgfId-937237"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937241"></a>-Library Manager (Right-click the view &#8211; <em>Open With</em>) </p>
<p>
<a id="pgfId-937242"></a>-CIW (<em>File</em> &#8211; <em>Open</em>)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937244"></a>Opens in the XL tier because Schematics XL is the only application listed.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937248"></a>Layout Viewer and Layout EXL are the available options and it cannot be switched to the XL tier.</p>
<p>
<a id="pgfId-937249"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="2">
<p>
<a id="pgfId-937251"></a>Virtuoso MultiTech (Advanced node with Virtuoso MultiTech turned on)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937253"></a>-Library Manager (Right-click the view &#8211; <em>Open</em>)</p>
<p>
<a id="pgfId-937254"></a>-CIW History (list of recently opened cellviews)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937256"></a>Opens in Schematic XL and it cannot be switched to the L tier.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937260"></a>Displays an error message that the cellview cannot be opened.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937264"></a>-Library Manager (Right-click the view &#8211; <em>Open With</em>) </p>
<p>
<a id="pgfId-937265"></a>-CIW (<em>File</em> &#8211; <em>Open</em>)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937267"></a>Opens in the XL tier because Schematics XL is the only application listed.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937271"></a>Layout Viewer is the only available option and it cannot be switched to Layout EXL or XL.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="2">
<p>
<a id="pgfId-937809"></a>Non-Virtuoso MultiTech (Advanced node without Virtuoso MultiTech)</p>
<p>
<a id="pgfId-937273"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937275"></a>-Library Manager (Right-click the view &#8211; <em>Open</em>)</p>
<p>
<a id="pgfId-937276"></a>-CIW History (list of recently opened cellviews)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937278"></a>Displays an error message that the cellview cannot be opened.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937282"></a>ICADVM18.1 Layout Only- Displays an error message that the cellview cannot be opened.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937286"></a>-Library Manager (Right-click the view &#8211; <em>Open With</em>) </p>
<p>
<a id="pgfId-937287"></a>-CIW (<em>File</em> &#8211; <em>Open</em>)</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-937289"></a>Opens as read-only cellview in the L tier and cannot switch to ADE Explorer, ADE Assembler, or Schematic XL.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-937293"></a>ICADVM18.1 Layout Only- Layout Viewer is the only option and app cannot switch to EXL/XL</p>
<p>
<a id="pgfId-937294"></a></p>
<p>
<a id="pgfId-937295"></a></p>
</td>
</tr>
</tbody></table>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-937448"></a>Virtuoso MultiTech schematic and Virtuoso RF Solution layout cannot be opened in IC6.1.8. An error message is displayed. You can open Virtuoso System Design Platform schematics and layouts only in IC6.1.8.</div>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap1.html" id="nex" title="Packaging">Packaging </a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>