{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765008946250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765008946266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:15:45 2025 " "Processing started: Sat Dec 06 15:15:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765008946266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008946266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOML_project -c SOML_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008946266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765008946791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765008946791 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "debug_soml.qsys " "Elaborating Platform Designer system entity \"debug_soml.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008954284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys " "2025.12.06.15:15:58 Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Reading input file " "2025.12.06.15:15:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.1\] " "2025.12.06.15:15:58 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Parameterizing module in_system_sources_probes_0 " "2025.12.06.15:15:58 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Building connections " "2025.12.06.15:15:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Parameterizing connections " "2025.12.06.15:15:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:58 Progress: Validating " "2025.12.06.15:15:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008958933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:15:59 Progress: Done reading input file " "2025.12.06.15:15:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008959614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_soml: Generating debug_soml \"debug_soml\" for QUARTUS_SYNTH " "Debug_soml: Generating debug_soml \"debug_soml\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008960444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"debug_soml\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"debug_soml\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008961240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_soml: Done \"debug_soml\" with 2 modules, 2 files " "Debug_soml: Done \"debug_soml\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008961240 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "debug_soml.qsys " "Finished elaborating Platform Designer system entity \"debug_soml.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008961952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soml/synthesis/debug_soml.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soml/synthesis/debug_soml.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_soml " "Found entity 1: debug_soml" {  } { { "debug_soml/synthesis/debug_soml.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/debug_soml.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soml/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soml/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_cmd_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_cmd_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_processor " "Found entity 1: uart_cmd_processor" {  } { { "uart_cmd_processor.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart_cmd_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/trace_caculator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/trace_caculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 trace_calculator " "Found entity 1: trace_calculator" {  } { { "code/trace_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/trace_caculator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/soml_decoder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/soml_decoder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 soml_decoder_top " "Found entity 1: soml_decoder_top" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/rq_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/rq_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rq_cal " "Found entity 1: Rq_cal" {  } { { "code/Rq_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Rq_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file code/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/output_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/output_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_signal " "Found entity 1: output_signal" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/minselector.v 1 1 " "Found 1 design units, including 1 entities, in source file code/minselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinSelector " "Found entity 1: MinSelector" {  } { { "code/MinSelector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/minfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/minfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinFinder " "Found entity 1: MinFinder" {  } { { "code/MinFinder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/matrix_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file code/matrix_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplier " "Found entity 1: matrix_multiplier" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/g_matrix_caculator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/g_matrix_caculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 g_matrix_calculator " "Found entity 1: g_matrix_calculator" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/fxp_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file code/fxp_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_zoom " "Found entity 1: fxp_zoom" {  } { { "code/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_zoom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fxp_div_pipe.v(94) " "Verilog HDL information at fxp_div_pipe.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/fxp_div_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file code/fxp_div_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_div_pipe " "Found entity 1: fxp_div_pipe" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_min.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_min " "Found entity 1: find_min" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/dq_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/dq_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 dq_cal " "Found entity 1: dq_cal" {  } { { "code/dq_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/dq_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/distancesquare.v 1 1 " "Found 1 design units, including 1 entities, in source file code/distancesquare.v" { { "Info" "ISGN_ENTITY_NAME" "1 DistanceSquare " "Found entity 1: DistanceSquare" {  } { { "code/DistanceSquare.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/DistanceSquare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/dh_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/dh_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dh_cal " "Found entity 1: Dh_cal" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/determine_tx_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/determine_tx_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 determine_tx_signal " "Found entity 1: determine_tx_signal" {  } { { "code/determine_tx_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/determine_tx_signal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file code/delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "code/delay_module.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/delay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "code/comparator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cmult.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmult " "Found entity 1: cmult" {  } { { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/c_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file code/c_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_pipe " "Found entity 1: c_pipe" {  } { { "code/c_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_pipe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/c_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file code/c_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_mac " "Found entity 1: c_mac" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "uart/hex_to_7seg.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "uart/BaudTickGen.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/BaudTickGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async_transmitter.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_transmitter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "uart/async_receiver.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962099 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_top.v(452) " "Verilog HDL information at uart_top.v(452): always construct contains both blocking and non-blocking assignments" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 452 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765008962115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_soml_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_soml_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_soml_decoder " "Found entity 1: tb_soml_decoder" {  } { { "tb_soml_decoder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/tb_soml_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "reset_synchronizer.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/reset_synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug_soml/debug_soml.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug_soml/debug_soml.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_soml " "Found entity 1: debug_soml" {  } { { "db/ip/debug_soml/debug_soml.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/debug_soml/debug_soml.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug_soml/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug_soml/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug_soml/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/debug_soml/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008962131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008962131 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "find_min find_min.v(24) " "Verilog HDL Parameter Declaration warning at find_min.v(24): Parameter Declaration in module \"find_min\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765008962147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765008962210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_inst " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_inst\"" {  } { { "system_top.v" "uart_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(500) " "Verilog HDL assignment warning at uart_top.v(500): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962228 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(508) " "Verilog HDL assignment warning at uart_top.v(508): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962228 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(521) " "Verilog HDL assignment warning at uart_top.v(521): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962228 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_top.v(529) " "Verilog HDL assignment warning at uart_top.v(529): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962228 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(566) " "Verilog HDL assignment warning at uart_top.v(566): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962230 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(569) " "Verilog HDL assignment warning at uart_top.v(569): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962230 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(583) " "Verilog HDL assignment warning at uart_top.v(583): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962230 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_top.v(591) " "Verilog HDL assignment warning at uart_top.v(591): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962230 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..4\] uart_top.v(324) " "Output port \"LEDR\[7..4\]\" at uart_top.v(324) has no driver" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765008962236 "|system_top|uart_top:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver uart_top:uart_inst\|async_receiver:rx_inst " "Elaborating entity \"async_receiver\" for hierarchy \"uart_top:uart_inst\|async_receiver:rx_inst\"" {  } { { "uart/uart_top.v" "rx_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen uart_top:uart_inst\|async_receiver:rx_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"uart_top:uart_inst\|async_receiver:rx_inst\|BaudTickGen:tickgen\"" {  } { { "uart/async_receiver.v" "tickgen" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_receiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter uart_top:uart_inst\|async_transmitter:tx_inst " "Elaborating entity \"async_transmitter\" for hierarchy \"uart_top:uart_inst\|async_transmitter:tx_inst\"" {  } { { "uart/uart_top.v" "tx_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\"" {  } { { "uart/async_transmitter.v" "tickgen" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_transmitter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soml_decoder_top soml_decoder_top:decoder_inst " "Elaborating entity \"soml_decoder_top\" for hierarchy \"soml_decoder_top:decoder_inst\"" {  } { { "system_top.v" "decoder_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_Y_done soml_decoder_top.v(460) " "Verilog HDL or VHDL warning at soml_decoder_top.v(460): object \"load_Y_done\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_valid_2 soml_decoder_top.v(512) " "Verilog HDL or VHDL warning at soml_decoder_top.v(512): object \"H_in_valid_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_r_2 soml_decoder_top.v(513) " "Verilog HDL or VHDL warning at soml_decoder_top.v(513): object \"H_in_r_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_i_2 soml_decoder_top.v(514) " "Verilog HDL or VHDL warning at soml_decoder_top.v(514): object \"H_in_i_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_valid_2 soml_decoder_top.v(517) " "Verilog HDL or VHDL warning at soml_decoder_top.v(517): object \"Y_in_valid_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_r_2 soml_decoder_top.v(518) " "Verilog HDL or VHDL warning at soml_decoder_top.v(518): object \"Y_in_r_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_i_2 soml_decoder_top.v(519) " "Verilog HDL or VHDL warning at soml_decoder_top.v(519): object \"Y_in_i_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008962321 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(194) " "Verilog HDL assignment warning at soml_decoder_top.v(194): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962337 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(570) " "Verilog HDL assignment warning at soml_decoder_top.v(570): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962337 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(572) " "Verilog HDL assignment warning at soml_decoder_top.v(572): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962337 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soml_decoder_top.v(576) " "Verilog HDL assignment warning at soml_decoder_top.v(576): truncated value with size 32 to match size of target (3)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962337 "|system_top|soml_decoder_top:decoder_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_mem_real " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_mem_real\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765008962680 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_mem_imag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_mem_imag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765008962680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_multiplier soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst " "Elaborating entity \"matrix_multiplier\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\"" {  } { { "code/soml_decoder_top.v" "hq_calc_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008962781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_multiplier.v(61) " "Verilog HDL assignment warning at matrix_multiplier.v(61): truncated value with size 32 to match size of target (3)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962781 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_multiplier.v(69) " "Verilog HDL assignment warning at matrix_multiplier.v(69): truncated value with size 32 to match size of target (4)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962781 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 matrix_multiplier.v(422) " "Verilog HDL assignment warning at matrix_multiplier.v(422): truncated value with size 32 to match size of target (8)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008962939 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.data_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.data_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.waddr_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.waddr_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.data_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.data_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.waddr_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.waddr_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.data_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.data_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.waddr_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.waddr_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.data_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.data_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.waddr_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.waddr_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.data_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.data_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.waddr_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.waddr_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.data_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.data_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.waddr_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.waddr_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.data_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.data_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.waddr_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.waddr_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.data_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.data_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.waddr_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.waddr_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.we_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.we_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.we_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.we_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.we_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.we_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.we_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.we_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.we_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.we_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.we_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.we_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.we_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.we_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.we_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.we_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765008962988 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_module soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_calc_en " "Elaborating entity \"delay_module\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_calc_en\"" {  } { { "code/matrix_multiplier.v" "delay_calc_en" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_module soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_count " "Elaborating entity \"delay_module\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_count\"" {  } { { "code/matrix_multiplier.v" "delay_count" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmult soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0 " "Elaborating entity \"cmult\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\"" {  } { { "code/matrix_multiplier.v" "cmult_i0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_common " "Elaborating entity \"qmult\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_common\"" {  } { { "code/cmult.v" "qmult_common" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dh_cal soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst " "Elaborating entity \"Dh_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\"" {  } { { "code/soml_decoder_top.v" "dh_calc_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dh_cal.v(75) " "Verilog HDL assignment warning at Dh_cal.v(75): truncated value with size 32 to match size of target (3)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963331 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[0\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[0\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[1\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[1\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[2\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[2\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[3\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[3\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[4\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[4\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[5\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[5\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[6\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[6\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963333 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[7\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[7\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[8\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[8\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[9\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[9\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[10\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[10\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[11\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[11\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[12\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[12\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[13\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[13\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[14\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[14\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[15\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[15\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[16\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[16\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[17\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[17\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[18\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[18\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[19\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[19\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[20\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[20\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[21\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[21\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[22\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[22\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[23\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[23\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[24\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[24\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[25\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[25\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[26\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[26\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[27\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[27\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[28\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[28\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[29\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[29\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[30\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[30\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[31\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[31\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008963335 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_div_pipe soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst " "Elaborating entity \"fxp_div_pipe\" for hierarchy \"soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\"" {  } { { "code/soml_decoder_top.v" "invDh_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fxp_div_pipe.v(155) " "Verilog HDL assignment warning at fxp_div_pipe.v(155): truncated value with size 32 to match size of target (31)" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963414 "|system_top|soml_decoder_top:decoder_inst|fxp_div_pipe:invDh_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_zoom soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\|fxp_zoom:dividend_zoom " "Elaborating entity \"fxp_zoom\" for hierarchy \"soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\|fxp_zoom:dividend_zoom\"" {  } { { "code/fxp_div_pipe.v" "dividend_zoom" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fxp_zoom.v(66) " "Verilog HDL assignment warning at fxp_zoom.v(66): truncated value with size 32 to match size of target (20)" {  } { { "code/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_zoom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963634 "|system_top|soml_decoder_top:decoder_inst|fxp_div_pipe:invDh_inst|fxp_zoom:dividend_zoom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g_matrix_calculator soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst " "Elaborating entity \"g_matrix_calculator\" for hierarchy \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\"" {  } { { "code/soml_decoder_top.v" "g_matrix_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 g_matrix_caculator.v(48) " "Verilog HDL assignment warning at g_matrix_caculator.v(48): truncated value with size 7 to match size of target (3)" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963647 "|system_top|soml_decoder_top:decoder_inst|g_matrix_calculator:g_matrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 g_matrix_caculator.v(69) " "Verilog HDL assignment warning at g_matrix_caculator.v(69): truncated value with size 32 to match size of target (2)" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963647 "|system_top|soml_decoder_top:decoder_inst|g_matrix_calculator:g_matrix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_calculator soml_decoder_top:decoder_inst\|trace_calculator:traceGa1 " "Elaborating entity \"trace_calculator\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\"" {  } { { "code/soml_decoder_top.v" "traceGa1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_mac soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst " "Elaborating entity \"c_mac\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\"" {  } { { "code/trace_caculator.v" "value00_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/trace_caculator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_r_tmp c_mac.v(38) " "Verilog HDL or VHDL warning at c_mac.v(38): object \"mac_r_tmp\" assigned a value but never read" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008963708 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_i_tmp c_mac.v(38) " "Verilog HDL or VHDL warning at c_mac.v(38): object \"mac_i_tmp\" assigned a value but never read" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765008963708 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 c_mac.v(105) " "Verilog HDL assignment warning at c_mac.v(105): truncated value with size 64 to match size of target (32)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963712 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 c_mac.v(106) " "Verilog HDL assignment warning at c_mac.v(106): truncated value with size 64 to match size of target (32)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963712 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 c_mac.v(111) " "Verilog HDL assignment warning at c_mac.v(111): truncated value with size 32 to match size of target (1)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963712 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmult soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst " "Elaborating entity \"cmult\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\"" {  } { { "code/c_mac.v" "cmult_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common " "Elaborating entity \"qmult\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\"" {  } { { "code/cmult.v" "qmult_common" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinFinder soml_decoder_top:decoder_inst\|MinFinder:dmin_inst " "Elaborating entity \"MinFinder\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\"" {  } { { "code/soml_decoder_top.v" "dmin_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MinFinder.v(41) " "Verilog HDL assignment warning at MinFinder.v(41): truncated value with size 32 to match size of target (2)" {  } { { "code/MinFinder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963841 "|system_top|soml_decoder_top:decoder_inst|MinFinder:dmin_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DistanceSquare soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1 " "Elaborating entity \"DistanceSquare\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\"" {  } { { "code/MinFinder.v" "calc_dI1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinSelector soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1 " "Elaborating entity \"MinSelector\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\"" {  } { { "code/MinFinder.v" "min_selector_I1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\|comparator:c0 " "Elaborating entity \"comparator\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\|comparator:c0\"" {  } { { "code/MinSelector.v" "c0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinSelector.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rq_cal soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate " "Elaborating entity \"Rq_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\"" {  } { { "code/MinFinder.v" "Rqcaculate" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dq_cal soml_decoder_top:decoder_inst\|dq_cal:dq_calculate " "Elaborating entity \"dq_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\"" {  } { { "code/soml_decoder_top.v" "dq_calculate" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min soml_decoder_top:decoder_inst\|find_min:find_min_inst " "Elaborating entity \"find_min\" for hierarchy \"soml_decoder_top:decoder_inst\|find_min:find_min_inst\"" {  } { { "code/soml_decoder_top.v" "find_min_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008963969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 find_min.v(87) " "Verilog HDL assignment warning at find_min.v(87): truncated value with size 32 to match size of target (5)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963969 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 find_min.v(94) " "Verilog HDL assignment warning at find_min.v(94): truncated value with size 32 to match size of target (5)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963969 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 find_min.v(98) " "Verilog HDL assignment warning at find_min.v(98): truncated value with size 32 to match size of target (4)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008963969 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_tx_signal soml_decoder_top:decoder_inst\|determine_tx_signal:determine_tx_signal_inst " "Elaborating entity \"determine_tx_signal\" for hierarchy \"soml_decoder_top:decoder_inst\|determine_tx_signal:determine_tx_signal_inst\"" {  } { { "code/soml_decoder_top.v" "determine_tx_signal_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964009 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "determine_tx_signal.v(37) " "Verilog HDL Case Statement warning at determine_tx_signal.v(37): can't check case statement for completeness because the case expression has too many possible states" {  } { { "code/determine_tx_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/determine_tx_signal.v" 37 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1765008964009 "|system_top|soml_decoder_top:decoder_inst|determine_tx_signal:determine_tx_signal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_signal soml_decoder_top:decoder_inst\|output_signal:output_signal_inst " "Elaborating entity \"output_signal\" for hierarchy \"soml_decoder_top:decoder_inst\|output_signal:output_signal_inst\"" {  } { { "code/soml_decoder_top.v" "output_signal_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964029 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "output_signal.v(33) " "Verilog HDL Case Statement warning at output_signal.v(33): can't check case statement for completeness because the case expression has too many possible states" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 33 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1765008964031 "|system_top|soml_decoder_top:decoder_inst|output_signal:output_signal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 output_signal.v(51) " "Verilog HDL assignment warning at output_signal.v(51): truncated value with size 32 to match size of target (4)" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765008964031 "|system_top|soml_decoder_top:decoder_inst|output_signal:output_signal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_soml soml_decoder_top:decoder_inst\|debug_soml:u_debug_core " "Elaborating entity \"debug_soml\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\"" {  } { { "code/soml_decoder_top.v" "u_debug_core" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "debug_soml/synthesis/debug_soml.v" "in_system_sources_probes_0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/debug_soml.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 6 " "Parameter \"source_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765008964085 ""}  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765008964085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008964828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf14 " "Found entity 1: altsyncram_kf14" {  } { { "db/altsyncram_kf14.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_kf14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7c " "Found entity 1: mux_m7c" {  } { { "db/mux_m7c.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mux_m7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rh " "Found entity 1: cntr_3rh" {  } { { "db/cntr_3rh.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_3rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hi " "Found entity 1: cntr_7hi" {  } { { "db/cntr_7hi.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_7hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_brh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_brh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_brh " "Found entity 1: cntr_brh" {  } { { "db/cntr_brh.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_brh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008967982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008967982 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765008968110 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765008968254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.06.15:16:12 Progress: Loading slda10f2a33/alt_sld_fab_wrapper_hw.tcl " "2025.12.06.15:16:12 Progress: Loading slda10f2a33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008972037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008976143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008976320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008979794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008980032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008980272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008980559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008980559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008980559 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765008981259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda10f2a33/alt_sld_fab.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765008981753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765008981753 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "14 " "Found 14 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:uart_inst\|ram_H_im " "RAM logic \"uart_top:uart_inst\|ram_H_im\" is uninferred due to asynchronous read logic" {  } { { "uart/uart_top.v" "ram_H_im" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 391 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:uart_inst\|ram_H_re " "RAM logic \"uart_top:uart_inst\|ram_H_re\" is uninferred due to asynchronous read logic" {  } { { "uart/uart_top.v" "ram_H_re" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 390 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart_top:uart_inst\|ram_Y_re " "RAM logic \"uart_top:uart_inst\|ram_Y_re\" is uninferred due to inappropriate RAM size" {  } { { "uart/uart_top.v" "ram_Y_re" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 394 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart_top:uart_inst\|ram_Y_im " "RAM logic \"uart_top:uart_inst\|ram_Y_im\" is uninferred due to inappropriate RAM size" {  } { { "uart/uart_top.v" "ram_Y_im" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 395 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_r " "RAM logic \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_r\" is uninferred due to inappropriate RAM size" {  } { { "code/g_matrix_caculator.v" "Hq_RAM_r" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_i " "RAM logic \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_i\" is uninferred due to inappropriate RAM size" {  } { { "code/g_matrix_caculator.v" "Hq_RAM_i" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k3 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k3\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k3" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k3 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k3\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k3" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k2 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k2\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k2" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k2 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k2\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k2" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k1 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k1\" is uninferred due to inappropriate RAM size" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k1 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k1\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k0 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k0\" is uninferred due to inappropriate RAM size" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765008992615 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k0 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k0\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765008992615 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765008992615 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 35 " "Parameter TAP_DISTANCE set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 31 " "Parameter WIDTH set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000641 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 129 " "Parameter WIDTH set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765009000641 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000641 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765009000641 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_im\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_im\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xq2_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xq2_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\|qmult:qmult_dq\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\|qmult:qmult_dq\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xi2_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xi2_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xq1_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xq1_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ1\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ1\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xi1_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xi1_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq3\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq4\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq1\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq2\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009000657 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765009000657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009000783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009000783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 35 " "Parameter \"TAP_DISTANCE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009000783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 31 " "Parameter \"WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009000783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009000783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m0m " "Found entity 1: shift_taps_m0m" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_m0m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009000835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009000835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufa1 " "Found entity 1: altsyncram_ufa1" {  } { { "db/altsyncram_ufa1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_ufa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009000896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009000896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j5f " "Found entity 1: cntr_j5f" {  } { { "db/cntr_j5f.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_j5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009000957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009000957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9lg " "Found entity 1: cntr_9lg" {  } { { "db/cntr_9lg.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_9lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009001179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 129 " "Parameter \"WIDTH\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009001179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a2m " "Found entity 1: shift_taps_a2m" {  } { { "db/shift_taps_a2m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_a2m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ja1 " "Found entity 1: altsyncram_4ja1" {  } { { "db/altsyncram_4ja1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_4ja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5f " "Found entity 1: cntr_e5f" {  } { { "db/cntr_e5f.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_e5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4lg " "Found entity 1: cntr_4lg" {  } { { "db/cntr_4lg.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_4lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009001741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009001741 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009001741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009001855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009001855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009002576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 56 " "Parameter \"LPM_WIDTHR\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002576 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009002576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sgs " "Found entity 1: mult_sgs" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009002631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009002631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009002710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002710 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009002710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgs " "Found entity 1: mult_rgs" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009002786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009002786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009002831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009002831 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009002831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009003171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009003171 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009003171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009003236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009003236 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "12 " "Converted 12 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 156 " "Used 156 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 156 156 " "Used 156 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 156 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1765009005295 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "12 " "Converted the following 12 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005295 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1765009005295 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1765009005295 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1765009005295 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1765009005295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009005416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 5 " "Parameter \"datab_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005416 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009005416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_hdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_hdg1 " "Found entity 1: mac_mult_hdg1" {  } { { "db/mac_mult_hdg1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_hdg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009005479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009005479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_npn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_npn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_npn " "Found entity 1: mult_npn" {  } { { "db/mult_npn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_npn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009005554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009005554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009005657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005657 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009005657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_g682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009005732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009005732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009005858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009005858 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009005858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_lig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_lig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_lig1 " "Found entity 1: mac_mult_lig1" {  } { { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009005934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009005934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fpn " "Found entity 1: mult_fpn" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009006076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006076 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009006076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_a682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_a682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_a682 " "Found entity 1: mac_out_a682" {  } { { "db/mac_out_a682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_a682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009006291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006291 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009006291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_sig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_sig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_sig1 " "Found entity 1: mac_mult_sig1" {  } { { "db/mac_mult_sig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_sig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mpn " "Found entity 1: mult_mpn" {  } { { "db/mult_mpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_mpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009006459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006459 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009006459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_r682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_r682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_r682 " "Found entity 1: mac_out_r682" {  } { { "db/mac_out_r682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_r682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009006539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006539 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009006539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009006815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 5 " "Parameter \"datab_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765009006815 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765009006815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_tig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_tig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_tig1 " "Found entity 1: mac_mult_tig1" {  } { { "db/mac_mult_tig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_tig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qpn " "Found entity 1: mult_qpn" {  } { { "db/mult_qpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_qpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765009006943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009006943 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765009007619 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765009007619 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765009007619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765009009861 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8852 " "Ignored 8852 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1765009010281 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "8836 " "Ignored 8836 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1765009010281 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1765009010281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_m0m.tdf" 38 2 0 } } { "db/shift_taps_a2m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_a2m.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765009010555 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765009010555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765009016894 "|system_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765009016894 "|system_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765009016894 "|system_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765009016894 "|system_top|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765009016894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009017747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2781 " "2781 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765009028265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765009028876 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765009028876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009029022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009029612 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 61 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1765009031347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765009031575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765009031575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24986 " "Implemented 24986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765009033024 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765009033024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24505 " "Implemented 24505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765009033024 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765009033024 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765009033024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765009033024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765009033133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:17:13 2025 " "Processing ended: Sat Dec 06 15:17:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765009033133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765009033133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765009033133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765009033133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765009035427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765009035433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:17:14 2025 " "Processing started: Sat Dec 06 15:17:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765009035433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765009035433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765009035433 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1765009035565 ""}
{ "Info" "0" "" "Project  = SOML_project" {  } {  } 0 0 "Project  = SOML_project" 0 0 "Fitter" 0 0 1765009035565 ""}
{ "Info" "0" "" "Revision = SOML_project" {  } {  } 0 0 "Revision = SOML_project" 0 0 "Fitter" 0 0 1765009035565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765009035933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765009035933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SOML_project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SOML_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765009036057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765009036092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765009036092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765009036595 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765009036595 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765009037149 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765009037149 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 52245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765009037197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 52247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765009037197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 52249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765009037197 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 52251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765009037197 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765009037197 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765009037197 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765009037197 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765009037197 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765009037197 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765009037214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765009038775 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 14 " "No exact pin location assignment(s) for 10 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1765009039427 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1765009040969 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765009040989 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765009040989 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765009040989 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765009040989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SOML_project.sdc " "Synopsys Design Constraints File file not found: 'SOML_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765009041054 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] CLOCK_50 " "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009041113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765009041113 "|system_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Node: soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[22\] soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[22\] is being clocked by soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009041113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765009041113 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst|dh_count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765009041115 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1765009041115 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009041231 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009041231 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1765009041231 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765009041247 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765009041247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765009041247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765009041247 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765009041247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 52231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 50163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Equal0~0  " "Automatically promoted node soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 32563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 51743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765009042463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 51765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765009042463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 50854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 51261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\|shift_taps_a2m:auto_generated\|dffe4  " "Automatically promoted node soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\|shift_taps_a2m:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "db/shift_taps_a2m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_a2m.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 16982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\|shift_taps_m0m:auto_generated\|dffe4  " "Automatically promoted node soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\|shift_taps_m0m:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765009042463 ""}  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_m0m.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 0 { 0 ""} 0 17086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765009042463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765009044107 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765009044123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765009044123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765009044155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765009044203 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765009044251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765009044842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2530 Embedded multiplier block " "Packed 2530 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1765009044873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1778 " "Created 1778 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1765009044873 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765009044873 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1765009045000 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1765009045000 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1765009045000 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 45 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 51 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765009045000 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1765009045000 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1765009045000 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[0\] " "Node \"signal_out_12bit\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[10\] " "Node \"signal_out_12bit\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[11\] " "Node \"signal_out_12bit\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[1\] " "Node \"signal_out_12bit\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[2\] " "Node \"signal_out_12bit\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[3\] " "Node \"signal_out_12bit\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[4\] " "Node \"signal_out_12bit\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[5\] " "Node \"signal_out_12bit\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[6\] " "Node \"signal_out_12bit\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[7\] " "Node \"signal_out_12bit\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[8\] " "Node \"signal_out_12bit\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "signal_out_12bit\[9\] " "Node \"signal_out_12bit\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_out_12bit\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765009046605 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765009046605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765009046605 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765009046628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765009049010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765009053149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765009053340 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765009070880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765009070880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765009073305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765009079608 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765009079608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765009081463 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1765009081463 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765009081463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765009081463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.49 " "Total time spent on timing analysis during the Fitter is 2.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765009081956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765009082084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765009090143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765009090143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765009100479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765009103735 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765009105891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.fit.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765009107290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5990 " "Peak virtual memory: 5990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765009110523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:18:30 2025 " "Processing ended: Sat Dec 06 15:18:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765009110523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765009110523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:47 " "Total CPU time (on all processors): 00:02:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765009110523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765009110523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765009112646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765009112663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:18:31 2025 " "Processing started: Sat Dec 06 15:18:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765009112663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765009112663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765009112663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765009113269 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765009116077 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765009116214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765009117560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:18:37 2025 " "Processing ended: Sat Dec 06 15:18:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765009117560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765009117560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765009117560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765009117560 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765009118255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765009119646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765009119662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:18:38 2025 " "Processing started: Sat Dec 06 15:18:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765009119662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009119662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SOML_project -c SOML_project " "Command: quartus_sta SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009119662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1765009119784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009121046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009121046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009121080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009121080 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009121772 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765009122297 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765009122297 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765009122297 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SOML_project.sdc " "Synopsys Design Constraints File file not found: 'SOML_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122360 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] CLOCK_50 " "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009122408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122408 "|system_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Node: soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] is being clocked by soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009122408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122408 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst|dh_count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765009122408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122408 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009122488 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009122488 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122488 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1765009122504 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765009122530 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1765009122546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.615 " "Worst-case setup slack is 42.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.615               0.000 altera_reserved_tck  " "   42.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 altera_reserved_tck  " "    0.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.903 " "Worst-case recovery slack is 94.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.903               0.000 altera_reserved_tck  " "   94.903               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.310 " "Worst-case removal slack is 1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 altera_reserved_tck  " "    1.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.524 " "Worst-case minimum pulse width slack is 49.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.524               0.000 altera_reserved_tck  " "   49.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009122576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.731 ns " "Worst Case Available Settling Time: 341.731 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009122663 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765009122663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009122695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009133379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] CLOCK_50 " "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009133985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009133985 "|system_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Node: soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] is being clocked by soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009133985 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009133985 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst|dh_count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765009133985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009133985 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009134017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009134017 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.111 " "Worst-case setup slack is 43.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.111               0.000 altera_reserved_tck  " "   43.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 altera_reserved_tck  " "    0.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.274 " "Worst-case recovery slack is 95.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.274               0.000 altera_reserved_tck  " "   95.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.221 " "Worst-case removal slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 altera_reserved_tck  " "    1.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.541 " "Worst-case minimum pulse width slack is 49.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134048 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.290 ns " "Worst Case Available Settling Time: 342.290 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134144 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134144 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765009134144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] CLOCK_50 " "Register uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\|Acc\[21\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009134608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134608 "|system_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Node: soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\] " "Latch soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|Dh_out\[2\] is being clocked by soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|dh_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765009134608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134608 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst|dh_count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765009134608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134608 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009134623 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765009134623 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.011 " "Worst-case setup slack is 47.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.011               0.000 altera_reserved_tck  " "   47.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.064 " "Worst-case hold slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 altera_reserved_tck  " "    0.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.626 " "Worst-case recovery slack is 97.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.626               0.000 altera_reserved_tck  " "   97.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 altera_reserved_tck  " "    0.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.390 " "Worst-case minimum pulse width slack is 49.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765009134660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134660 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.722 ns " "Worst Case Available Settling Time: 346.722 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765009134736 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009134736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009135468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009135516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765009135643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:18:55 2025 " "Processing ended: Sat Dec 06 15:18:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765009135643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765009135643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765009135643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009135643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765009137587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765009137600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:18:56 2025 " "Processing started: Sat Dec 06 15:18:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765009137600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765009137600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765009137600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1765009138451 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1765009139084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SOML_project.vo C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/simulation/modelsim/ simulation " "Generated file SOML_project.vo in folder \"C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765009142284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765009143318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:19:03 2025 " "Processing ended: Sat Dec 06 15:19:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765009143318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765009143318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765009143318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765009143318 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765009143997 ""}
