Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:26:16 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.897        0.000                      0                   58        0.328        0.000                      0                   58        5.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.897        0.000                      0                   58        0.328        0.000                      0                   58        5.000        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 5.179ns (51.127%)  route 4.951ns (48.873%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 15.022 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.982     5.715    Xn_reg_n_0_[5][2]
    SLICE_X4Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.820 r  Y[15]_i_233/O
                         net (fo=2, routed)           0.478     6.298    Y[15]_i_233_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.403 r  Y[15]_i_237/O
                         net (fo=1, routed)           0.000     6.403    Y[15]_i_237_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     6.933 r  Y_reg[15]_i_207/O[3]
                         net (fo=2, routed)           0.664     7.598    Y_reg[15]_i_207_n_4
    SLICE_X1Y134         LUT3 (Prop_lut3_I1_O)        0.271     7.869 r  Y[15]_i_192/O
                         net (fo=2, routed)           0.471     8.340    Y[15]_i_192_n_0
    SLICE_X1Y135         LUT4 (Prop_lut4_I3_O)        0.274     8.614 r  Y[15]_i_196/O
                         net (fo=1, routed)           0.000     8.614    Y[15]_i_196_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     9.067 r  Y_reg[15]_i_161/O[2]
                         net (fo=2, routed)           0.535     9.602    Y1[13]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.253     9.855 r  Y[15]_i_164/O
                         net (fo=1, routed)           0.000     9.855    Y[15]_i_164_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    10.389 r  Y_reg[15]_i_150/O[3]
                         net (fo=1, routed)           0.347    10.736    Y_reg[15]_i_150_n_4
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.250    10.986 r  Y[15]_i_115/O
                         net (fo=1, routed)           0.000    10.986    Y[15]_i_115_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    11.192 r  Y_reg[15]_i_103/O[3]
                         net (fo=1, routed)           0.453    11.646    Y_reg[15]_i_103_n_4
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.257    11.903 r  Y[15]_i_68/O
                         net (fo=1, routed)           0.000    11.903    Y[15]_i_68_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.235 r  Y_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.235    Y_reg[15]_i_56_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.415 r  Y_reg[17]_i_41/O[0]
                         net (fo=1, routed)           0.659    13.073    Y_reg[17]_i_41_n_7
    SLICE_X1Y121         LUT2 (Prop_lut2_I1_O)        0.249    13.322 r  Y[17]_i_20/O
                         net (fo=1, routed)           0.000    13.322    Y[17]_i_20_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    13.529 r  Y_reg[17]_i_10/O[0]
                         net (fo=1, routed)           0.361    13.890    Y_reg[17]_i_10_n_7
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.249    14.139 r  Y[17]_i_5/O
                         net (fo=1, routed)           0.000    14.139    Y[17]_i_5_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345    14.484 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.484    Y0[17]
    SLICE_X2Y121         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    15.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    15.381    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        10.046ns  (logic 5.576ns (55.505%)  route 4.470ns (44.495%))
  Logic Levels:           19  (CARRY4=11 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 15.022 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.735 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.735    Y_reg[11]_i_160_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.992 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.455     7.447    Y_reg[15]_i_205_n_6
    SLICE_X1Y134         LUT3 (Prop_lut3_I2_O)        0.268     7.715 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     8.043    Y[11]_i_146_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.311 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.311    Y[11]_i_150_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.643 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.643    Y_reg[11]_i_126_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.824 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.578     9.402    Y1[11]
    SLICE_X2Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.471     9.873 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.873    Y_reg[11]_i_118_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.051 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.358    10.408    Y_reg[15]_i_150_n_7
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.238    10.646 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.646    Y[15]_i_118_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.989 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.526    11.515    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.765 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.765    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.246 r  Y_reg[15]_i_56/O[2]
                         net (fo=1, routed)           0.496    12.743    Y_reg[15]_i_56_n_5
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.253    12.996 r  Y[15]_i_22/O
                         net (fo=1, routed)           0.000    12.996    Y[15]_i_22_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.291 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.361    13.651    Y_reg[15]_i_15_n_4
    SLICE_X2Y120         LUT2 (Prop_lut2_I1_O)        0.257    13.908 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    13.908    Y[15]_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.222 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    Y_reg[15]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.400 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.400    Y0[16]
    SLICE_X2Y121         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    15.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    15.381    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 5.295ns (54.224%)  route 4.470ns (45.776%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 15.024 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.735 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000     6.735    Y_reg[11]_i_160_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.992 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.455     7.447    Y_reg[15]_i_205_n_6
    SLICE_X1Y134         LUT3 (Prop_lut3_I2_O)        0.268     7.715 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     8.043    Y[11]_i_146_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.268     8.311 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.311    Y[11]_i_150_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.643 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.643    Y_reg[11]_i_126_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.824 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.578     9.402    Y1[11]
    SLICE_X2Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.471     9.873 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.873    Y_reg[11]_i_118_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.051 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.358    10.408    Y_reg[15]_i_150_n_7
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.238    10.646 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.646    Y[15]_i_118_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.989 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.526    11.515    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.765 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.765    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.246 r  Y_reg[15]_i_56/O[2]
                         net (fo=1, routed)           0.496    12.743    Y_reg[15]_i_56_n_5
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.253    12.996 r  Y[15]_i_22/O
                         net (fo=1, routed)           0.000    12.996    Y[15]_i_22_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.291 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.361    13.651    Y_reg[15]_i_15_n_4
    SLICE_X2Y120         LUT2 (Prop_lut2_I1_O)        0.257    13.908 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    13.908    Y[15]_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    14.119 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.119    Y0[15]
    SLICE_X2Y120         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    15.024    CLK_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.101    15.383    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 5.116ns (53.319%)  route 4.479ns (46.681%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 15.024 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.764 r  Y_reg[11]_i_160/O[2]
                         net (fo=2, routed)           0.387     7.151    Y_reg[11]_i_160_n_5
    SLICE_X0Y133         LUT4 (Prop_lut4_I3_O)        0.244     7.395 r  Y[11]_i_149/O
                         net (fo=2, routed)           0.465     7.860    Y[11]_i_149_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.105     7.965 r  Y[11]_i_153/O
                         net (fo=1, routed)           0.000     7.965    Y[11]_i_153_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.172 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.519     8.691    Y1[7]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.249     8.940 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.940    Y[7]_i_55_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.254 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.254    Y_reg[7]_i_53_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.432 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.358     9.789    Y_reg[11]_i_118_n_7
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.238    10.027 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000    10.027    Y[11]_i_94_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.370 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.553    10.924    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.174 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.174    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.655 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.469    12.124    Y_reg[11]_i_46_n_5
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.253    12.377 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    12.377    Y[11]_i_20_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.709 r  Y_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.709    Y_reg[11]_i_15_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.889 r  Y_reg[15]_i_15/O[0]
                         net (fo=1, routed)           0.360    13.248    Y_reg[15]_i_15_n_7
    SLICE_X2Y120         LUT2 (Prop_lut2_I1_O)        0.249    13.497 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000    13.497    Y[15]_i_6_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    13.949 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.949    Y0[14]
    SLICE_X2Y120         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    15.024    CLK_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.101    15.383    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 5.026ns (52.873%)  route 4.480ns (47.127%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 15.024 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.764 r  Y_reg[11]_i_160/O[2]
                         net (fo=2, routed)           0.387     7.151    Y_reg[11]_i_160_n_5
    SLICE_X0Y133         LUT4 (Prop_lut4_I3_O)        0.244     7.395 r  Y[11]_i_149/O
                         net (fo=2, routed)           0.465     7.860    Y[11]_i_149_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.105     7.965 r  Y[11]_i_153/O
                         net (fo=1, routed)           0.000     7.965    Y[11]_i_153_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.172 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.519     8.691    Y1[7]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.249     8.940 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.940    Y[7]_i_55_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.254 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.254    Y_reg[7]_i_53_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.432 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.358     9.789    Y_reg[11]_i_118_n_7
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.238    10.027 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000    10.027    Y[11]_i_94_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.370 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.553    10.924    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.174 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.174    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.655 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.469    12.124    Y_reg[11]_i_46_n_5
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.253    12.377 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    12.377    Y[11]_i_20_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.672 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.361    13.032    Y_reg[11]_i_15_n_4
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.289 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.289    Y[11]_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.603 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.603    Y_reg[11]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.860 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.860    Y0[13]
    SLICE_X2Y120         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    15.024    CLK_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.101    15.383    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 4.947ns (52.478%)  route 4.480ns (47.522%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 15.024 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.764 r  Y_reg[11]_i_160/O[2]
                         net (fo=2, routed)           0.387     7.151    Y_reg[11]_i_160_n_5
    SLICE_X0Y133         LUT4 (Prop_lut4_I3_O)        0.244     7.395 r  Y[11]_i_149/O
                         net (fo=2, routed)           0.465     7.860    Y[11]_i_149_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.105     7.965 r  Y[11]_i_153/O
                         net (fo=1, routed)           0.000     7.965    Y[11]_i_153_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.172 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.519     8.691    Y1[7]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.249     8.940 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.940    Y[7]_i_55_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.254 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.254    Y_reg[7]_i_53_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.432 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.358     9.789    Y_reg[11]_i_118_n_7
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.238    10.027 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000    10.027    Y[11]_i_94_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.370 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.553    10.924    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.174 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.174    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.655 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.469    12.124    Y_reg[11]_i_46_n_5
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.253    12.377 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    12.377    Y[11]_i_20_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.672 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.361    13.032    Y_reg[11]_i_15_n_4
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.289 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.289    Y[11]_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.603 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.603    Y_reg[11]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.781 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.781    Y0[12]
    SLICE_X2Y120         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    15.024    CLK_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.101    15.383    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 4.666ns (51.018%)  route 4.480ns (48.982%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 15.025 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.764 r  Y_reg[11]_i_160/O[2]
                         net (fo=2, routed)           0.387     7.151    Y_reg[11]_i_160_n_5
    SLICE_X0Y133         LUT4 (Prop_lut4_I3_O)        0.244     7.395 r  Y[11]_i_149/O
                         net (fo=2, routed)           0.465     7.860    Y[11]_i_149_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.105     7.965 r  Y[11]_i_153/O
                         net (fo=1, routed)           0.000     7.965    Y[11]_i_153_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.172 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.519     8.691    Y1[7]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.249     8.940 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.940    Y[7]_i_55_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.254 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.254    Y_reg[7]_i_53_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.432 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.358     9.789    Y_reg[11]_i_118_n_7
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.238    10.027 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000    10.027    Y[11]_i_94_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.370 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.553    10.924    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.174 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.174    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.655 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.469    12.124    Y_reg[11]_i_46_n_5
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.253    12.377 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    12.377    Y[11]_i_20_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.672 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.361    13.032    Y_reg[11]_i_15_n_4
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.257    13.289 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    13.289    Y[11]_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    13.500 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.500    Y0[11]
    SLICE_X2Y119         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    15.025    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.101    15.384    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 4.547ns (50.748%)  route 4.413ns (49.252%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 15.025 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.764 r  Y_reg[11]_i_160/O[2]
                         net (fo=2, routed)           0.387     7.151    Y_reg[11]_i_160_n_5
    SLICE_X0Y133         LUT4 (Prop_lut4_I3_O)        0.244     7.395 r  Y[11]_i_149/O
                         net (fo=2, routed)           0.465     7.860    Y[11]_i_149_n_0
    SLICE_X1Y134         LUT4 (Prop_lut4_I3_O)        0.105     7.965 r  Y[11]_i_153/O
                         net (fo=1, routed)           0.000     7.965    Y[11]_i_153_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.172 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.519     8.691    Y1[7]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.249     8.940 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.940    Y[7]_i_55_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.254 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.254    Y_reg[7]_i_53_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.432 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.358     9.789    Y_reg[11]_i_118_n_7
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.238    10.027 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000    10.027    Y[11]_i_94_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.370 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.553    10.924    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    11.174 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    11.174    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    11.361 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.526    11.887    Y_reg[11]_i_46_n_6
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.137 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.137    Y[11]_i_21_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.618 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.237    12.854    Y_reg[11]_i_15_n_5
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.107 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    13.107    Y[11]_i_4_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    13.314 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.314    Y0[10]
    SLICE_X2Y119         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    15.025    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.101    15.384    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 4.372ns (50.452%)  route 4.294ns (49.548%))
  Logic Levels:           16  (CARRY4=8 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 15.025 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     6.522 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.469     6.990    Y_reg[11]_i_160_n_7
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.238     7.228 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.228    Y[7]_i_64_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.415 r  Y_reg[7]_i_54/O[1]
                         net (fo=2, routed)           0.536     7.952    Y1[4]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.250     8.202 r  Y[7]_i_58/O
                         net (fo=1, routed)           0.000     8.202    Y[7]_i_58_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     8.412 r  Y_reg[7]_i_53/O[0]
                         net (fo=1, routed)           0.358     8.769    Y_reg[7]_i_53_n_7
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.238     9.007 r  Y[7]_i_45/O
                         net (fo=1, routed)           0.000     9.007    Y[7]_i_45_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.350 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.695    10.046    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    10.296 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    10.296    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.777 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.507    11.283    Y_reg[7]_i_27_n_5
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.253    11.536 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    11.536    Y[7]_i_17_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    11.831 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.361    12.192    Y_reg[7]_i_14_n_4
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.257    12.449 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    12.449    Y[7]_i_3_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.763 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.763    Y_reg[7]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.020 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.020    Y0[9]
    SLICE_X2Y119         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    15.025    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.101    15.384    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk rise@11.000ns - clk rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 4.293ns (49.996%)  route 4.294ns (50.004%))
  Logic Levels:           16  (CARRY4=8 LUT2=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 15.025 - 11.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          1.005     5.738    Xn_reg_n_0_[5][2]
    SLICE_X4Y133         LUT6 (Prop_lut6_I3_O)        0.105     5.843 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.364     6.207    Y[11]_i_173_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I0_O)        0.105     6.312 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.312    Y[11]_i_177_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     6.522 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.469     6.990    Y_reg[11]_i_160_n_7
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.238     7.228 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.228    Y[7]_i_64_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.415 r  Y_reg[7]_i_54/O[1]
                         net (fo=2, routed)           0.536     7.952    Y1[4]
    SLICE_X2Y128         LUT2 (Prop_lut2_I0_O)        0.250     8.202 r  Y[7]_i_58/O
                         net (fo=1, routed)           0.000     8.202    Y[7]_i_58_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     8.412 r  Y_reg[7]_i_53/O[0]
                         net (fo=1, routed)           0.358     8.769    Y_reg[7]_i_53_n_7
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.238     9.007 r  Y[7]_i_45/O
                         net (fo=1, routed)           0.000     9.007    Y[7]_i_45_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.350 r  Y_reg[7]_i_40/O[1]
                         net (fo=1, routed)           0.695    10.046    Y_reg[7]_i_40_n_6
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.250    10.296 r  Y[7]_i_31/O
                         net (fo=1, routed)           0.000    10.296    Y[7]_i_31_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.777 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.507    11.283    Y_reg[7]_i_27_n_5
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.253    11.536 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    11.536    Y[7]_i_17_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    11.831 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.361    12.192    Y_reg[7]_i_14_n_4
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.257    12.449 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    12.449    Y[7]_i_3_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.763 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.763    Y_reg[7]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.941 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.941    Y0[8]
    SLICE_X2Y119         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.000    11.000 r  
    L22                                               0.000    11.000 r  CLK (IN)
                         net (fo=0)                   0.000    11.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    13.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    15.025    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.101    15.384    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                  2.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=19, routed)          0.279     1.979    Xn_reg[1]__0[1]
    SLICE_X4Y114         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.485     1.594    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.057     1.651    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Xn_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.713%)  route 0.304ns (68.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.643     1.548    CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Xn_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Xn_reg[3][4]/Q
                         net (fo=18, routed)          0.304     1.993    Xn_reg[3]__0[4]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][4]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     1.654    Xn_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 Xn_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.032%)  route 0.299ns (67.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][6]/Q
                         net (fo=18, routed)          0.299     1.994    Xn_reg[2]__0[6]
    SLICE_X2Y122         FDRE                                         r  Xn_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.916     2.073    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Xn_reg[3][6]/C
                         clock pessimism             -0.485     1.587    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.059     1.646    Xn_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 Xn_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.936%)  route 0.315ns (69.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  Xn_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][4]/Q
                         net (fo=18, routed)          0.315     2.013    Xn_reg[1]__0[4]
    SLICE_X5Y116         FDRE                                         r  Xn_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  Xn_reg[2][4]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.070     1.638    Xn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.263%)  route 0.358ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.358     2.046    Xn_reg[4]__0[1]
    SLICE_X1Y133         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.922     2.079    CLK_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.485     1.593    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.066     1.659    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Xn_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.137%)  route 0.379ns (72.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.643     1.548    CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Xn_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Xn_reg[3][8]/Q
                         net (fo=20, routed)          0.379     2.068    Xn_reg[3]__0[8]
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][8]/C
                         clock pessimism             -0.485     1.586    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.070     1.656    Xn_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Xn_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.050%)  route 0.380ns (72.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.643     1.548    CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Xn_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Xn_reg[3][9]/Q
                         net (fo=14, routed)          0.380     2.070    Xn_reg[3]__0[9]
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][9]/C
                         clock pessimism             -0.485     1.586    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.066     1.652    Xn_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.127%)  route 0.399ns (73.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.641     1.546    CLK_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Xn_reg[4][0]/Q
                         net (fo=16, routed)          0.399     2.086    Xn_reg[4]__0[0]
    SLICE_X1Y133         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.922     2.079    CLK_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.485     1.593    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.063     1.656    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 Xn_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.308%)  route 0.395ns (73.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][5]/Q
                         net (fo=18, routed)          0.395     2.086    Xn_reg[3]__0[5]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][5]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.547%)  route 0.371ns (72.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][0]/Q
                         net (fo=16, routed)          0.371     2.066    Xn_reg[2]__0[0]
    SLICE_X1Y121         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.063     1.627    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         11.000      9.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X1Y110   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X1Y108   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X1Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X1Y108   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X4Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X4Y111   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X4Y111   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X3Y110   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000     SLICE_X3Y110   Xn_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X2Y117   Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X2Y117   Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X2Y117   Y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X2Y119   Y_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X2Y119   Y_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X1Y117   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X5Y116   Xn_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y116   Xn_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y133   Xn_reg[5][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X5Y133   Xn_reg[5][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X5Y116   Xn_reg[2][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y116   Xn_reg[2][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y133   Xn_reg[5][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X5Y133   Xn_reg[5][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y133   Xn_reg[5][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X1Y110   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X1Y110   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y111   Xn_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y111   Xn_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X4Y111   Xn_reg[1][5]/C



