ŸÇÿßŸÑ ÿ±ÿ≥ŸàŸÑ ÿßŸÑŸÑŸá ÿµŸÑŸâ ÿßŸÑŸÑŸá ÿπŸÑŸäŸá Ÿàÿ≥ŸÑŸÖ ‚Äè:‚Äè ‚Äè "‚Äèÿ•ÿ∞ÿß ŸÖÿßÿ™ ÿßÿ®ŸÜ ÿ¢ÿØŸÖ ÿßŸÜŸÇÿ∑ÿπ ÿπŸÖŸÑŸá ÿ•ŸÑÿß ŸÖŸÜ ÿ´ŸÑÿßÿ´‚Äè:‚Äè ÿµÿØŸÇÿ© ÿ¨ÿßÿ±Ÿäÿ© ÿåÿ£Ÿà ÿπŸÑŸÖ ŸäŸÜÿ™ŸÅÿπ ÿ®Ÿáÿå ÿ£Ÿà ŸàŸÑÿØ ÿµÿßŸÑÿ≠ ŸäÿØÿπŸà ŸÑŸá‚Äè"‚Äè ‚Äè(‚Äè‚Äè(‚Äèÿ±ŸàÿßŸá ŸÖÿ≥ŸÑŸÖ‚Äè)‚Äè‚Äè) </br>
>>The Prophet Muhammad (Peace be upon him) said, "When a person dies, his deeds come to an end except for three things: An ongoing charity whose benefit is continuous; or knowledge from which benefit continues to be reaped, or a righteous child who supplicates for him." </br> </br>
# Salam, I'm Muhammad Aldacher üëã
üì´ How to reach me: [Linkedin](https://www.linkedin.com/in/muhammad-isa-aldacher-95336831/)</br>
>> -> [ [Study Material](https://github.com/muhammadaldacher#study-material) ]</br>
>> -> [ [Projects](https://github.com/muhammadaldacher#projects--labs) ]</br>
>> -> [ [MSc Courses (SJSU)](https://github.com/muhammadaldacher#msc-courses-sjsu) ]</br>
<!--
**muhammadaldacher/muhammadaldacher** is a ‚ú® _special_ ‚ú® repository because its `README.md` (this file) appears on your GitHub profile.
Here are some ideas to get you started:
- üî≠ I‚Äôm currently working on ...
- üå± I‚Äôm currently learning ...
- üëØ I‚Äôm looking to collaborate on ...
- ü§î I‚Äôm looking for help with ...
- üí¨ Ask me about ...
- ‚ö° Fun fact: ...
-->
---
## Study Material
Here, I will try to organize a study roadmap for people interested in Analog & Mixed-Signal design, based on what I found useful during my studies:
1. [Analog Design Basics](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/1_Analog_Design_Basics.md)
2. [Digital Circuits Basics](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/2_Digital_Circuits_Basics.md)
3. [PLLs (Phase-Locked Loops)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/3_PLLs.md)
4. [ADCs (Analog/Digital Converters)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/4_ADCs.md)
5. [LDOs (Low-Dropout Regulators)](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/5_LDOs.md)
6. [RF receiver system](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/6_RF_Rx.md)
7. [IO/SERDES system](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/7_IO_transceivers.md)
</br>..................................................................................

- [Layout](https://github.com/muhammadaldacher/muhammadaldacher/blob/main/docs/-Layout.md)
- [Cadence Tutorials](https://drive.google.com/drive/folders/0B-sYTk-Q69hJcFhUSFh0RldQN0k?resourcekey=0-TKRhphJsln3ULQS6VEVH6w&usp=share_link)
- [Razavi References](https://drive.google.com/drive/folders/1nh3xIubKoVVnNqBn1ol3yg5K-O-5yp5A?usp=share_link)
- [Razavi AnalogMind Articles](https://www.linkedin.com/posts/muhammad-isa-aldacher-95336831_analog-mixedsignal-vlsi-activity-6979211687199473664-R20d) - [drive](https://drive.google.com/drive/folders/1s2yY1Wdd_azZkNUN0VTgJlu-6ddwTAYN?usp=share_link)
</br>..................................................................................

* [Interview Questions](https://drive.google.com/drive/folders/1qixg_mzW-9yX1lnDeskJIemhsvM4xd71?usp=share_link)
* [Resume-Building Docs](https://drive.google.com/drive/folders/1arDBKDMKbTtwGTp3IheAd3J2uaDd0Xx-?usp=share_link) 

---
## Projects & Labs
|Topic| | Project | Year |
|---:|---|---|---|
| SERDES ||||
| |  1 | [RX Active CTLE Design](https://github.com/muhammadaldacher/SERDES-Design-of-RX-Continuous-time-linear-equalizer) |  2021 |
| |  2 | [TX FIR Equalizer Design (CML)](https://github.com/muhammadaldacher/SERDES-Design-of-TX-FIR-Equalizer) |  2021 |
| |  3 | [TX Driver Design: CM Vs VM](https://github.com/muhammadaldacher/SERDES-Design-of-TX-Driver) |  2021 |
| |  4 | [Wireline Channel Characterization](https://github.com/muhammadaldacher/Wireline-Channel-Modeling-Characterization) |  2021 |
| |  5 | [Transceiver for 10GbaseKR standard](https://github.com/muhammadaldacher/Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS) |  2013 |
| ADCs & DACs ||||
| |  6 | [8-bit Asynchronous SAR ADC design](https://github.com/muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC)                        |  2020 |
| |  7 | [1.5-bit Pipeline ADC with Boosted OpAmp](https://github.com/muhammadaldacher/Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp)|  2018 |
| |  8 | [Dynamic Comparator design](https://github.com/muhammadaldacher/Analog-Design-of-Dynamic-Comparator)                                  |  2018 |
| |  9 | [Bootstrapped Switch design](https://github.com/muhammadaldacher/Analog-Design-of-Bootstrapped-Switch)                                |  2018 |
| |  10| [Current-steering DAC design](https://github.com/muhammadaldacher/Analog-design-of-4-bit-current-steering-DACs)                       |  2018 |
| |  11| [Modeling of 4-bit Flash ADC & DAC](https://github.com/muhammadaldacher/Modeling-of-4-bit-Flash-ADC-and-4-bit-DAC)                    |  2018 |
| |  12| [Modeling of 10-bit Pipeline ADC & DAC](https://github.com/muhammadaldacher/Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC)           |  2018 |
| Clocking ||||
| |  13| [10-GHz Standing-Wave based Clock-Distribution Network design](https://github.com/muhammadaldacher/Analog-Design-of-Clock-Distribution-Network-using-Standing-Waves)|  2021 |
| |  14| [1.9-GHz PLL design](https://github.com/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system)                                         |  2018 |
| LDOs ||||
| |  15| [LDO Regulator design](https://github.com/muhammadaldacher/Analog-Design-of-LDO-with-PMOS-pass-device)                                |  2018 |
| RF ||||
| |  16| [1.9-GHz-Rx-frontend blocks](https://github.com/muhammadaldacher/RF-design-of-1.9-GHz-Rx-frontend)                                    |  2018 |
| |  17| [2.4-GHz LNA design](https://github.com/muhammadaldacher/RF-design-of-2.4-GHz-LNA)                                                    |  2016 |
| Layout ||||
| |  18| [8x8 SRAM array design](https://github.com/muhammadaldacher/Layout-Design-of-an-8x8-SRAM-array)                                       |  2017 |
| |  19| [8-bit Microprocessor](https://github.com/muhammadaldacher/Layout-Design-for-an-8-bit-Microprocessor)                                 |  2013 |
| FPGA ||||
| |  20| [FPGA Design of a Digital/Analog Clock Display](https://github.com/muhammadaldacher/FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7) |  2017 |
| Signal Processing||||
| |  21| [DTFT & Convolution](https://github.com/muhammadaldacher/Signal-Processing-DTFT-and-Convolution)                                      |  2020 |
| |  22| [Z Transform & Tone Reduction](https://github.com/muhammadaldacher/Signal-Processing-Z-Transform-and-Tone-Reduction)                  |  2020 |

---
## MSc Courses (SJSU)
| | Course | Year | Semester |
|---:|---|---|---|
|  1 | [EE223 - Analog ICs Design](https://drive.google.com/drive/folders/1J6h0jP_2ah2_8tZ3y_UuvzuA8s5iIW_B)| 2016 | Fall |
|  2 | [EE220 - Radio Frequency Integrated Circuits Design I](https://drive.google.com/drive/folders/1LRJQr3L3WVC-5L6g-kLb6wLOyk3gmfOt)| 2016 | Fall |
|  3 | [EE178 - Digital Design with FPGA](https://drive.google.com/drive/folders/1JvVr4amOXQE0dqAIHVlUzsUnugPQMXc1)| 2017 | Fall |
|  4 | [EE224 - High Speed CMOS](https://drive.google.com/drive/folders/1Zzhp3N0b08uaHG6FsoPNOPavNcZDvxHt)| 2017 | Fall |
|  5 | [EE288 - Data Conversion for AMS ICs](https://drive.google.com/drive/folders/12Qqfw_TX1i7dvVVYXksaSdHV4gth1OD5)| 2018 | Spring |
|  6 | [EE295 - Technical Writing](https://drive.google.com/drive/folders/1_pjgNSWgNAus5m2df4mqg736CbYyH8yJ)| 2018 | Spring |
|  7 | [EE230 - Radio Frequency Integrated Circuits Design II](https://drive.google.com/drive/folders/1WcP2svOrAle0cEzlL1oexYeuDEQjH5j9)| 2018 | Fall |
|  8 | [EE250 - Probability](https://drive.google.com/drive/folders/1dzB8DTLad82G_ewS9C0NndqMrKV5JgXn)| 2019 | Fall |
|  9 | [EE210 - LinearSystems](https://drive.google.com/drive/folders/1UaLbYzHEQJgwkm-EXSBJfqVmOckCmXtj)| 2020 | Fall |

---

