verilog work ../../mainClock.v
verilog work ../example_design/mainClock_exdes.v
