{
  "Top": "myproject_axi",
  "RtlTop": "myproject_axi",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "arraySizes": ["16"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "in_V"
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "arraySizes": ["5"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "out_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "139",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject_axi",
    "Version": "1.0",
    "DisplayName": "Myproject_axi",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject_axi.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb.vhd",
      "impl\/vhdl\/fifo_w15_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w256_d2_A.vhd",
      "impl\/vhdl\/myproject.vhd",
      "impl\/vhdl\/myproject_axi_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/myproject_axi_lshr_256ns_9ns_256_6_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_15ns_10s_25_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_15ns_11s_26_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_15ns_12s_26_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_16s_9s_25_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_16s_15ns_26_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_16s_16s_26_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_mul_18s_18s_32_3_1.vhd",
      "impl\/vhdl\/myproject_axi_mux_325_15_1_1.vhd",
      "impl\/vhdl\/myproject_axi_mux_646_15_1_1.vhd",
      "impl\/vhdl\/myproject_entry550.vhd",
      "impl\/vhdl\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_s.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe.vhd",
      "impl\/vhdl\/start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg.vhd",
      "impl\/vhdl\/myproject_axi.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom.dat",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom.dat",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom.dat",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb.v",
      "impl\/verilog\/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w1bkb_rom.dat",
      "impl\/verilog\/fifo_w15_d2_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w256_d2_A.v",
      "impl\/verilog\/myproject.v",
      "impl\/verilog\/myproject_axi_AXILiteS_s_axi.v",
      "impl\/verilog\/myproject_axi_lshr_256ns_9ns_256_6_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_15ns_10s_25_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_15ns_11s_26_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_15ns_12s_26_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_16s_9s_25_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_16s_15ns_26_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_16s_16s_26_3_1.v",
      "impl\/verilog\/myproject_axi_mul_mul_18s_18s_32_3_1.v",
      "impl\/verilog\/myproject_axi_mux_325_15_1_1.v",
      "impl\/verilog\/myproject_axi_mux_646_15_1_1.v",
      "impl\/verilog\/myproject_entry550.v",
      "impl\/verilog\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_s.v",
      "impl\/verilog\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_s.v",
      "impl\/verilog\/relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_s.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud_rom.dat",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe_rom.dat",
      "impl\/verilog\/start_for_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_coneOg.v",
      "impl\/verilog\/myproject_axi.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/myproject_axi_v1_0\/data\/myproject_axi.mdd",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/data\/myproject_axi.tcl",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi.c",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi.h",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_hw.h",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_linux.c",
      "impl\/misc\/drivers\/myproject_axi_v1_0\/src\/xmyproject_axi_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/gabri-bot\/University\/Git_hub\/PYNQ_IA\/NN_train\/HLS_projects\/Keras_only\/hls4ml_PYNQ_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject_axi.design.xml",
    "DebugDir": "\/home\/gabri-bot\/University\/Git_hub\/PYNQ_IA\/NN_train\/HLS_projects\/Keras_only\/hls4ml_PYNQ_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/gabri-bot\/University\/Git_hub\/PYNQ_IA\/NN_train\/HLS_projects\/Keras_only\/hls4ml_PYNQ_prj\/myproject_prj\/solution1\/.debug\/myproject_axi.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [],
      "memories": {
        "in_V": {
          "offset": "32",
          "range": "32"
        },
        "out_V": {
          "offset": "64",
          "range": "16"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject_axi",
      "Instances": [{
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_299",
          "Instances": [
            {
              "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s",
              "InstanceName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_U0"
            },
            {
              "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s",
              "InstanceName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_U0"
            },
            {
              "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s",
              "InstanceName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_U0"
            },
            {
              "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s",
              "InstanceName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_U0"
            },
            {
              "ModuleName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_s",
              "InstanceName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_U0"
            },
            {
              "ModuleName": "softmax_stable_ap_fixed_ap_fixed_softmax_config13_s",
              "InstanceName": "softmax_stable_ap_fixed_ap_fixed_softmax_config13_U0"
            },
            {
              "ModuleName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_s",
              "InstanceName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_U0"
            },
            {
              "ModuleName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_s",
              "InstanceName": "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_U0"
            },
            {
              "ModuleName": "myproject_entry550",
              "InstanceName": "myproject_entry550_U0"
            }
          ]
        }]
    },
    "Info": {
      "myproject_entry550": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_ap_fixed_ap_fixed_softmax_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject_axi": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "myproject_entry550": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.188"
        },
        "Area": {
          "FF": "3",
          "LUT": "29",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "21",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.903"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "8",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "57",
          "DSP48E": "128",
          "FF": "13616",
          "LUT": "9890",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "962",
          "LUT": "2379",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.903"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "32",
            "Latency": "36",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "29",
          "DSP48E": "64",
          "FF": "6671",
          "LUT": "12691",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config7_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "482",
          "LUT": "1195",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "21",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.903"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "16",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "29",
          "DSP48E": "64",
          "FF": "5707",
          "LUT": "11919",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_ap_fixed_16_6_0_0_0_relu_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "482",
          "LUT": "1195",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config11_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "21",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.903"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "16",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "5",
          "DSP48E": "10",
          "FF": "1768",
          "LUT": "2631",
          "URAM": "0"
        }
      },
      "softmax_stable_ap_fixed_ap_fixed_softmax_config13_s": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "1",
          "PipelineDepth": "14",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.039"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "1143",
          "LUT": "862",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "116",
          "LatencyAvg": "116",
          "LatencyWorst": "120",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.039"
        },
        "Area": {
          "BRAM_18K": "124",
          "DSP48E": "271",
          "FF": "32405",
          "LUT": "53662",
          "URAM": "0"
        }
      },
      "myproject_axi": {
        "Latency": {
          "LatencyBest": "139",
          "LatencyAvg": "139",
          "LatencyWorst": "143",
          "PipelineIIMin": "140",
          "PipelineIIMax": "144",
          "PipelineII": "140 ~ 144",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.039"
        },
        "Area": {
          "BRAM_18K": "128",
          "DSP48E": "271",
          "FF": "33198",
          "LUT": "54114",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject_axi",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-08 19:09:13 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
