[Jiayi Test] __cudaRegisterFatBinary(
[Jiayi Test] g_debug_execution=0
[Jiayi Test] cudaRegisterFatBinaryInternal(


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-cad1a95beb60284de23804e6647f777f9ccb0eeb_modified_1.0] ***


GPGPU-Sim PTX: simulation mode -1094795586 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: setting debug level to 3
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
DICE Metadata Parser: Debugging level = 3, 1
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      1 # saves ptx files embedded in binary as <n>.ptx
-keep                                   1 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-dice_cgra_core_max_threads                 1536 # DICE cgra core max number of threads config, i.e.,
-dice_cgra_core_max_rf_banks                   32 # DICE cgra core max number of distinc RF banks, i.e.,
-dice_cgra_core_rf_cgra_wb_buffer_size                   32 # DICE cgra core RF CGRA writeback buffer size, i.e.,
-dice_cgra_core_rf_ldst_wb_buffer_size                   32 # DICE cgra core RF LDST unit writeback buffer size, i.e.,
-dice_cgra_core_num_ld_ports                    4 # DICE cgra core LDST unit number of load ports, i.e.,
-dice_cgra_core_num_ld_ports_queue_size                  256 # DICE cgra core LDST unit ld port queue size, i.e.,
-dice_cgra_core_num_st_ports_queue_size                  256 # DICE cgra core LDST unit st port queue size, i.e.,
-dice_cgra_core_num_st_ports                    4 # DICE cgra core LDST unit number of store ports, i.e.,
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-dice                                   1 # Choose if run on DICE mode
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          1 # Turn on traces
-trace_components    MEMORY_PARTITION_UNIT,MEMORY_SUBPARTITION_UNIT,INTERCONNECT,SCOREBOARD # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 1
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 1
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: performance model initialization complete.
DICE Sim uArch: create_cgra_core_ctx() cluster id=0
DICE Sim uArch: create_cgra_core_ctx() id=0
DICE Sim uArch: create_front_pipeline() id=0, kernel_block_size = 1536
DICE Sim uArch: create_dispatcher() id=0
DICE Sim uArch: create_execution_unit() id=0
[Jiayi Test]: start_sim_thread
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***
b6587d9e84d1d1a0d584d6750568c32e  /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Extracting PTX file and ptxas options    1: nn_cuda.1.sm_52.ptx -arch=sm_52
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
11.0
app_cuda_version: 11
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Running md5sum using "md5sum /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda "
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Extracting specific PTX file named nn_cuda.1.sm_52.ptx 
[Jiayi Test] CUDARTAPI __cudaRegisterFunction(
[Jiayi Test] cudaRegisterFunctionInternal(


GPGPU-Sim PTX: CUDA API function "void cudaRegisterFunctionInternal(void**, const char*, char*, const char*, int, uint3*, uint3*, dim3*, dim3*, gpgpu_context*)" has been called.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6euclidP7latLongPfiff : hostFun 0x0x404d04, fat_cubin_handle = 1
DICE PPTX: Parsing nn_cuda.1.sm_52.pptx
[Jiayi Test] init_parser
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:10 =>    (ptx_parser.cc:944) add_version_info
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:149) start_function
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:161) add_function_name _Z6euclidP7latLongPfiff (entrypoint)
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:299) set_variable_type space_spec=param_space_kernel scalar_type_spec=U64_TYPE
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:346) add_identifier "_Z6euclidP7latLongPfiff_param_0" (0)
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:543) add_function_arg "_Z6euclidP7latLongPfiff_param_0"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:299) set_variable_type space_spec=param_space_kernel scalar_type_spec=U64_TYPE
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:346) add_identifier "_Z6euclidP7latLongPfiff_param_1" (1)
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:543) add_function_arg "_Z6euclidP7latLongPfiff_param_1"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:299) set_variable_type space_spec=param_space_kernel scalar_type_spec=U32_TYPE
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:346) add_identifier "_Z6euclidP7latLongPfiff_param_2" (2)
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:543) add_function_arg "_Z6euclidP7latLongPfiff_param_2"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:299) set_variable_type space_spec=param_space_kernel scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:346) add_identifier "_Z6euclidP7latLongPfiff_param_3" (3)
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:543) add_function_arg "_Z6euclidP7latLongPfiff_param_3"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:299) set_variable_type space_spec=param_space_kernel scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:346) add_identifier "_Z6euclidP7latLongPfiff_param_4" (4)
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:543) add_function_arg "_Z6euclidP7latLongPfiff_param_4"
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:576) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:632) add_scalar_type_spec "PRED_TYPE"
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:299) set_variable_type space_spec=reg_space scalar_type_spec=PRED_TYPE
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:346) add_identifier "%p0" (5)
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:346) add_identifier "%p1" (6)
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:288) add_variables
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:576) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:299) set_variable_type space_spec=reg_space scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f0" (7)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f1" (8)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f2" (9)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f3" (10)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f4" (11)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f5" (12)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f6" (13)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f7" (14)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f8" (15)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:346) add_identifier "%f9" (16)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:288) add_variables
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:576) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:632) add_scalar_type_spec "B32_TYPE"
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:299) set_variable_type space_spec=reg_space scalar_type_spec=B32_TYPE
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r0" (17)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r1" (18)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r2" (19)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r3" (20)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r4" (21)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r5" (22)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r6" (23)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r7" (24)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:346) add_identifier "%r8" (25)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:288) add_variables
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:576) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:632) add_scalar_type_spec "B64_TYPE"
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:299) set_variable_type space_spec=reg_space scalar_type_spec=B64_TYPE
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd0" (26)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd1" (27)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd2" (28)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd3" (29)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd4" (30)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd5" (31)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd6" (32)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd7" (33)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:346) add_identifier "%rd8" (34)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:288) add_variables
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:647) add_label
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:275) add_instruction: $DICE_BB_0
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:647) add_label
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:275) add_instruction: $DICE_BB_1
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:576) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:766) add_builtin_operand
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:275) add_instruction: mov
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:766) add_builtin_operand
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:275) add_instruction: mov
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:766) add_builtin_operand
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:275) add_instruction: mov
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:632) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:275) add_instruction: mad
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:766) add_builtin_operand
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:275) add_instruction: mov
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:632) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:766) add_builtin_operand
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:275) add_instruction: mov
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:632) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:275) add_instruction: mad
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:632) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:275) add_instruction: setp
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:661) add_pred
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:275) add_instruction: bra
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:647) add_label
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:275) add_instruction: $DICE_BB_2
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:576) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:275) add_instruction: cvta
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:632) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:880) add_literal_int
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:275) add_instruction: mul
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:632) add_scalar_type_spec "S64_TYPE"
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:275) add_instruction: add
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:576) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:632) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:275) add_instruction: cvta
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:632) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:880) add_literal_int
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:275) add_instruction: mul
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:632) add_scalar_type_spec "S64_TYPE"
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:275) add_instruction: add
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:576) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:576) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:275) add_instruction: ld
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:647) add_label
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:275) add_instruction: $DICE_BB_3
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:275) add_instruction: sub
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:275) add_instruction: sub
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:275) add_instruction: mul
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:275) add_instruction: fma
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:674) add_option
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:275) add_instruction: sqrt
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:576) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:632) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:924) add_address_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:771) add_memory_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:895) add_scalar_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:275) add_instruction: st
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:647) add_label
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:275) add_instruction: $DICE_BB_4
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:275) add_instruction: ret
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:199) end_function
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:75) init_directive_state
GDICE PPTX: Setting dice blocks for '_Z6euclidP7latLongPfiff'...
DICE PPTX: Creating dice block $DICE_BB_0
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:30) ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:31) ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:32) ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];to current dice block.
DICE PPTX: Creating dice block $DICE_BB_1
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:36) mov.u32 %r3, %ctaid.y;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:37) mov.u32 %r4, %nctaid.x;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:38) mov.u32 %r5, %ctaid.x;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:39) mad.lo.s32 %r6, %r4, %r3, %r5;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:40) mov.u32 %r7, %ntid.x;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:41) mov.u32 %r8, %tid.x;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:42) mad.lo.s32 %r1, %r6, %r7, %r8;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:43) setp.ge.s32 %p1, %r1, %r2;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;to current dice block.
DICE PPTX: Creating dice block $DICE_BB_2
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:48) mul.wide.s32 %rd4, %r1, 4;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:49) add.s64 %rd5, %rd3, %rd4;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:50) cvta.to.global.u64 %rd6, %rd1;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:51) mul.wide.s32 %rd7, %r1, 8;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:52) add.s64 %rd8, %rd6, %rd7;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:53) ld.global.f32 %f3, [%rd8];to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:54) ld.global.f32 %f5, [%rd8+4];to current dice block.
DICE PPTX: Creating dice block $DICE_BB_3
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:58) sub.f32 %f6, %f2, %f5;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:59) mul.f32 %f7, %f6, %f6;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:60) fma.rn.f32 %f8, %f4, %f4, %f7;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:61) sqrt.rn.f32 %f9, %f8;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:62) st.global.f32 [%rd5], %f9;to current dice block.
DICE PPTX: Creating dice block $DICE_BB_4
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:65) ret;to current dice block.
DICE PPTX: Pushing inst:  PC=0x0000 (nn_cuda.1.sm_52.pptx:65) ret;to current dice block.
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidP7latLongPfiff'...   done.
Printing DICE blocks for function '_Z6euclidP7latLongPfiff':
DBB ID: 0	:
 PC=0x0000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
 PC=0x0008 (nn_cuda.1.sm_52.pptx:30) ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];
 PC=0x0010 (nn_cuda.1.sm_52.pptx:31) ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];
 PC=0x0018 (nn_cuda.1.sm_52.pptx:32) ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];

DBB ID: 1	:
 PC=0x0100 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
 PC=0x0108 (nn_cuda.1.sm_52.pptx:36) mov.u32 %r3, %ctaid.y;
 PC=0x0110 (nn_cuda.1.sm_52.pptx:37) mov.u32 %r4, %nctaid.x;
 PC=0x0118 (nn_cuda.1.sm_52.pptx:38) mov.u32 %r5, %ctaid.x;
 PC=0x0120 (nn_cuda.1.sm_52.pptx:39) mad.lo.s32 %r6, %r4, %r3, %r5;
 PC=0x0128 (nn_cuda.1.sm_52.pptx:40) mov.u32 %r7, %ntid.x;
 PC=0x0130 (nn_cuda.1.sm_52.pptx:41) mov.u32 %r8, %tid.x;
 PC=0x0138 (nn_cuda.1.sm_52.pptx:42) mad.lo.s32 %r1, %r6, %r7, %r8;
 PC=0x0140 (nn_cuda.1.sm_52.pptx:43) setp.ge.s32 %p1, %r1, %r2;
 PC=0x0148 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;

DBB ID: 2	:
 PC=0x0200 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
 PC=0x0208 (nn_cuda.1.sm_52.pptx:48) mul.wide.s32 %rd4, %r1, 4;
 PC=0x0210 (nn_cuda.1.sm_52.pptx:49) add.s64 %rd5, %rd3, %rd4;
 PC=0x0218 (nn_cuda.1.sm_52.pptx:50) cvta.to.global.u64 %rd6, %rd1;
 PC=0x0220 (nn_cuda.1.sm_52.pptx:51) mul.wide.s32 %rd7, %r1, 8;
 PC=0x0228 (nn_cuda.1.sm_52.pptx:52) add.s64 %rd8, %rd6, %rd7;
 PC=0x0230 (nn_cuda.1.sm_52.pptx:53) ld.global.f32 %f3, [%rd8];
 PC=0x0238 (nn_cuda.1.sm_52.pptx:54) ld.global.f32 %f5, [%rd8+4];

DBB ID: 3	:
 PC=0x0300 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
 PC=0x0308 (nn_cuda.1.sm_52.pptx:58) sub.f32 %f6, %f2, %f5;
 PC=0x0310 (nn_cuda.1.sm_52.pptx:59) mul.f32 %f7, %f6, %f6;
 PC=0x0318 (nn_cuda.1.sm_52.pptx:60) fma.rn.f32 %f8, %f4, %f4, %f7;
 PC=0x0320 (nn_cuda.1.sm_52.pptx:61) sqrt.rn.f32 %f9, %f8;
 PC=0x0328 (nn_cuda.1.sm_52.pptx:62) st.global.f32 [%rd5], %f9;

DBB ID: 4	:
 PC=0x0400 (nn_cuda.1.sm_52.pptx:65) ret;

 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:220) function _Z6euclidP7latLongPfiff, PC = 0

GPGPU-Sim PTX: finished parsing DICE .pptx file nn_cuda.1.sm_52.pptx
DICE PPTX: dump symbol table


Symbol table for "global_allfiles":
       _Z6euclidP7latLongPfiff : uid:2, decl:nn_cuda.1.sm_52.pptx:15, type:0x604000017fd0,  is_func_addr  0x61600100c580 

DICE PPTX: finished dumping symbol table


GPGPU-Sim PTX: CUDA API function "int cuda_runtime_api::load_static_globals(symbol_table*, unsigned int, unsigned int, gpgpu_t*)" has been called.
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).


GPGPU-Sim PTX: CUDA API function "int cuda_runtime_api::load_constants(symbol_table*, addr_t, gpgpu_t*)" has been called.
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from nn_cuda.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidP7latLongPfiff' : regs=10, lmem=0, smem=0, cmem=356
DICE METADATA: Loading Metadata from nn_cuda.1.sm_52.meta
DICE METADATA PARSER: FUNCTION_IDENTIFIER = _Z6euclidP7latLongPfiff
DICE Metadata Parser: Set Function Name


DICE METADATA PARSER: DBB_ID = 0
DICE Metadata Parser: Create New Meta 0






DICE Metadata Parser: add operand %rd1
uid:30, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: add operand %rd2
uid:31, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: add operand %r2
uid:22, decl:nn_cuda.1.sm_52.pptx:25, type:0x6040000181d0, DICE Metadata Parser: add operand %f1
uid:11, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: Set LD destination Registers
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 0


DICE METADATA PARSER: DBB_ID = 1
DICE Metadata Parser: Create New Meta 1






DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: add operand %r2
uid:22, decl:nn_cuda.1.sm_52.pptx:25, type:0x6040000181d0, DICE Metadata Parser: Set In Registers

DICE Metadata Parser: add operand %r1
uid:21, decl:nn_cuda.1.sm_52.pptx:25, type:0x6040000181d0, DICE Metadata Parser: add operand %p1
uid:9, decl:nn_cuda.1.sm_52.pptx:23, type:0x604000018150, DICE Metadata Parser: Set out Registers

DICE Metadata Parser: add operand %f2
uid:12, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: Set LD destination Registers


DICE Metadata Parser: add operand %p1
uid:9, decl:nn_cuda.1.sm_52.pptx:23, type:0x604000018150, DICE Metadata Parser: Set Branch Predication


DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 1


DICE METADATA PARSER: DBB_ID = 2
DICE Metadata Parser: Create New Meta 2






DICE Metadata Parser: add operand %rd2
uid:31, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: add operand %r1
uid:21, decl:nn_cuda.1.sm_52.pptx:25, type:0x6040000181d0, DICE Metadata Parser: add operand %rd1
uid:30, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: Set In Registers

DICE Metadata Parser: add operand %rd5
uid:34, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: Set out Registers

DICE Metadata Parser: add operand %f3
uid:13, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: add operand %f5
uid:15, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: Set LD destination Registers
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 2


DICE METADATA PARSER: DBB_ID = 3
DICE Metadata Parser: Create New Meta 3






DICE Metadata Parser: add operand %f1
uid:11, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: add operand %f2
uid:12, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: add operand %f3
uid:13, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: add operand %f5
uid:15, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000018190, DICE Metadata Parser: add operand %rd5
uid:34, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000018210, DICE Metadata Parser: Set In Registers

DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 3


DICE METADATA PARSER: DBB_ID = 4
DICE Metadata Parser: Create New Meta 4


DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 4

DICE METADATA PARSER: Finished current FUNCTION.
Linking DICE blocks to metadata of function'_Z6euclidP7latLongPfiff':
DICE METADATA Linking: $DICE_BB_0
DICE METADATA Linking: $DICE_BB_1
DICE METADATA Linking: $DICE_BB_2
DICE METADATA Linking: $DICE_BB_3
DICE METADATA Linking: $DICE_BB_4
DICE Metadata Assemble
DICE Metadata: Metadata assembly for function '_Z6euclidP7latLongPfiff'...   done.
Dumping DICE metadata for function '_Z6euclidP7latLongPfiff':
DICE Metadata:
Metadata ID: 0
PC: 0x480
Metadata Mem Index: 0
Size: 32
BITSTREAM_ADDR: $DICE_BB_0 : 0x000
BITSTREAM_LENGTH: 4
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 0
In Registers:None
Out Registers:None
Load Destination Registers:%rd1 %rd2 %r2 %f1 
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 1
PC: 0x4a0
Metadata Mem Index: 32
Size: 32
BITSTREAM_ADDR: $DICE_BB_1 : 0x100
BITSTREAM_LENGTH: 4
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 5
In Registers:%ctaid.y %nctaid.x %ctaid.x %ntid.x %tid.x %r2 
Out Registers:%r1 %p1 
Load Destination Registers:%f2 
Number of Store: 0
Branch: 1
Uni Branch: 0
Branch Prediction:%p1
Branch Target Metadata ID: 4, PC = 0x500
Reconvergence Metadata ID: 4, PC = 0x500
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 2
PC: 0x4c0
Metadata Mem Index: 64
Size: 32
BITSTREAM_ADDR: $DICE_BB_2 : 0x200
BITSTREAM_LENGTH: 6
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 3
In Registers:%rd2 %r1 %rd1 
Out Registers:%rd5 
Load Destination Registers:%f3 %f5 
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 3
PC: 0x4e0
Metadata Mem Index: 96
Size: 32
BITSTREAM_ADDR: $DICE_BB_3 : 0x300
BITSTREAM_LENGTH: 7
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 2
In Registers:%f1 %f2 %f3 %f5 %rd5 
Out Registers:None
Load Destination Registers:None
Number of Store: 1
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 4
PC: 0x500
Metadata Mem Index: 128
Size: 32
BITSTREAM_ADDR: $DICE_BB_4 : 0x400
BITSTREAM_LENGTH: 0
Unrolling Factor: 0
Unrolling Strategy: 0
Latency: 0
In Registers:None
Out Registers:None
Load Destination Registers:None
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 1
Is Entry: 0


DICE Metadata Parser: Commited Function
DICE METADATA: Finished Loading Metadata from nn_cuda.1.sm_52.meta
[Jiayi Test] __cudaRegisterFatBinaryEnd


GPGPU-Sim PTX: CUDA API function "void __cudaRegisterFatBinaryEnd(void**)" has been called.
[Jiayi Test] cudaGetDevicePropertiesInternal


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaGetDevicePropertiesInternal(cudaDeviceProp*, int, gpgpu_context*)" has been called.
[Jiayi Test]: start_sim_thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemGetInfo(size_t*, size_t*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMallocInternal(void**, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: allocating 2048 bytes on GPU starting at address 0xc0000000
GPGPU-Sim PTX: cudaMallocing 2048 bytes starting at 0xc0000000..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMallocInternal(void**, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: allocating 1024 bytes on GPU starting at address 0xc0000800
GPGPU-Sim PTX: cudaMallocing 1024 bytes starting at 0xc0000800..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemcpyInternal(void*, const void*, size_t, cudaMemcpyKind, gpgpu_context*)" has been called.
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0xc0000000
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: stream 0 performing memcpy host-to-device
GPGPU-Sim PTX: copying 2048 bytes from CPU[0x61d000006e80] to GPU[0xc0000000] ...  copying...
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000000, local_subpart=0, global_subpart=0, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000020, local_subpart=0, global_subpart=0, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000040, local_subpart=0, global_subpart=0, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000060, local_subpart=0, global_subpart=0, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000080, local_subpart=0, global_subpart=0, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00000a0, local_subpart=0, global_subpart=0, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00000c0, local_subpart=0, global_subpart=0, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00000e0, local_subpart=0, global_subpart=0, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000100, local_subpart=0, global_subpart=2, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000120, local_subpart=0, global_subpart=2, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000140, local_subpart=0, global_subpart=2, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000160, local_subpart=0, global_subpart=2, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000180, local_subpart=0, global_subpart=2, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00001a0, local_subpart=0, global_subpart=2, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00001c0, local_subpart=0, global_subpart=2, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00001e0, local_subpart=0, global_subpart=2, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000200, local_subpart=0, global_subpart=4, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000220, local_subpart=0, global_subpart=4, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000240, local_subpart=0, global_subpart=4, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000260, local_subpart=0, global_subpart=4, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000280, local_subpart=0, global_subpart=4, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00002a0, local_subpart=0, global_subpart=4, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00002c0, local_subpart=0, global_subpart=4, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00002e0, local_subpart=0, global_subpart=4, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000300, local_subpart=0, global_subpart=6, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000320, local_subpart=0, global_subpart=6, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000340, local_subpart=0, global_subpart=6, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000360, local_subpart=0, global_subpart=6, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000380, local_subpart=0, global_subpart=6, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00003a0, local_subpart=0, global_subpart=6, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00003c0, local_subpart=0, global_subpart=6, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00003e0, local_subpart=0, global_subpart=6, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000400, local_subpart=0, global_subpart=8, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000420, local_subpart=0, global_subpart=8, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000440, local_subpart=0, global_subpart=8, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000460, local_subpart=0, global_subpart=8, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000480, local_subpart=0, global_subpart=8, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c00004a0, local_subpart=0, global_subpart=8, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c00004c0, local_subpart=0, global_subpart=8, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c00004e0, local_subpart=0, global_subpart=8, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000500, local_subpart=0, global_subpart=10, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000520, local_subpart=0, global_subpart=10, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000540, local_subpart=0, global_subpart=10, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000560, local_subpart=0, global_subpart=10, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000580, local_subpart=0, global_subpart=10, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c00005a0, local_subpart=0, global_subpart=10, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c00005c0, local_subpart=0, global_subpart=10, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c00005e0, local_subpart=0, global_subpart=10, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000600, local_subpart=1, global_subpart=1, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000620, local_subpart=1, global_subpart=1, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000640, local_subpart=1, global_subpart=1, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000660, local_subpart=1, global_subpart=1, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c0000680, local_subpart=1, global_subpart=1, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00006a0, local_subpart=1, global_subpart=1, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00006c0, local_subpart=1, global_subpart=1, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  0 - Copy Engine Request Received For Address=c00006e0, local_subpart=1, global_subpart=1, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000700, local_subpart=1, global_subpart=3, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000720, local_subpart=1, global_subpart=3, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000740, local_subpart=1, global_subpart=3, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000760, local_subpart=1, global_subpart=3, sector_mask=1000 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c0000780, local_subpart=1, global_subpart=3, sector_mask=0001 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00007a0, local_subpart=1, global_subpart=3, sector_mask=0010 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00007c0, local_subpart=1, global_subpart=3, sector_mask=0100 
GPGPU-Sim Cycle 0: MEMORY_PARTITION_UNIT -  1 - Copy Engine Request Received For Address=c00007e0, local_subpart=1, global_subpart=3, sector_mask=1000 
 done.
GPGPU-Sim: ** STOP simulation thread (no work) **
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***


GPGPU-Sim PTX: CUDA API function "unsigned int __cudaPushCallConfiguration(dim3, dim3, size_t, CUstream_st*)" has been called.
[Jiayi Test] cudaConfigureCallInternal(


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaConfigureCallInternal(dim3, dim3, size_t, cudaStream_t, gpgpu_context*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t __cudaPopCallConfiguration(dim3*, dim3*, size_t*, void*)" has been called.
[Jiayi Test] cudaLaunchKernel(2762)
[Jiayi Test] cuLaunchKernelInternal1957()


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaLaunchKernelInternal(const char*, dim3, dim3, const void**, size_t, cudaStream_t, gpgpu_context*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd6703dd0..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd6703e10..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd6703c90..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd6703cd0..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd6703d10..
[Jiayi Test] cudaLaunchInternal


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaLaunchInternal(const char*, gpgpu_context*)" has been called.

GPGPU-Sim PTX: cudaLaunch for 0x0x404d04 (mode=performance simulation) on stream 0


GPGPU-Sim PTX: CUDA API function "kernel_info_t* cuda_runtime_api::gpgpu_cuda_ptx_sim_init_grid(const char*, gpgpu_ptx_sim_arg_list_t, dim3, dim3, CUctx_st*)" has been called.
GPGPU-Sim PTX: finding reconvergence points for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding dominators for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6euclidP7latLongPfiff'...
Printing basic blocks for function '_Z6euclidP7latLongPfiff':
bb_00	:                 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
bb_00	:  PC=0x0000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
bb_00	:  PC=0x0008 (nn_cuda.1.sm_52.pptx:30) ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];
bb_00	:  PC=0x0010 (nn_cuda.1.sm_52.pptx:31) ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];
bb_00	:  PC=0x0018 (nn_cuda.1.sm_52.pptx:32) ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];

bb_01	:                 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
bb_01	:  PC=0x0100 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
bb_01	:  PC=0x0108 (nn_cuda.1.sm_52.pptx:36) mov.u32 %r3, %ctaid.y;
bb_01	:  PC=0x0110 (nn_cuda.1.sm_52.pptx:37) mov.u32 %r4, %nctaid.x;
bb_01	:  PC=0x0118 (nn_cuda.1.sm_52.pptx:38) mov.u32 %r5, %ctaid.x;
bb_01	:  PC=0x0120 (nn_cuda.1.sm_52.pptx:39) mad.lo.s32 %r6, %r4, %r3, %r5;
bb_01	:  PC=0x0128 (nn_cuda.1.sm_52.pptx:40) mov.u32 %r7, %ntid.x;
bb_01	:  PC=0x0130 (nn_cuda.1.sm_52.pptx:41) mov.u32 %r8, %tid.x;
bb_01	:  PC=0x0138 (nn_cuda.1.sm_52.pptx:42) mad.lo.s32 %r1, %r6, %r7, %r8;
bb_01	:  PC=0x0140 (nn_cuda.1.sm_52.pptx:43) setp.ge.s32 %p1, %r1, %r2;
bb_01	:  PC=0x0148 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;

bb_02	:                 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
bb_02	:  PC=0x0200 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
bb_02	:  PC=0x0208 (nn_cuda.1.sm_52.pptx:48) mul.wide.s32 %rd4, %r1, 4;
bb_02	:  PC=0x0210 (nn_cuda.1.sm_52.pptx:49) add.s64 %rd5, %rd3, %rd4;
bb_02	:  PC=0x0218 (nn_cuda.1.sm_52.pptx:50) cvta.to.global.u64 %rd6, %rd1;
bb_02	:  PC=0x0220 (nn_cuda.1.sm_52.pptx:51) mul.wide.s32 %rd7, %r1, 8;
bb_02	:  PC=0x0228 (nn_cuda.1.sm_52.pptx:52) add.s64 %rd8, %rd6, %rd7;
bb_02	:  PC=0x0230 (nn_cuda.1.sm_52.pptx:53) ld.global.f32 %f3, [%rd8];
bb_02	:  PC=0x0238 (nn_cuda.1.sm_52.pptx:54) ld.global.f32 %f5, [%rd8+4];

bb_03	:                 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
bb_03	:  PC=0x0300 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
bb_03	:  PC=0x0308 (nn_cuda.1.sm_52.pptx:58) sub.f32 %f6, %f2, %f5;
bb_03	:  PC=0x0310 (nn_cuda.1.sm_52.pptx:59) mul.f32 %f7, %f6, %f6;
bb_03	:  PC=0x0318 (nn_cuda.1.sm_52.pptx:60) fma.rn.f32 %f8, %f4, %f4, %f7;
bb_03	:  PC=0x0320 (nn_cuda.1.sm_52.pptx:61) sqrt.rn.f32 %f9, %f8;
bb_03	:  PC=0x0328 (nn_cuda.1.sm_52.pptx:62) st.global.f32 [%rd5], %f9;

bb_04	:                 (nn_cuda.1.sm_52.pptx:65) ret;
bb_04	:  PC=0x0400 (nn_cuda.1.sm_52.pptx:65) ret;

Summary of basic blocks for '_Z6euclidP7latLongPfiff':
bb_00	: first: ld	 last: ld	
bb_01	: first: ld	 last: bra	
bb_02	: first: cvta	 last: ld	
bb_03	: first: sub	 last: st	
bb_04	: first: ret	 last: ret	
bb_05	: first: NULL	 last: NULL	

Printing basic blocks links for function '_Z6euclidP7latLongPfiff':
ID: 0	:Successors: 1
ID: 1	:Predecessors: 0	Successors: 2 4
ID: 2	:Predecessors: 1	Successors: 3
ID: 3	:Predecessors: 2	Successors: 4
ID: 4	:Predecessors: 1 3	Successors: 5
ID: 5	:Predecessors: 4	
Basic Block in DOT
digraph _Z6euclidP7latLongPfiff {
	0 -> 1; 
	1 -> 2; 1 -> 4; 
	2 -> 3; 
	3 -> 4; 
	4 -> 5; 
	
}
Printing dominators for function '_Z6euclidP7latLongPfiff':
ID: 0	: 0
ID: 1	: 0 1
ID: 2	: 0 1 2
ID: 3	: 0 1 2 3
ID: 4	: 0 1 4
ID: 5	: 0 1 4 5
GPGPU-Sim PTX: Finding postdominators for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6euclidP7latLongPfiff'...
Printing postdominators for function '_Z6euclidP7latLongPfiff':
ID: 0	: 0 1 4 5
ID: 1	: 1 4 5
ID: 2	: 2 3 4 5
ID: 3	: 3 4 5
ID: 4	: 4 5
ID: 5	: 5
Printing immediate postdominators for function '_Z6euclidP7latLongPfiff':
ID: 0	:1
ID: 1	:4
ID: 2	:3
ID: 3	:4
ID: 4	:5
ID: 5	:-1
GPGPU-Sim PTX: pre-decoding instructions for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: reconvergence points for _Z6euclidP7latLongPfiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0148 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0400 (nn_cuda.1.sm_52.pptx:65) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6euclidP7latLongPfiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6euclidP7latLongPfiff'.
GPGPU-Sim PTX: pushing kernel '_Z6euclidP7latLongPfiff' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim API: stream 0 performing kernel 1: '_Z6euclidP7latLongPfiff' transfer to GPU hardware scheduler
DICE-Sim uArch: CGRA_core 0 bind to kernel 1 '_Z6euclidP7latLongPfiff'
DICE Sim uArch: issue_block2core id=0
  <CTA alloc> : sm_idx=0 sid=0 max_cta_per_sm=6
DICE Sim uArch: core id: 0, cta: 0, start_tid:   0, end_tid: 256,initialized @(1,0), m_kernel_block_size=256
DICE Sim uArch [FETCH_META_START]: Cycle 1, Block=0, pc=0x0480
GPGPU-Sim Cycle 129: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=f0000480, status=2
GPGPU-Sim Cycle 130: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=f00004a0, status=2
GPGPU-Sim Cycle 131: MEMORY_PARTITION_UNIT -  4 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 131: MEMORY_PARTITION_UNIT -  4 - Issue mem_fetch request 0x619000020380 from sub partition 0 to dram
GPGPU-Sim Cycle 131: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=f00004c0, status=2
GPGPU-Sim Cycle 132: MEMORY_PARTITION_UNIT -  4 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 132: MEMORY_PARTITION_UNIT -  4 - Issue mem_fetch request 0x619000020880 from sub partition 0 to dram
GPGPU-Sim Cycle 132: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=f00004e0, status=2
GPGPU-Sim Cycle 133: MEMORY_PARTITION_UNIT -  4 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 133: MEMORY_PARTITION_UNIT -  4 - Issue mem_fetch request 0x619000020d80 from sub partition 0 to dram
GPGPU-Sim Cycle 134: MEMORY_PARTITION_UNIT -  4 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 134: MEMORY_PARTITION_UNIT -  4 - Issue mem_fetch request 0x619000021280 from sub partition 0 to dram
GPGPU-Sim Cycle 251: MEMORY_PARTITION_UNIT -  4 - mem_fetch request 0x619000020380 return from dram to sub partition 0
GPGPU-Sim Cycle 253: MEMORY_PARTITION_UNIT -  4 - mem_fetch request 0x619000020880 return from dram to sub partition 0
GPGPU-Sim Cycle 255: MEMORY_PARTITION_UNIT -  4 - mem_fetch request 0x619000020d80 return from dram to sub partition 0
GPGPU-Sim Cycle 257: MEMORY_PARTITION_UNIT -  4 - mem_fetch request 0x619000021280 return from dram to sub partition 0
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf0000480
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf00004a0
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf00004c0
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf00004e0
DICE Sim uArch [FETCH_META_END]: Cycle 266, Block=0, pc=0xf0000480
DICE Sim uArch [DECODE]: cycle 267, decode metadata pc=0x0480
DICE Sim uArch [FETCH_BITS_START]: Cycle 267, Block=0, pc=0x0000
GPGPU-Sim Cycle 395: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=f0000000, status=2
GPGPU-Sim Cycle 396: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=f0000020, status=2
GPGPU-Sim Cycle 397: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 397: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000021c80 from sub partition 0 to dram
GPGPU-Sim Cycle 397: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=f0000040, status=2
GPGPU-Sim Cycle 398: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 398: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000022180 from sub partition 0 to dram
GPGPU-Sim Cycle 398: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=f0000060, status=2
GPGPU-Sim Cycle 399: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 399: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000022680 from sub partition 0 to dram
GPGPU-Sim Cycle 400: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 400: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000022b80 from sub partition 0 to dram
GPGPU-Sim Cycle 516: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000021c80 return from dram to sub partition 0
GPGPU-Sim Cycle 519: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000022180 return from dram to sub partition 0
GPGPU-Sim Cycle 521: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000022680 return from dram to sub partition 0
GPGPU-Sim Cycle 523: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000022b80 return from dram to sub partition 0
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000000
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000020
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000040
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000060
DICE Sim uArch [FETCH_BITS_END]: Cycle 532, Block=0, pc=0xf0000000
DICE Sim uArch [DISPATCH_START]: Cycle 533, Block=0
DICE Sim uArch [FETCH_META_START]: Cycle 533, Block=1, pc=0x04a0
DICE Sim uArch [FETCH_META_END]: Cycle 533, Block=1, pc=0x04a0
DICE Sim uArch [DECODE]: cycle 534, decode metadata pc=0x04a0
DICE Sim uArch [FETCH_BITS_START]: Cycle 534, Block=1, pc=0x0100
DICE Sim uArch [DISPATCHER]: cycle 535, operands ready of thread 0 for dice block id = 0
GPGPU-Sim Cycle 535: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 23
GPGPU-Sim Cycle 535: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 24
GPGPU-Sim Cycle 535: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 15
GPGPU-Sim Cycle 535: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 4
DICE-Sim Functional: cycle 536, cgra_core 0 executed thread 0 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 255
DICE-Sim uArch:  push_ld_request, port = 1, credit = 255
DICE-Sim uArch:  push_ld_request, port = 2, credit = 255
DICE-Sim uArch:  push_ld_request, port = 3, credit = 255
DICE Sim uArch: [LDST_UNIT]: cycle 536, constant access from tid 0, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 536, operands ready of thread 1 for dice block id = 0
GPGPU-Sim Cycle 536: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 23
GPGPU-Sim Cycle 536: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 24
GPGPU-Sim Cycle 536: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 15
GPGPU-Sim Cycle 536: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 4
DICE-Sim Functional: cycle 537, cgra_core 0 executed thread 1 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 255
DICE-Sim uArch:  push_ld_request, port = 1, credit = 254
DICE-Sim uArch:  push_ld_request, port = 2, credit = 254
DICE-Sim uArch:  push_ld_request, port = 3, credit = 254
DICE Sim uArch: [LDST_UNIT]: cycle 537, constant access from tid 0, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 537, operands ready of thread 2 for dice block id = 0
GPGPU-Sim Cycle 537: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 23
GPGPU-Sim Cycle 537: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 24
GPGPU-Sim Cycle 537: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 15
GPGPU-Sim Cycle 537: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 4
DICE-Sim Functional: cycle 538, cgra_core 0 executed thread 2 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 254
DICE-Sim uArch:  push_ld_request, port = 1, credit = 254
DICE-Sim uArch:  push_ld_request, port = 2, credit = 253
DICE-Sim uArch:  push_ld_request, port = 3, credit = 253
DICE Sim uArch: [LDST_UNIT]: cycle 538, constant access from tid 0, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 538, operands ready of thread 3 for dice block id = 0
GPGPU-Sim Cycle 538: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 23
GPGPU-Sim Cycle 538: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 24
GPGPU-Sim Cycle 538: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 15
GPGPU-Sim Cycle 538: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 4
DICE-Sim Functional: cycle 539, cgra_core 0 executed thread 3 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 253
DICE-Sim uArch:  push_ld_request, port = 1, credit = 253
DICE-Sim uArch:  push_ld_request, port = 2, credit = 253
DICE-Sim uArch:  push_ld_request, port = 3, credit = 252
DICE Sim uArch: [LDST_UNIT]: cycle 539, constant access from tid 0, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 539, operands ready of thread 4 for dice block id = 0
GPGPU-Sim Cycle 539: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 23
GPGPU-Sim Cycle 539: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 24
GPGPU-Sim Cycle 539: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 15
GPGPU-Sim Cycle 539: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 4
DICE-Sim Functional: cycle 540, cgra_core 0 executed thread 4 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 252
DICE-Sim uArch:  push_ld_request, port = 1, credit = 252
DICE-Sim uArch:  push_ld_request, port = 2, credit = 252
DICE-Sim uArch:  push_ld_request, port = 3, credit = 252
DICE Sim uArch: [LDST_UNIT]: cycle 540, constant access from tid 1, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 540, operands ready of thread 5 for dice block id = 0
GPGPU-Sim Cycle 540: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 23
GPGPU-Sim Cycle 540: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 24
GPGPU-Sim Cycle 540: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 15
GPGPU-Sim Cycle 540: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 4
DICE-Sim Functional: cycle 541, cgra_core 0 executed thread 5 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 252
DICE-Sim uArch:  push_ld_request, port = 1, credit = 251
DICE-Sim uArch:  push_ld_request, port = 2, credit = 251
DICE-Sim uArch:  push_ld_request, port = 3, credit = 251
DICE Sim uArch: [LDST_UNIT]: cycle 541, constant access from tid 1, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 541, operands ready of thread 6 for dice block id = 0
GPGPU-Sim Cycle 541: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 23
GPGPU-Sim Cycle 541: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 24
GPGPU-Sim Cycle 541: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 15
GPGPU-Sim Cycle 541: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 4
DICE-Sim Functional: cycle 542, cgra_core 0 executed thread 6 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 251
DICE-Sim uArch:  push_ld_request, port = 1, credit = 251
DICE-Sim uArch:  push_ld_request, port = 2, credit = 250
DICE-Sim uArch:  push_ld_request, port = 3, credit = 250
DICE Sim uArch: [LDST_UNIT]: cycle 542, constant access from tid 1, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 542, operands ready of thread 7 for dice block id = 0
GPGPU-Sim Cycle 542: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 23
GPGPU-Sim Cycle 542: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 24
GPGPU-Sim Cycle 542: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 15
GPGPU-Sim Cycle 542: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 4
DICE-Sim Functional: cycle 543, cgra_core 0 executed thread 7 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 250
DICE-Sim uArch:  push_ld_request, port = 1, credit = 250
DICE-Sim uArch:  push_ld_request, port = 2, credit = 250
DICE-Sim uArch:  push_ld_request, port = 3, credit = 249
DICE Sim uArch: [LDST_UNIT]: cycle 543, constant access from tid 1, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 543, operands ready of thread 8 for dice block id = 0
GPGPU-Sim Cycle 543: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 23
GPGPU-Sim Cycle 543: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 24
GPGPU-Sim Cycle 543: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 15
GPGPU-Sim Cycle 543: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 4
DICE-Sim Functional: cycle 544, cgra_core 0 executed thread 8 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 249
DICE-Sim uArch:  push_ld_request, port = 1, credit = 249
DICE-Sim uArch:  push_ld_request, port = 2, credit = 249
DICE-Sim uArch:  push_ld_request, port = 3, credit = 249
DICE Sim uArch: [LDST_UNIT]: cycle 544, constant access from tid 2, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 544, operands ready of thread 9 for dice block id = 0
GPGPU-Sim Cycle 544: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 23
GPGPU-Sim Cycle 544: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 24
GPGPU-Sim Cycle 544: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 15
GPGPU-Sim Cycle 544: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 4
DICE-Sim Functional: cycle 545, cgra_core 0 executed thread 9 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 249
DICE-Sim uArch:  push_ld_request, port = 1, credit = 248
DICE-Sim uArch:  push_ld_request, port = 2, credit = 248
DICE-Sim uArch:  push_ld_request, port = 3, credit = 248
DICE Sim uArch: [LDST_UNIT]: cycle 545, constant access from tid 2, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 545, operands ready of thread 10 for dice block id = 0
GPGPU-Sim Cycle 545: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 23
GPGPU-Sim Cycle 545: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 24
GPGPU-Sim Cycle 545: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 15
GPGPU-Sim Cycle 545: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 4
DICE-Sim Functional: cycle 546, cgra_core 0 executed thread 10 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 248
DICE-Sim uArch:  push_ld_request, port = 1, credit = 248
DICE-Sim uArch:  push_ld_request, port = 2, credit = 247
DICE-Sim uArch:  push_ld_request, port = 3, credit = 247
DICE Sim uArch: [LDST_UNIT]: cycle 546, constant access from tid 2, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 546, operands ready of thread 11 for dice block id = 0
GPGPU-Sim Cycle 546: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 23
GPGPU-Sim Cycle 546: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 24
GPGPU-Sim Cycle 546: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 15
GPGPU-Sim Cycle 546: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 4
DICE-Sim Functional: cycle 547, cgra_core 0 executed thread 11 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 247
DICE-Sim uArch:  push_ld_request, port = 1, credit = 247
DICE-Sim uArch:  push_ld_request, port = 2, credit = 247
DICE-Sim uArch:  push_ld_request, port = 3, credit = 246
DICE Sim uArch: [LDST_UNIT]: cycle 547, constant access from tid 2, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 547, operands ready of thread 12 for dice block id = 0
GPGPU-Sim Cycle 547: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 23
GPGPU-Sim Cycle 547: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 24
GPGPU-Sim Cycle 547: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 15
GPGPU-Sim Cycle 547: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 4
DICE-Sim Functional: cycle 548, cgra_core 0 executed thread 12 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 246
DICE-Sim uArch:  push_ld_request, port = 1, credit = 246
DICE-Sim uArch:  push_ld_request, port = 2, credit = 246
DICE-Sim uArch:  push_ld_request, port = 3, credit = 246
DICE Sim uArch: [LDST_UNIT]: cycle 548, constant access from tid 3, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 548, operands ready of thread 13 for dice block id = 0
GPGPU-Sim Cycle 548: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 23
GPGPU-Sim Cycle 548: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 24
GPGPU-Sim Cycle 548: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 15
GPGPU-Sim Cycle 548: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 4
DICE-Sim Functional: cycle 549, cgra_core 0 executed thread 13 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 246
DICE-Sim uArch:  push_ld_request, port = 1, credit = 245
DICE-Sim uArch:  push_ld_request, port = 2, credit = 245
DICE-Sim uArch:  push_ld_request, port = 3, credit = 245
DICE Sim uArch: [LDST_UNIT]: cycle 549, constant access from tid 3, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 549, operands ready of thread 14 for dice block id = 0
GPGPU-Sim Cycle 549: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 23
GPGPU-Sim Cycle 549: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 24
GPGPU-Sim Cycle 549: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 15
GPGPU-Sim Cycle 549: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 4
DICE-Sim Functional: cycle 550, cgra_core 0 executed thread 14 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 245
DICE-Sim uArch:  push_ld_request, port = 1, credit = 245
DICE-Sim uArch:  push_ld_request, port = 2, credit = 244
DICE-Sim uArch:  push_ld_request, port = 3, credit = 244
DICE Sim uArch: [LDST_UNIT]: cycle 550, constant access from tid 3, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 550, operands ready of thread 15 for dice block id = 0
GPGPU-Sim Cycle 550: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 23
GPGPU-Sim Cycle 550: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 24
GPGPU-Sim Cycle 550: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 15
GPGPU-Sim Cycle 550: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 4
DICE-Sim Functional: cycle 551, cgra_core 0 executed thread 15 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 244
DICE-Sim uArch:  push_ld_request, port = 1, credit = 244
DICE-Sim uArch:  push_ld_request, port = 2, credit = 244
DICE-Sim uArch:  push_ld_request, port = 3, credit = 243
DICE Sim uArch: [LDST_UNIT]: cycle 551, constant access from tid 3, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 551, operands ready of thread 16 for dice block id = 0
GPGPU-Sim Cycle 551: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 23
GPGPU-Sim Cycle 551: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 24
GPGPU-Sim Cycle 551: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 15
GPGPU-Sim Cycle 551: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 4
DICE-Sim Functional: cycle 552, cgra_core 0 executed thread 16 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 243
DICE-Sim uArch:  push_ld_request, port = 1, credit = 243
DICE-Sim uArch:  push_ld_request, port = 2, credit = 243
DICE-Sim uArch:  push_ld_request, port = 3, credit = 243
DICE Sim uArch: [LDST_UNIT]: cycle 552, constant access from tid 4, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 552, operands ready of thread 17 for dice block id = 0
GPGPU-Sim Cycle 552: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 23
GPGPU-Sim Cycle 552: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 24
GPGPU-Sim Cycle 552: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 15
GPGPU-Sim Cycle 552: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 4
DICE-Sim Functional: cycle 553, cgra_core 0 executed thread 17 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 243
DICE-Sim uArch:  push_ld_request, port = 1, credit = 242
DICE-Sim uArch:  push_ld_request, port = 2, credit = 242
DICE-Sim uArch:  push_ld_request, port = 3, credit = 242
DICE Sim uArch: [LDST_UNIT]: cycle 553, constant access from tid 4, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 553, operands ready of thread 18 for dice block id = 0
GPGPU-Sim Cycle 553: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 23
GPGPU-Sim Cycle 553: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 24
GPGPU-Sim Cycle 553: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 15
GPGPU-Sim Cycle 553: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 4
DICE-Sim Functional: cycle 554, cgra_core 0 executed thread 18 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 242
DICE-Sim uArch:  push_ld_request, port = 1, credit = 242
DICE-Sim uArch:  push_ld_request, port = 2, credit = 241
DICE-Sim uArch:  push_ld_request, port = 3, credit = 241
DICE Sim uArch: [LDST_UNIT]: cycle 554, constant access from tid 4, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 554, operands ready of thread 19 for dice block id = 0
GPGPU-Sim Cycle 554: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 23
GPGPU-Sim Cycle 554: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 24
GPGPU-Sim Cycle 554: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 15
GPGPU-Sim Cycle 554: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 4
DICE-Sim Functional: cycle 555, cgra_core 0 executed thread 19 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 241
DICE-Sim uArch:  push_ld_request, port = 1, credit = 241
DICE-Sim uArch:  push_ld_request, port = 2, credit = 241
DICE-Sim uArch:  push_ld_request, port = 3, credit = 240
DICE Sim uArch: [LDST_UNIT]: cycle 555, constant access from tid 4, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 555, operands ready of thread 20 for dice block id = 0
GPGPU-Sim Cycle 555: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 23
GPGPU-Sim Cycle 555: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 24
GPGPU-Sim Cycle 555: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 15
GPGPU-Sim Cycle 555: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 4
DICE-Sim Functional: cycle 556, cgra_core 0 executed thread 20 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 240
DICE-Sim uArch:  push_ld_request, port = 1, credit = 240
DICE-Sim uArch:  push_ld_request, port = 2, credit = 240
DICE-Sim uArch:  push_ld_request, port = 3, credit = 240
DICE Sim uArch: [LDST_UNIT]: cycle 556, constant access from tid 5, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 556, operands ready of thread 21 for dice block id = 0
GPGPU-Sim Cycle 556: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 23
GPGPU-Sim Cycle 556: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 24
GPGPU-Sim Cycle 556: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 15
GPGPU-Sim Cycle 556: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 4
DICE-Sim Functional: cycle 557, cgra_core 0 executed thread 21 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 240
DICE-Sim uArch:  push_ld_request, port = 1, credit = 239
DICE-Sim uArch:  push_ld_request, port = 2, credit = 239
DICE-Sim uArch:  push_ld_request, port = 3, credit = 239
DICE Sim uArch: [LDST_UNIT]: cycle 557, constant access from tid 5, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 557, operands ready of thread 22 for dice block id = 0
GPGPU-Sim Cycle 557: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 23
GPGPU-Sim Cycle 557: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 24
GPGPU-Sim Cycle 557: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 15
GPGPU-Sim Cycle 557: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 4
DICE-Sim Functional: cycle 558, cgra_core 0 executed thread 22 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 239
DICE-Sim uArch:  push_ld_request, port = 1, credit = 239
DICE-Sim uArch:  push_ld_request, port = 2, credit = 238
DICE-Sim uArch:  push_ld_request, port = 3, credit = 238
DICE Sim uArch: [LDST_UNIT]: cycle 558, constant access from tid 5, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 558, operands ready of thread 23 for dice block id = 0
GPGPU-Sim Cycle 558: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 23
GPGPU-Sim Cycle 558: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 24
GPGPU-Sim Cycle 558: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 15
GPGPU-Sim Cycle 558: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 4
DICE-Sim Functional: cycle 559, cgra_core 0 executed thread 23 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 238
DICE-Sim uArch:  push_ld_request, port = 1, credit = 238
DICE-Sim uArch:  push_ld_request, port = 2, credit = 238
DICE-Sim uArch:  push_ld_request, port = 3, credit = 237
DICE Sim uArch: [LDST_UNIT]: cycle 559, constant access from tid 5, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 559, operands ready of thread 24 for dice block id = 0
GPGPU-Sim Cycle 559: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 23
GPGPU-Sim Cycle 559: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 24
GPGPU-Sim Cycle 559: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 15
GPGPU-Sim Cycle 559: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 4
DICE-Sim Functional: cycle 560, cgra_core 0 executed thread 24 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 237
DICE-Sim uArch:  push_ld_request, port = 1, credit = 237
DICE-Sim uArch:  push_ld_request, port = 2, credit = 237
DICE-Sim uArch:  push_ld_request, port = 3, credit = 237
DICE Sim uArch: [LDST_UNIT]: cycle 560, constant access from tid 6, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 560, operands ready of thread 25 for dice block id = 0
GPGPU-Sim Cycle 560: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 23
GPGPU-Sim Cycle 560: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 24
GPGPU-Sim Cycle 560: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 15
GPGPU-Sim Cycle 560: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 4
DICE-Sim Functional: cycle 561, cgra_core 0 executed thread 25 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 237
DICE-Sim uArch:  push_ld_request, port = 1, credit = 236
DICE-Sim uArch:  push_ld_request, port = 2, credit = 236
DICE-Sim uArch:  push_ld_request, port = 3, credit = 236
DICE Sim uArch: [LDST_UNIT]: cycle 561, constant access from tid 6, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 561, operands ready of thread 26 for dice block id = 0
GPGPU-Sim Cycle 561: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 23
GPGPU-Sim Cycle 561: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 24
GPGPU-Sim Cycle 561: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 15
GPGPU-Sim Cycle 561: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 4
DICE-Sim Functional: cycle 562, cgra_core 0 executed thread 26 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 236
DICE-Sim uArch:  push_ld_request, port = 1, credit = 236
DICE-Sim uArch:  push_ld_request, port = 2, credit = 235
DICE-Sim uArch:  push_ld_request, port = 3, credit = 235
DICE Sim uArch: [LDST_UNIT]: cycle 562, constant access from tid 6, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 562, operands ready of thread 27 for dice block id = 0
GPGPU-Sim Cycle 562: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 23
GPGPU-Sim Cycle 562: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 24
GPGPU-Sim Cycle 562: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 15
GPGPU-Sim Cycle 562: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 4
DICE-Sim Functional: cycle 563, cgra_core 0 executed thread 27 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 235
DICE-Sim uArch:  push_ld_request, port = 1, credit = 235
DICE-Sim uArch:  push_ld_request, port = 2, credit = 235
DICE-Sim uArch:  push_ld_request, port = 3, credit = 234
DICE Sim uArch: [LDST_UNIT]: cycle 563, constant access from tid 6, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 563, operands ready of thread 28 for dice block id = 0
GPGPU-Sim Cycle 563: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 23
GPGPU-Sim Cycle 563: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 24
GPGPU-Sim Cycle 563: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 15
GPGPU-Sim Cycle 563: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 4
DICE-Sim Functional: cycle 564, cgra_core 0 executed thread 28 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 234
DICE-Sim uArch:  push_ld_request, port = 1, credit = 234
DICE-Sim uArch:  push_ld_request, port = 2, credit = 234
DICE-Sim uArch:  push_ld_request, port = 3, credit = 234
DICE Sim uArch: [LDST_UNIT]: cycle 564, constant access from tid 7, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 564, operands ready of thread 29 for dice block id = 0
GPGPU-Sim Cycle 564: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 23
GPGPU-Sim Cycle 564: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 24
GPGPU-Sim Cycle 564: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 15
GPGPU-Sim Cycle 564: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 4
DICE-Sim Functional: cycle 565, cgra_core 0 executed thread 29 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 234
DICE-Sim uArch:  push_ld_request, port = 1, credit = 233
DICE-Sim uArch:  push_ld_request, port = 2, credit = 233
DICE-Sim uArch:  push_ld_request, port = 3, credit = 233
DICE Sim uArch: [LDST_UNIT]: cycle 565, constant access from tid 7, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 565, operands ready of thread 30 for dice block id = 0
GPGPU-Sim Cycle 565: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 23
GPGPU-Sim Cycle 565: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 24
GPGPU-Sim Cycle 565: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 15
GPGPU-Sim Cycle 565: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 4
DICE-Sim Functional: cycle 566, cgra_core 0 executed thread 30 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 233
DICE-Sim uArch:  push_ld_request, port = 1, credit = 233
DICE-Sim uArch:  push_ld_request, port = 2, credit = 232
DICE-Sim uArch:  push_ld_request, port = 3, credit = 232
DICE Sim uArch: [LDST_UNIT]: cycle 566, constant access from tid 7, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 566, operands ready of thread 31 for dice block id = 0
GPGPU-Sim Cycle 566: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 23
GPGPU-Sim Cycle 566: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 24
GPGPU-Sim Cycle 566: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 15
GPGPU-Sim Cycle 566: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 4
DICE-Sim Functional: cycle 567, cgra_core 0 executed thread 31 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 232
DICE-Sim uArch:  push_ld_request, port = 1, credit = 232
DICE-Sim uArch:  push_ld_request, port = 2, credit = 232
DICE-Sim uArch:  push_ld_request, port = 3, credit = 231
DICE Sim uArch: [LDST_UNIT]: cycle 567, constant access from tid 7, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 567, operands ready of thread 32 for dice block id = 0
GPGPU-Sim Cycle 567: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 23
GPGPU-Sim Cycle 567: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 24
GPGPU-Sim Cycle 567: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 15
GPGPU-Sim Cycle 567: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 4
DICE-Sim Functional: cycle 568, cgra_core 0 executed thread 32 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 231
DICE-Sim uArch:  push_ld_request, port = 1, credit = 231
DICE-Sim uArch:  push_ld_request, port = 2, credit = 231
DICE-Sim uArch:  push_ld_request, port = 3, credit = 231
DICE Sim uArch: [LDST_UNIT]: cycle 568, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 568, operands ready of thread 33 for dice block id = 0
GPGPU-Sim Cycle 568: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 23
GPGPU-Sim Cycle 568: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 24
GPGPU-Sim Cycle 568: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 15
GPGPU-Sim Cycle 568: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 4
DICE-Sim Functional: cycle 569, cgra_core 0 executed thread 33 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 230
DICE-Sim uArch:  push_ld_request, port = 1, credit = 230
DICE-Sim uArch:  push_ld_request, port = 2, credit = 230
DICE-Sim uArch:  push_ld_request, port = 3, credit = 230
DICE Sim uArch: [LDST_UNIT]: cycle 569, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 569, operands ready of thread 34 for dice block id = 0
GPGPU-Sim Cycle 569: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 23
GPGPU-Sim Cycle 569: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 24
GPGPU-Sim Cycle 569: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 15
GPGPU-Sim Cycle 569: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 4
DICE-Sim Functional: cycle 570, cgra_core 0 executed thread 34 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 229
DICE-Sim uArch:  push_ld_request, port = 1, credit = 229
DICE-Sim uArch:  push_ld_request, port = 2, credit = 229
DICE-Sim uArch:  push_ld_request, port = 3, credit = 229
DICE Sim uArch: [LDST_UNIT]: cycle 570, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 570, operands ready of thread 35 for dice block id = 0
GPGPU-Sim Cycle 570: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 23
GPGPU-Sim Cycle 570: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 24
GPGPU-Sim Cycle 570: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 15
GPGPU-Sim Cycle 570: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 4
DICE-Sim Functional: cycle 571, cgra_core 0 executed thread 35 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 228
DICE-Sim uArch:  push_ld_request, port = 1, credit = 228
DICE-Sim uArch:  push_ld_request, port = 2, credit = 228
DICE-Sim uArch:  push_ld_request, port = 3, credit = 228
DICE Sim uArch: [LDST_UNIT]: cycle 571, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 571, operands ready of thread 36 for dice block id = 0
GPGPU-Sim Cycle 571: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 23
GPGPU-Sim Cycle 571: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 24
GPGPU-Sim Cycle 571: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 15
GPGPU-Sim Cycle 571: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 4
DICE-Sim Functional: cycle 572, cgra_core 0 executed thread 36 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 227
DICE-Sim uArch:  push_ld_request, port = 1, credit = 227
DICE-Sim uArch:  push_ld_request, port = 2, credit = 227
DICE-Sim uArch:  push_ld_request, port = 3, credit = 227
DICE Sim uArch: [LDST_UNIT]: cycle 572, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 572, operands ready of thread 37 for dice block id = 0
GPGPU-Sim Cycle 572: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 23
GPGPU-Sim Cycle 572: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 24
GPGPU-Sim Cycle 572: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 15
GPGPU-Sim Cycle 572: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 4
DICE-Sim Functional: cycle 573, cgra_core 0 executed thread 37 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 226
DICE-Sim uArch:  push_ld_request, port = 1, credit = 226
DICE-Sim uArch:  push_ld_request, port = 2, credit = 226
DICE-Sim uArch:  push_ld_request, port = 3, credit = 226
DICE Sim uArch: [LDST_UNIT]: cycle 573, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 573, operands ready of thread 38 for dice block id = 0
GPGPU-Sim Cycle 573: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 23
GPGPU-Sim Cycle 573: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 24
GPGPU-Sim Cycle 573: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 15
GPGPU-Sim Cycle 573: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 4
DICE-Sim Functional: cycle 574, cgra_core 0 executed thread 38 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 225
DICE-Sim uArch:  push_ld_request, port = 1, credit = 225
DICE-Sim uArch:  push_ld_request, port = 2, credit = 225
DICE-Sim uArch:  push_ld_request, port = 3, credit = 225
DICE Sim uArch: [LDST_UNIT]: cycle 574, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 574, operands ready of thread 39 for dice block id = 0
GPGPU-Sim Cycle 574: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 23
GPGPU-Sim Cycle 574: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 24
GPGPU-Sim Cycle 574: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 15
GPGPU-Sim Cycle 574: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 4
DICE-Sim Functional: cycle 575, cgra_core 0 executed thread 39 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 224
DICE-Sim uArch:  push_ld_request, port = 1, credit = 224
DICE-Sim uArch:  push_ld_request, port = 2, credit = 224
DICE-Sim uArch:  push_ld_request, port = 3, credit = 224
DICE Sim uArch: [LDST_UNIT]: cycle 575, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 575, operands ready of thread 40 for dice block id = 0
GPGPU-Sim Cycle 575: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 23
GPGPU-Sim Cycle 575: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 24
GPGPU-Sim Cycle 575: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 15
GPGPU-Sim Cycle 575: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 4
DICE-Sim Functional: cycle 576, cgra_core 0 executed thread 40 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 223
DICE-Sim uArch:  push_ld_request, port = 1, credit = 223
DICE-Sim uArch:  push_ld_request, port = 2, credit = 223
DICE-Sim uArch:  push_ld_request, port = 3, credit = 223
DICE Sim uArch: [LDST_UNIT]: cycle 576, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 576, operands ready of thread 41 for dice block id = 0
GPGPU-Sim Cycle 576: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 23
GPGPU-Sim Cycle 576: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 24
GPGPU-Sim Cycle 576: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 15
GPGPU-Sim Cycle 576: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 4
DICE-Sim Functional: cycle 577, cgra_core 0 executed thread 41 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 222
DICE-Sim uArch:  push_ld_request, port = 1, credit = 222
DICE-Sim uArch:  push_ld_request, port = 2, credit = 222
DICE-Sim uArch:  push_ld_request, port = 3, credit = 222
DICE Sim uArch: [LDST_UNIT]: cycle 577, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 577, operands ready of thread 42 for dice block id = 0
GPGPU-Sim Cycle 577: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 23
GPGPU-Sim Cycle 577: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 24
GPGPU-Sim Cycle 577: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 15
GPGPU-Sim Cycle 577: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 4
DICE-Sim Functional: cycle 578, cgra_core 0 executed thread 42 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 221
DICE-Sim uArch:  push_ld_request, port = 1, credit = 221
DICE-Sim uArch:  push_ld_request, port = 2, credit = 221
DICE-Sim uArch:  push_ld_request, port = 3, credit = 221
DICE Sim uArch: [LDST_UNIT]: cycle 578, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 578, operands ready of thread 43 for dice block id = 0
GPGPU-Sim Cycle 578: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 23
GPGPU-Sim Cycle 578: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 24
GPGPU-Sim Cycle 578: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 15
GPGPU-Sim Cycle 578: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 4
DICE-Sim Functional: cycle 579, cgra_core 0 executed thread 43 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 220
DICE-Sim uArch:  push_ld_request, port = 1, credit = 220
DICE-Sim uArch:  push_ld_request, port = 2, credit = 220
DICE-Sim uArch:  push_ld_request, port = 3, credit = 220
DICE Sim uArch: [LDST_UNIT]: cycle 579, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 579, operands ready of thread 44 for dice block id = 0
GPGPU-Sim Cycle 579: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 23
GPGPU-Sim Cycle 579: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 24
GPGPU-Sim Cycle 579: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 15
GPGPU-Sim Cycle 579: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 4
DICE-Sim Functional: cycle 580, cgra_core 0 executed thread 44 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 219
DICE-Sim uArch:  push_ld_request, port = 1, credit = 219
DICE-Sim uArch:  push_ld_request, port = 2, credit = 219
DICE-Sim uArch:  push_ld_request, port = 3, credit = 219
DICE Sim uArch: [LDST_UNIT]: cycle 580, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 580, operands ready of thread 45 for dice block id = 0
GPGPU-Sim Cycle 580: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 23
GPGPU-Sim Cycle 580: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 24
GPGPU-Sim Cycle 580: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 15
GPGPU-Sim Cycle 580: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 4
DICE-Sim Functional: cycle 581, cgra_core 0 executed thread 45 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 218
DICE-Sim uArch:  push_ld_request, port = 1, credit = 218
DICE-Sim uArch:  push_ld_request, port = 2, credit = 218
DICE-Sim uArch:  push_ld_request, port = 3, credit = 218
DICE Sim uArch: [LDST_UNIT]: cycle 581, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 581, operands ready of thread 46 for dice block id = 0
GPGPU-Sim Cycle 581: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 23
GPGPU-Sim Cycle 581: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 24
GPGPU-Sim Cycle 581: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 15
GPGPU-Sim Cycle 581: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 4
DICE-Sim Functional: cycle 582, cgra_core 0 executed thread 46 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 217
DICE-Sim uArch:  push_ld_request, port = 1, credit = 217
DICE-Sim uArch:  push_ld_request, port = 2, credit = 217
DICE-Sim uArch:  push_ld_request, port = 3, credit = 217
DICE Sim uArch: [LDST_UNIT]: cycle 582, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 582, operands ready of thread 47 for dice block id = 0
GPGPU-Sim Cycle 582: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 23
GPGPU-Sim Cycle 582: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 24
GPGPU-Sim Cycle 582: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 15
GPGPU-Sim Cycle 582: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 4
DICE-Sim Functional: cycle 583, cgra_core 0 executed thread 47 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 216
DICE-Sim uArch:  push_ld_request, port = 1, credit = 216
DICE-Sim uArch:  push_ld_request, port = 2, credit = 216
DICE-Sim uArch:  push_ld_request, port = 3, credit = 216
DICE Sim uArch: [LDST_UNIT]: cycle 583, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 583, operands ready of thread 48 for dice block id = 0
GPGPU-Sim Cycle 583: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 23
GPGPU-Sim Cycle 583: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 24
GPGPU-Sim Cycle 583: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 15
GPGPU-Sim Cycle 583: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 4
DICE-Sim Functional: cycle 584, cgra_core 0 executed thread 48 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 215
DICE-Sim uArch:  push_ld_request, port = 1, credit = 215
DICE-Sim uArch:  push_ld_request, port = 2, credit = 215
DICE-Sim uArch:  push_ld_request, port = 3, credit = 215
DICE Sim uArch: [LDST_UNIT]: cycle 584, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 584, operands ready of thread 49 for dice block id = 0
GPGPU-Sim Cycle 584: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 23
GPGPU-Sim Cycle 584: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 24
GPGPU-Sim Cycle 584: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 15
GPGPU-Sim Cycle 584: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 4
DICE-Sim Functional: cycle 585, cgra_core 0 executed thread 49 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 214
DICE-Sim uArch:  push_ld_request, port = 1, credit = 214
DICE-Sim uArch:  push_ld_request, port = 2, credit = 214
DICE-Sim uArch:  push_ld_request, port = 3, credit = 214
DICE Sim uArch: [LDST_UNIT]: cycle 585, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 585, operands ready of thread 50 for dice block id = 0
GPGPU-Sim Cycle 585: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 23
GPGPU-Sim Cycle 585: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 24
GPGPU-Sim Cycle 585: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 15
GPGPU-Sim Cycle 585: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 4
DICE-Sim Functional: cycle 586, cgra_core 0 executed thread 50 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 213
DICE-Sim uArch:  push_ld_request, port = 1, credit = 213
DICE-Sim uArch:  push_ld_request, port = 2, credit = 213
DICE-Sim uArch:  push_ld_request, port = 3, credit = 213
DICE Sim uArch: [LDST_UNIT]: cycle 586, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 586, operands ready of thread 51 for dice block id = 0
GPGPU-Sim Cycle 586: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 23
GPGPU-Sim Cycle 586: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 24
GPGPU-Sim Cycle 586: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 15
GPGPU-Sim Cycle 586: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 4
DICE-Sim Functional: cycle 587, cgra_core 0 executed thread 51 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 212
DICE-Sim uArch:  push_ld_request, port = 1, credit = 212
DICE-Sim uArch:  push_ld_request, port = 2, credit = 212
DICE-Sim uArch:  push_ld_request, port = 3, credit = 212
DICE Sim uArch: [LDST_UNIT]: cycle 587, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 587, operands ready of thread 52 for dice block id = 0
GPGPU-Sim Cycle 587: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 23
GPGPU-Sim Cycle 587: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 24
GPGPU-Sim Cycle 587: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 15
GPGPU-Sim Cycle 587: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 4
DICE-Sim Functional: cycle 588, cgra_core 0 executed thread 52 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 211
DICE-Sim uArch:  push_ld_request, port = 1, credit = 211
DICE-Sim uArch:  push_ld_request, port = 2, credit = 211
DICE-Sim uArch:  push_ld_request, port = 3, credit = 211
DICE Sim uArch: [LDST_UNIT]: cycle 588, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 588, operands ready of thread 53 for dice block id = 0
GPGPU-Sim Cycle 588: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 23
GPGPU-Sim Cycle 588: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 24
GPGPU-Sim Cycle 588: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 15
GPGPU-Sim Cycle 588: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 4
DICE-Sim Functional: cycle 589, cgra_core 0 executed thread 53 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 210
DICE-Sim uArch:  push_ld_request, port = 1, credit = 210
DICE-Sim uArch:  push_ld_request, port = 2, credit = 210
DICE-Sim uArch:  push_ld_request, port = 3, credit = 210
DICE Sim uArch: [LDST_UNIT]: cycle 589, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 589, operands ready of thread 54 for dice block id = 0
GPGPU-Sim Cycle 589: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 23
GPGPU-Sim Cycle 589: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 24
GPGPU-Sim Cycle 589: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 15
GPGPU-Sim Cycle 589: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 4
DICE-Sim Functional: cycle 590, cgra_core 0 executed thread 54 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 209
DICE-Sim uArch:  push_ld_request, port = 1, credit = 209
DICE-Sim uArch:  push_ld_request, port = 2, credit = 209
DICE-Sim uArch:  push_ld_request, port = 3, credit = 209
DICE Sim uArch: [LDST_UNIT]: cycle 590, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 590, operands ready of thread 55 for dice block id = 0
GPGPU-Sim Cycle 590: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 23
GPGPU-Sim Cycle 590: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 24
GPGPU-Sim Cycle 590: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 15
GPGPU-Sim Cycle 590: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 4
DICE-Sim Functional: cycle 591, cgra_core 0 executed thread 55 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 208
DICE-Sim uArch:  push_ld_request, port = 1, credit = 208
DICE-Sim uArch:  push_ld_request, port = 2, credit = 208
DICE-Sim uArch:  push_ld_request, port = 3, credit = 208
DICE Sim uArch: [LDST_UNIT]: cycle 591, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 591, operands ready of thread 56 for dice block id = 0
GPGPU-Sim Cycle 591: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 23
GPGPU-Sim Cycle 591: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 24
GPGPU-Sim Cycle 591: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 15
GPGPU-Sim Cycle 591: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 4
DICE-Sim Functional: cycle 592, cgra_core 0 executed thread 56 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 207
DICE-Sim uArch:  push_ld_request, port = 1, credit = 207
DICE-Sim uArch:  push_ld_request, port = 2, credit = 207
DICE-Sim uArch:  push_ld_request, port = 3, credit = 207
DICE Sim uArch: [LDST_UNIT]: cycle 592, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 592, operands ready of thread 57 for dice block id = 0
GPGPU-Sim Cycle 592: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 23
GPGPU-Sim Cycle 592: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 24
GPGPU-Sim Cycle 592: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 15
GPGPU-Sim Cycle 592: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 4
DICE-Sim Functional: cycle 593, cgra_core 0 executed thread 57 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 206
DICE-Sim uArch:  push_ld_request, port = 1, credit = 206
DICE-Sim uArch:  push_ld_request, port = 2, credit = 206
DICE-Sim uArch:  push_ld_request, port = 3, credit = 206
DICE Sim uArch: [LDST_UNIT]: cycle 593, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 593, operands ready of thread 58 for dice block id = 0
GPGPU-Sim Cycle 593: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 23
GPGPU-Sim Cycle 593: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 24
GPGPU-Sim Cycle 593: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 15
GPGPU-Sim Cycle 593: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 4
DICE-Sim Functional: cycle 594, cgra_core 0 executed thread 58 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 205
DICE-Sim uArch:  push_ld_request, port = 1, credit = 205
DICE-Sim uArch:  push_ld_request, port = 2, credit = 205
DICE-Sim uArch:  push_ld_request, port = 3, credit = 205
DICE Sim uArch: [LDST_UNIT]: cycle 594, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 594, operands ready of thread 59 for dice block id = 0
GPGPU-Sim Cycle 594: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 23
GPGPU-Sim Cycle 594: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 24
GPGPU-Sim Cycle 594: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 15
GPGPU-Sim Cycle 594: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 4
DICE-Sim Functional: cycle 595, cgra_core 0 executed thread 59 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 204
DICE-Sim uArch:  push_ld_request, port = 1, credit = 204
DICE-Sim uArch:  push_ld_request, port = 2, credit = 204
DICE-Sim uArch:  push_ld_request, port = 3, credit = 204
DICE Sim uArch: [LDST_UNIT]: cycle 595, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 595, operands ready of thread 60 for dice block id = 0
GPGPU-Sim Cycle 595: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 23
GPGPU-Sim Cycle 595: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 24
GPGPU-Sim Cycle 595: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 15
GPGPU-Sim Cycle 595: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 4
DICE-Sim Functional: cycle 596, cgra_core 0 executed thread 60 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 203
DICE-Sim uArch:  push_ld_request, port = 1, credit = 203
DICE-Sim uArch:  push_ld_request, port = 2, credit = 203
DICE-Sim uArch:  push_ld_request, port = 3, credit = 203
DICE Sim uArch: [LDST_UNIT]: cycle 596, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 596, operands ready of thread 61 for dice block id = 0
GPGPU-Sim Cycle 596: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 23
GPGPU-Sim Cycle 596: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 24
GPGPU-Sim Cycle 596: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 15
GPGPU-Sim Cycle 596: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 4
DICE-Sim Functional: cycle 597, cgra_core 0 executed thread 61 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 202
DICE-Sim uArch:  push_ld_request, port = 1, credit = 202
DICE-Sim uArch:  push_ld_request, port = 2, credit = 202
DICE-Sim uArch:  push_ld_request, port = 3, credit = 202
DICE Sim uArch: [LDST_UNIT]: cycle 597, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 597, operands ready of thread 62 for dice block id = 0
GPGPU-Sim Cycle 597: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 23
GPGPU-Sim Cycle 597: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 24
GPGPU-Sim Cycle 597: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 15
GPGPU-Sim Cycle 597: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 4
DICE-Sim Functional: cycle 598, cgra_core 0 executed thread 62 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 201
DICE-Sim uArch:  push_ld_request, port = 1, credit = 201
DICE-Sim uArch:  push_ld_request, port = 2, credit = 201
DICE-Sim uArch:  push_ld_request, port = 3, credit = 201
DICE Sim uArch: [LDST_UNIT]: cycle 598, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 598, operands ready of thread 63 for dice block id = 0
GPGPU-Sim Cycle 598: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 23
GPGPU-Sim Cycle 598: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 24
GPGPU-Sim Cycle 598: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 15
GPGPU-Sim Cycle 598: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 4
DICE-Sim Functional: cycle 599, cgra_core 0 executed thread 63 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 200
DICE-Sim uArch:  push_ld_request, port = 1, credit = 200
DICE-Sim uArch:  push_ld_request, port = 2, credit = 200
DICE-Sim uArch:  push_ld_request, port = 3, credit = 200
DICE Sim uArch: [LDST_UNIT]: cycle 599, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 599, operands ready of thread 64 for dice block id = 0
GPGPU-Sim Cycle 599: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 23
GPGPU-Sim Cycle 599: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 24
GPGPU-Sim Cycle 599: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 15
GPGPU-Sim Cycle 599: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 4
DICE-Sim Functional: cycle 600, cgra_core 0 executed thread 64 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 199
DICE-Sim uArch:  push_ld_request, port = 1, credit = 199
DICE-Sim uArch:  push_ld_request, port = 2, credit = 199
DICE-Sim uArch:  push_ld_request, port = 3, credit = 199
DICE Sim uArch: [LDST_UNIT]: cycle 600, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 600, operands ready of thread 65 for dice block id = 0
GPGPU-Sim Cycle 600: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 23
GPGPU-Sim Cycle 600: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 24
GPGPU-Sim Cycle 600: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 15
GPGPU-Sim Cycle 600: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 4
DICE-Sim Functional: cycle 601, cgra_core 0 executed thread 65 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 198
DICE-Sim uArch:  push_ld_request, port = 1, credit = 198
DICE-Sim uArch:  push_ld_request, port = 2, credit = 198
DICE-Sim uArch:  push_ld_request, port = 3, credit = 198
DICE Sim uArch: [LDST_UNIT]: cycle 601, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 601, operands ready of thread 66 for dice block id = 0
GPGPU-Sim Cycle 601: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 23
GPGPU-Sim Cycle 601: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 24
GPGPU-Sim Cycle 601: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 15
GPGPU-Sim Cycle 601: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 4
DICE-Sim Functional: cycle 602, cgra_core 0 executed thread 66 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 197
DICE-Sim uArch:  push_ld_request, port = 1, credit = 197
DICE-Sim uArch:  push_ld_request, port = 2, credit = 197
DICE-Sim uArch:  push_ld_request, port = 3, credit = 197
DICE Sim uArch: [LDST_UNIT]: cycle 602, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 602, operands ready of thread 67 for dice block id = 0
GPGPU-Sim Cycle 602: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 23
GPGPU-Sim Cycle 602: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 24
GPGPU-Sim Cycle 602: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 15
GPGPU-Sim Cycle 602: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 4
DICE-Sim Functional: cycle 603, cgra_core 0 executed thread 67 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 196
DICE-Sim uArch:  push_ld_request, port = 1, credit = 196
DICE-Sim uArch:  push_ld_request, port = 2, credit = 196
DICE-Sim uArch:  push_ld_request, port = 3, credit = 196
DICE Sim uArch: [LDST_UNIT]: cycle 603, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 603, operands ready of thread 68 for dice block id = 0
GPGPU-Sim Cycle 603: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 23
GPGPU-Sim Cycle 603: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 24
GPGPU-Sim Cycle 603: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 15
GPGPU-Sim Cycle 603: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 4
DICE-Sim Functional: cycle 604, cgra_core 0 executed thread 68 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 195
DICE-Sim uArch:  push_ld_request, port = 1, credit = 195
DICE-Sim uArch:  push_ld_request, port = 2, credit = 195
DICE-Sim uArch:  push_ld_request, port = 3, credit = 195
DICE Sim uArch: [LDST_UNIT]: cycle 604, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 604, operands ready of thread 69 for dice block id = 0
GPGPU-Sim Cycle 604: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 23
GPGPU-Sim Cycle 604: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 24
GPGPU-Sim Cycle 604: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 15
GPGPU-Sim Cycle 604: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 4
DICE-Sim Functional: cycle 605, cgra_core 0 executed thread 69 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 194
DICE-Sim uArch:  push_ld_request, port = 1, credit = 194
DICE-Sim uArch:  push_ld_request, port = 2, credit = 194
DICE-Sim uArch:  push_ld_request, port = 3, credit = 194
DICE Sim uArch: [LDST_UNIT]: cycle 605, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 605, operands ready of thread 70 for dice block id = 0
GPGPU-Sim Cycle 605: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 23
GPGPU-Sim Cycle 605: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 24
GPGPU-Sim Cycle 605: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 15
GPGPU-Sim Cycle 605: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 4
DICE-Sim Functional: cycle 606, cgra_core 0 executed thread 70 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 193
DICE-Sim uArch:  push_ld_request, port = 1, credit = 193
DICE-Sim uArch:  push_ld_request, port = 2, credit = 193
DICE-Sim uArch:  push_ld_request, port = 3, credit = 193
DICE Sim uArch: [LDST_UNIT]: cycle 606, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 606, operands ready of thread 71 for dice block id = 0
GPGPU-Sim Cycle 606: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 23
GPGPU-Sim Cycle 606: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 24
GPGPU-Sim Cycle 606: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 15
GPGPU-Sim Cycle 606: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 4
DICE-Sim Functional: cycle 607, cgra_core 0 executed thread 71 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 192
DICE-Sim uArch:  push_ld_request, port = 1, credit = 192
DICE-Sim uArch:  push_ld_request, port = 2, credit = 192
DICE-Sim uArch:  push_ld_request, port = 3, credit = 192
DICE Sim uArch: [LDST_UNIT]: cycle 607, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 607, operands ready of thread 72 for dice block id = 0
GPGPU-Sim Cycle 607: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 23
GPGPU-Sim Cycle 607: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 24
GPGPU-Sim Cycle 607: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 15
GPGPU-Sim Cycle 607: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 4
DICE-Sim Functional: cycle 608, cgra_core 0 executed thread 72 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 191
DICE-Sim uArch:  push_ld_request, port = 1, credit = 191
DICE-Sim uArch:  push_ld_request, port = 2, credit = 191
DICE-Sim uArch:  push_ld_request, port = 3, credit = 191
DICE Sim uArch: [LDST_UNIT]: cycle 608, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 608, operands ready of thread 73 for dice block id = 0
GPGPU-Sim Cycle 608: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 23
GPGPU-Sim Cycle 608: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 24
GPGPU-Sim Cycle 608: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 15
GPGPU-Sim Cycle 608: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 4
DICE-Sim Functional: cycle 609, cgra_core 0 executed thread 73 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 190
DICE-Sim uArch:  push_ld_request, port = 1, credit = 190
DICE-Sim uArch:  push_ld_request, port = 2, credit = 190
DICE-Sim uArch:  push_ld_request, port = 3, credit = 190
DICE Sim uArch: [LDST_UNIT]: cycle 609, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 609, operands ready of thread 74 for dice block id = 0
GPGPU-Sim Cycle 609: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 23
GPGPU-Sim Cycle 609: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 24
GPGPU-Sim Cycle 609: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 15
GPGPU-Sim Cycle 609: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 4
DICE-Sim Functional: cycle 610, cgra_core 0 executed thread 74 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 189
DICE-Sim uArch:  push_ld_request, port = 1, credit = 189
DICE-Sim uArch:  push_ld_request, port = 2, credit = 189
DICE-Sim uArch:  push_ld_request, port = 3, credit = 189
DICE Sim uArch: [LDST_UNIT]: cycle 610, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 610, operands ready of thread 75 for dice block id = 0
GPGPU-Sim Cycle 610: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 23
GPGPU-Sim Cycle 610: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 24
GPGPU-Sim Cycle 610: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 15
GPGPU-Sim Cycle 610: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 4
DICE-Sim Functional: cycle 611, cgra_core 0 executed thread 75 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 188
DICE-Sim uArch:  push_ld_request, port = 1, credit = 188
DICE-Sim uArch:  push_ld_request, port = 2, credit = 188
DICE-Sim uArch:  push_ld_request, port = 3, credit = 188
DICE Sim uArch: [LDST_UNIT]: cycle 611, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 611, operands ready of thread 76 for dice block id = 0
GPGPU-Sim Cycle 611: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 23
GPGPU-Sim Cycle 611: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 24
GPGPU-Sim Cycle 611: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 15
GPGPU-Sim Cycle 611: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 4
DICE-Sim Functional: cycle 612, cgra_core 0 executed thread 76 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 187
DICE-Sim uArch:  push_ld_request, port = 1, credit = 187
DICE-Sim uArch:  push_ld_request, port = 2, credit = 187
DICE-Sim uArch:  push_ld_request, port = 3, credit = 187
DICE Sim uArch: [LDST_UNIT]: cycle 612, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 612, operands ready of thread 77 for dice block id = 0
GPGPU-Sim Cycle 612: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 23
GPGPU-Sim Cycle 612: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 24
GPGPU-Sim Cycle 612: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 15
GPGPU-Sim Cycle 612: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 4
DICE-Sim Functional: cycle 613, cgra_core 0 executed thread 77 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 186
DICE-Sim uArch:  push_ld_request, port = 1, credit = 186
DICE-Sim uArch:  push_ld_request, port = 2, credit = 186
DICE-Sim uArch:  push_ld_request, port = 3, credit = 186
DICE Sim uArch: [LDST_UNIT]: cycle 613, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 613, operands ready of thread 78 for dice block id = 0
GPGPU-Sim Cycle 613: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 23
GPGPU-Sim Cycle 613: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 24
GPGPU-Sim Cycle 613: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 15
GPGPU-Sim Cycle 613: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 4
DICE-Sim Functional: cycle 614, cgra_core 0 executed thread 78 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 185
DICE-Sim uArch:  push_ld_request, port = 1, credit = 185
DICE-Sim uArch:  push_ld_request, port = 2, credit = 185
DICE-Sim uArch:  push_ld_request, port = 3, credit = 185
DICE Sim uArch: [LDST_UNIT]: cycle 614, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 614, operands ready of thread 79 for dice block id = 0
GPGPU-Sim Cycle 614: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 23
GPGPU-Sim Cycle 614: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 24
GPGPU-Sim Cycle 614: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 15
GPGPU-Sim Cycle 614: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 4
DICE-Sim Functional: cycle 615, cgra_core 0 executed thread 79 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 184
DICE-Sim uArch:  push_ld_request, port = 1, credit = 184
DICE-Sim uArch:  push_ld_request, port = 2, credit = 184
DICE-Sim uArch:  push_ld_request, port = 3, credit = 184
DICE Sim uArch: [LDST_UNIT]: cycle 615, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 615, operands ready of thread 80 for dice block id = 0
GPGPU-Sim Cycle 615: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 23
GPGPU-Sim Cycle 615: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 24
GPGPU-Sim Cycle 615: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 15
GPGPU-Sim Cycle 615: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 4
DICE-Sim Functional: cycle 616, cgra_core 0 executed thread 80 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 183
DICE-Sim uArch:  push_ld_request, port = 1, credit = 183
DICE-Sim uArch:  push_ld_request, port = 2, credit = 183
DICE-Sim uArch:  push_ld_request, port = 3, credit = 183
DICE Sim uArch: [LDST_UNIT]: cycle 616, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 616, operands ready of thread 81 for dice block id = 0
GPGPU-Sim Cycle 616: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 23
GPGPU-Sim Cycle 616: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 24
GPGPU-Sim Cycle 616: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 15
GPGPU-Sim Cycle 616: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 4
DICE-Sim Functional: cycle 617, cgra_core 0 executed thread 81 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 182
DICE-Sim uArch:  push_ld_request, port = 1, credit = 182
DICE-Sim uArch:  push_ld_request, port = 2, credit = 182
DICE-Sim uArch:  push_ld_request, port = 3, credit = 182
DICE Sim uArch: [LDST_UNIT]: cycle 617, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 617, operands ready of thread 82 for dice block id = 0
GPGPU-Sim Cycle 617: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 23
GPGPU-Sim Cycle 617: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 24
GPGPU-Sim Cycle 617: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 15
GPGPU-Sim Cycle 617: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 4
DICE-Sim Functional: cycle 618, cgra_core 0 executed thread 82 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 181
DICE-Sim uArch:  push_ld_request, port = 1, credit = 181
DICE-Sim uArch:  push_ld_request, port = 2, credit = 181
DICE-Sim uArch:  push_ld_request, port = 3, credit = 181
DICE Sim uArch: [LDST_UNIT]: cycle 618, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 618, operands ready of thread 83 for dice block id = 0
GPGPU-Sim Cycle 618: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 23
GPGPU-Sim Cycle 618: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 24
GPGPU-Sim Cycle 618: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 15
GPGPU-Sim Cycle 618: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 4
DICE-Sim Functional: cycle 619, cgra_core 0 executed thread 83 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 180
DICE-Sim uArch:  push_ld_request, port = 1, credit = 180
DICE-Sim uArch:  push_ld_request, port = 2, credit = 180
DICE-Sim uArch:  push_ld_request, port = 3, credit = 180
DICE Sim uArch: [LDST_UNIT]: cycle 619, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 619, operands ready of thread 84 for dice block id = 0
GPGPU-Sim Cycle 619: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 23
GPGPU-Sim Cycle 619: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 24
GPGPU-Sim Cycle 619: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 15
GPGPU-Sim Cycle 619: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 4
DICE-Sim Functional: cycle 620, cgra_core 0 executed thread 84 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 179
DICE-Sim uArch:  push_ld_request, port = 1, credit = 179
DICE-Sim uArch:  push_ld_request, port = 2, credit = 179
DICE-Sim uArch:  push_ld_request, port = 3, credit = 179
DICE Sim uArch: [LDST_UNIT]: cycle 620, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 620, operands ready of thread 85 for dice block id = 0
GPGPU-Sim Cycle 620: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 23
GPGPU-Sim Cycle 620: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 24
GPGPU-Sim Cycle 620: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 15
GPGPU-Sim Cycle 620: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 4
DICE-Sim Functional: cycle 621, cgra_core 0 executed thread 85 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 178
DICE-Sim uArch:  push_ld_request, port = 1, credit = 178
DICE-Sim uArch:  push_ld_request, port = 2, credit = 178
DICE-Sim uArch:  push_ld_request, port = 3, credit = 178
DICE Sim uArch: [LDST_UNIT]: cycle 621, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 621, operands ready of thread 86 for dice block id = 0
GPGPU-Sim Cycle 621: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 23
GPGPU-Sim Cycle 621: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 24
GPGPU-Sim Cycle 621: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 15
GPGPU-Sim Cycle 621: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 4
DICE-Sim Functional: cycle 622, cgra_core 0 executed thread 86 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 177
DICE-Sim uArch:  push_ld_request, port = 1, credit = 177
DICE-Sim uArch:  push_ld_request, port = 2, credit = 177
DICE-Sim uArch:  push_ld_request, port = 3, credit = 177
DICE Sim uArch: [LDST_UNIT]: cycle 622, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 622, operands ready of thread 87 for dice block id = 0
GPGPU-Sim Cycle 622: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 23
GPGPU-Sim Cycle 622: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 24
GPGPU-Sim Cycle 622: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 15
GPGPU-Sim Cycle 622: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 4
DICE-Sim Functional: cycle 623, cgra_core 0 executed thread 87 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 176
DICE-Sim uArch:  push_ld_request, port = 1, credit = 176
DICE-Sim uArch:  push_ld_request, port = 2, credit = 176
DICE-Sim uArch:  push_ld_request, port = 3, credit = 176
DICE Sim uArch: [LDST_UNIT]: cycle 623, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 623, operands ready of thread 88 for dice block id = 0
GPGPU-Sim Cycle 623: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 23
GPGPU-Sim Cycle 623: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 24
GPGPU-Sim Cycle 623: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 15
GPGPU-Sim Cycle 623: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 4
DICE-Sim Functional: cycle 624, cgra_core 0 executed thread 88 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 175
DICE-Sim uArch:  push_ld_request, port = 1, credit = 175
DICE-Sim uArch:  push_ld_request, port = 2, credit = 175
DICE-Sim uArch:  push_ld_request, port = 3, credit = 175
DICE Sim uArch: [LDST_UNIT]: cycle 624, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 624, operands ready of thread 89 for dice block id = 0
GPGPU-Sim Cycle 624: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 23
GPGPU-Sim Cycle 624: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 24
GPGPU-Sim Cycle 624: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 15
GPGPU-Sim Cycle 624: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 4
DICE-Sim Functional: cycle 625, cgra_core 0 executed thread 89 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 174
DICE-Sim uArch:  push_ld_request, port = 1, credit = 174
DICE-Sim uArch:  push_ld_request, port = 2, credit = 174
DICE-Sim uArch:  push_ld_request, port = 3, credit = 174
DICE Sim uArch: [LDST_UNIT]: cycle 625, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 625, operands ready of thread 90 for dice block id = 0
GPGPU-Sim Cycle 625: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 23
GPGPU-Sim Cycle 625: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 24
GPGPU-Sim Cycle 625: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 15
GPGPU-Sim Cycle 625: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 4
DICE-Sim Functional: cycle 626, cgra_core 0 executed thread 90 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 173
DICE-Sim uArch:  push_ld_request, port = 1, credit = 173
DICE-Sim uArch:  push_ld_request, port = 2, credit = 173
DICE-Sim uArch:  push_ld_request, port = 3, credit = 173
DICE Sim uArch: [LDST_UNIT]: cycle 626, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 626, operands ready of thread 91 for dice block id = 0
GPGPU-Sim Cycle 626: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 23
GPGPU-Sim Cycle 626: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 24
GPGPU-Sim Cycle 626: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 15
GPGPU-Sim Cycle 626: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 4
DICE-Sim Functional: cycle 627, cgra_core 0 executed thread 91 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 172
DICE-Sim uArch:  push_ld_request, port = 1, credit = 172
DICE-Sim uArch:  push_ld_request, port = 2, credit = 172
DICE-Sim uArch:  push_ld_request, port = 3, credit = 172
DICE Sim uArch: [LDST_UNIT]: cycle 627, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 627, operands ready of thread 92 for dice block id = 0
GPGPU-Sim Cycle 627: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 23
GPGPU-Sim Cycle 627: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 24
GPGPU-Sim Cycle 627: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 15
GPGPU-Sim Cycle 627: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 4
DICE-Sim Functional: cycle 628, cgra_core 0 executed thread 92 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 171
DICE-Sim uArch:  push_ld_request, port = 1, credit = 171
DICE-Sim uArch:  push_ld_request, port = 2, credit = 171
DICE-Sim uArch:  push_ld_request, port = 3, credit = 171
DICE Sim uArch: [LDST_UNIT]: cycle 628, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 628, operands ready of thread 93 for dice block id = 0
GPGPU-Sim Cycle 628: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 23
GPGPU-Sim Cycle 628: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 24
GPGPU-Sim Cycle 628: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 15
GPGPU-Sim Cycle 628: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 4
DICE-Sim Functional: cycle 629, cgra_core 0 executed thread 93 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 170
DICE-Sim uArch:  push_ld_request, port = 1, credit = 170
DICE-Sim uArch:  push_ld_request, port = 2, credit = 170
DICE-Sim uArch:  push_ld_request, port = 3, credit = 170
DICE Sim uArch: [LDST_UNIT]: cycle 629, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 629, operands ready of thread 94 for dice block id = 0
GPGPU-Sim Cycle 629: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 23
GPGPU-Sim Cycle 629: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 24
GPGPU-Sim Cycle 629: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 15
GPGPU-Sim Cycle 629: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 4
DICE-Sim Functional: cycle 630, cgra_core 0 executed thread 94 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 169
DICE-Sim uArch:  push_ld_request, port = 1, credit = 169
DICE-Sim uArch:  push_ld_request, port = 2, credit = 169
DICE-Sim uArch:  push_ld_request, port = 3, credit = 169
DICE Sim uArch: [LDST_UNIT]: cycle 630, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 630, operands ready of thread 95 for dice block id = 0
GPGPU-Sim Cycle 630: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 23
GPGPU-Sim Cycle 630: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 24
GPGPU-Sim Cycle 630: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 15
GPGPU-Sim Cycle 630: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 4
DICE-Sim Functional: cycle 631, cgra_core 0 executed thread 95 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 168
DICE-Sim uArch:  push_ld_request, port = 1, credit = 168
DICE-Sim uArch:  push_ld_request, port = 2, credit = 168
DICE-Sim uArch:  push_ld_request, port = 3, credit = 168
DICE Sim uArch: [LDST_UNIT]: cycle 631, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 631, operands ready of thread 96 for dice block id = 0
GPGPU-Sim Cycle 631: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 23
GPGPU-Sim Cycle 631: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 24
GPGPU-Sim Cycle 631: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 15
GPGPU-Sim Cycle 631: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 4
DICE-Sim Functional: cycle 632, cgra_core 0 executed thread 96 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 167
DICE-Sim uArch:  push_ld_request, port = 1, credit = 167
DICE-Sim uArch:  push_ld_request, port = 2, credit = 167
DICE-Sim uArch:  push_ld_request, port = 3, credit = 167
DICE Sim uArch: [LDST_UNIT]: cycle 632, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 632, operands ready of thread 97 for dice block id = 0
GPGPU-Sim Cycle 632: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 23
GPGPU-Sim Cycle 632: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 24
GPGPU-Sim Cycle 632: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 15
GPGPU-Sim Cycle 632: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 4
DICE-Sim Functional: cycle 633, cgra_core 0 executed thread 97 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 166
DICE-Sim uArch:  push_ld_request, port = 1, credit = 166
DICE-Sim uArch:  push_ld_request, port = 2, credit = 166
DICE-Sim uArch:  push_ld_request, port = 3, credit = 166
DICE Sim uArch: [LDST_UNIT]: cycle 633, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 633, operands ready of thread 98 for dice block id = 0
GPGPU-Sim Cycle 633: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 23
GPGPU-Sim Cycle 633: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 24
GPGPU-Sim Cycle 633: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 15
GPGPU-Sim Cycle 633: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 4
DICE-Sim Functional: cycle 634, cgra_core 0 executed thread 98 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 165
DICE-Sim uArch:  push_ld_request, port = 1, credit = 165
DICE-Sim uArch:  push_ld_request, port = 2, credit = 165
DICE-Sim uArch:  push_ld_request, port = 3, credit = 165
DICE Sim uArch: [LDST_UNIT]: cycle 634, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 634, operands ready of thread 99 for dice block id = 0
GPGPU-Sim Cycle 634: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 23
GPGPU-Sim Cycle 634: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 24
GPGPU-Sim Cycle 634: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 15
GPGPU-Sim Cycle 634: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 4
DICE-Sim Functional: cycle 635, cgra_core 0 executed thread 99 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 164
DICE-Sim uArch:  push_ld_request, port = 1, credit = 164
DICE-Sim uArch:  push_ld_request, port = 2, credit = 164
DICE-Sim uArch:  push_ld_request, port = 3, credit = 164
DICE Sim uArch: [LDST_UNIT]: cycle 635, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 635, operands ready of thread 100 for dice block id = 0
GPGPU-Sim Cycle 635: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 23
GPGPU-Sim Cycle 635: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 24
GPGPU-Sim Cycle 635: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 15
GPGPU-Sim Cycle 635: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 4
DICE-Sim Functional: cycle 636, cgra_core 0 executed thread 100 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 163
DICE-Sim uArch:  push_ld_request, port = 1, credit = 163
DICE-Sim uArch:  push_ld_request, port = 2, credit = 163
DICE-Sim uArch:  push_ld_request, port = 3, credit = 163
DICE Sim uArch: [LDST_UNIT]: cycle 636, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 636, operands ready of thread 101 for dice block id = 0
GPGPU-Sim Cycle 636: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 23
GPGPU-Sim Cycle 636: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 24
GPGPU-Sim Cycle 636: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 15
GPGPU-Sim Cycle 636: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 4
DICE-Sim Functional: cycle 637, cgra_core 0 executed thread 101 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 162
DICE-Sim uArch:  push_ld_request, port = 1, credit = 162
DICE-Sim uArch:  push_ld_request, port = 2, credit = 162
DICE-Sim uArch:  push_ld_request, port = 3, credit = 162
DICE Sim uArch: [LDST_UNIT]: cycle 637, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 637, operands ready of thread 102 for dice block id = 0
GPGPU-Sim Cycle 637: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 23
GPGPU-Sim Cycle 637: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 24
GPGPU-Sim Cycle 637: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 15
GPGPU-Sim Cycle 637: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 4
DICE-Sim Functional: cycle 638, cgra_core 0 executed thread 102 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 161
DICE-Sim uArch:  push_ld_request, port = 1, credit = 161
DICE-Sim uArch:  push_ld_request, port = 2, credit = 161
DICE-Sim uArch:  push_ld_request, port = 3, credit = 161
DICE Sim uArch: [LDST_UNIT]: cycle 638, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 638, operands ready of thread 103 for dice block id = 0
GPGPU-Sim Cycle 638: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 23
GPGPU-Sim Cycle 638: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 24
GPGPU-Sim Cycle 638: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 15
GPGPU-Sim Cycle 638: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 4
DICE-Sim Functional: cycle 639, cgra_core 0 executed thread 103 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 160
DICE-Sim uArch:  push_ld_request, port = 1, credit = 160
DICE-Sim uArch:  push_ld_request, port = 2, credit = 160
DICE-Sim uArch:  push_ld_request, port = 3, credit = 160
DICE Sim uArch: [LDST_UNIT]: cycle 639, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 639, operands ready of thread 104 for dice block id = 0
GPGPU-Sim Cycle 639: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 23
GPGPU-Sim Cycle 639: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 24
GPGPU-Sim Cycle 639: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 15
GPGPU-Sim Cycle 639: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 4
DICE-Sim Functional: cycle 640, cgra_core 0 executed thread 104 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 159
DICE-Sim uArch:  push_ld_request, port = 1, credit = 159
DICE-Sim uArch:  push_ld_request, port = 2, credit = 159
DICE-Sim uArch:  push_ld_request, port = 3, credit = 159
DICE Sim uArch: [LDST_UNIT]: cycle 640, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 640, operands ready of thread 105 for dice block id = 0
GPGPU-Sim Cycle 640: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 23
GPGPU-Sim Cycle 640: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 24
GPGPU-Sim Cycle 640: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 15
GPGPU-Sim Cycle 640: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 4
DICE-Sim Functional: cycle 641, cgra_core 0 executed thread 105 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 158
DICE-Sim uArch:  push_ld_request, port = 1, credit = 158
DICE-Sim uArch:  push_ld_request, port = 2, credit = 158
DICE-Sim uArch:  push_ld_request, port = 3, credit = 158
DICE Sim uArch: [LDST_UNIT]: cycle 641, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 641, operands ready of thread 106 for dice block id = 0
GPGPU-Sim Cycle 641: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 23
GPGPU-Sim Cycle 641: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 24
GPGPU-Sim Cycle 641: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 15
GPGPU-Sim Cycle 641: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 4
DICE-Sim Functional: cycle 642, cgra_core 0 executed thread 106 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 157
DICE-Sim uArch:  push_ld_request, port = 1, credit = 157
DICE-Sim uArch:  push_ld_request, port = 2, credit = 157
DICE-Sim uArch:  push_ld_request, port = 3, credit = 157
DICE Sim uArch: [LDST_UNIT]: cycle 642, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 642, operands ready of thread 107 for dice block id = 0
GPGPU-Sim Cycle 642: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 23
GPGPU-Sim Cycle 642: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 24
GPGPU-Sim Cycle 642: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 15
GPGPU-Sim Cycle 642: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 4
DICE-Sim Functional: cycle 643, cgra_core 0 executed thread 107 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 156
DICE-Sim uArch:  push_ld_request, port = 1, credit = 156
DICE-Sim uArch:  push_ld_request, port = 2, credit = 156
DICE-Sim uArch:  push_ld_request, port = 3, credit = 156
DICE Sim uArch: [LDST_UNIT]: cycle 643, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 643, operands ready of thread 108 for dice block id = 0
GPGPU-Sim Cycle 643: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 23
GPGPU-Sim Cycle 643: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 24
GPGPU-Sim Cycle 643: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 15
GPGPU-Sim Cycle 643: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 4
DICE-Sim Functional: cycle 644, cgra_core 0 executed thread 108 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 155
DICE-Sim uArch:  push_ld_request, port = 1, credit = 155
DICE-Sim uArch:  push_ld_request, port = 2, credit = 155
DICE-Sim uArch:  push_ld_request, port = 3, credit = 155
DICE Sim uArch: [LDST_UNIT]: cycle 644, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 644, operands ready of thread 109 for dice block id = 0
GPGPU-Sim Cycle 644: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 23
GPGPU-Sim Cycle 644: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 24
GPGPU-Sim Cycle 644: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 15
GPGPU-Sim Cycle 644: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 4
DICE-Sim Functional: cycle 645, cgra_core 0 executed thread 109 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 154
DICE-Sim uArch:  push_ld_request, port = 1, credit = 154
DICE-Sim uArch:  push_ld_request, port = 2, credit = 154
DICE-Sim uArch:  push_ld_request, port = 3, credit = 154
DICE Sim uArch: [LDST_UNIT]: cycle 645, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 645, operands ready of thread 110 for dice block id = 0
GPGPU-Sim Cycle 645: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 23
GPGPU-Sim Cycle 645: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 24
GPGPU-Sim Cycle 645: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 15
GPGPU-Sim Cycle 645: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 4
DICE-Sim Functional: cycle 646, cgra_core 0 executed thread 110 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 153
DICE-Sim uArch:  push_ld_request, port = 1, credit = 153
DICE-Sim uArch:  push_ld_request, port = 2, credit = 153
DICE-Sim uArch:  push_ld_request, port = 3, credit = 153
DICE Sim uArch: [LDST_UNIT]: cycle 646, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 646, operands ready of thread 111 for dice block id = 0
GPGPU-Sim Cycle 646: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 23
GPGPU-Sim Cycle 646: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 24
GPGPU-Sim Cycle 646: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 15
GPGPU-Sim Cycle 646: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 4
DICE-Sim Functional: cycle 647, cgra_core 0 executed thread 111 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 152
DICE-Sim uArch:  push_ld_request, port = 1, credit = 152
DICE-Sim uArch:  push_ld_request, port = 2, credit = 152
DICE-Sim uArch:  push_ld_request, port = 3, credit = 152
DICE Sim uArch: [LDST_UNIT]: cycle 647, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 647, operands ready of thread 112 for dice block id = 0
GPGPU-Sim Cycle 647: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 23
GPGPU-Sim Cycle 647: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 24
GPGPU-Sim Cycle 647: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 15
GPGPU-Sim Cycle 647: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 4
DICE-Sim Functional: cycle 648, cgra_core 0 executed thread 112 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 151
DICE-Sim uArch:  push_ld_request, port = 1, credit = 151
DICE-Sim uArch:  push_ld_request, port = 2, credit = 151
DICE-Sim uArch:  push_ld_request, port = 3, credit = 151
DICE Sim uArch: [LDST_UNIT]: cycle 648, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 648, operands ready of thread 113 for dice block id = 0
GPGPU-Sim Cycle 648: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 23
GPGPU-Sim Cycle 648: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 24
GPGPU-Sim Cycle 648: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 15
GPGPU-Sim Cycle 648: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 4
DICE-Sim Functional: cycle 649, cgra_core 0 executed thread 113 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 150
DICE-Sim uArch:  push_ld_request, port = 1, credit = 150
DICE-Sim uArch:  push_ld_request, port = 2, credit = 150
DICE-Sim uArch:  push_ld_request, port = 3, credit = 150
DICE Sim uArch: [LDST_UNIT]: cycle 649, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 649, operands ready of thread 114 for dice block id = 0
GPGPU-Sim Cycle 649: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 23
GPGPU-Sim Cycle 649: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 24
GPGPU-Sim Cycle 649: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 15
GPGPU-Sim Cycle 649: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 4
DICE-Sim Functional: cycle 650, cgra_core 0 executed thread 114 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 149
DICE-Sim uArch:  push_ld_request, port = 1, credit = 149
DICE-Sim uArch:  push_ld_request, port = 2, credit = 149
DICE-Sim uArch:  push_ld_request, port = 3, credit = 149
DICE Sim uArch: [LDST_UNIT]: cycle 650, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 650, operands ready of thread 115 for dice block id = 0
GPGPU-Sim Cycle 650: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 23
GPGPU-Sim Cycle 650: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 24
GPGPU-Sim Cycle 650: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 15
GPGPU-Sim Cycle 650: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 4
DICE-Sim Functional: cycle 651, cgra_core 0 executed thread 115 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 148
DICE-Sim uArch:  push_ld_request, port = 1, credit = 148
DICE-Sim uArch:  push_ld_request, port = 2, credit = 148
DICE-Sim uArch:  push_ld_request, port = 3, credit = 148
DICE Sim uArch: [LDST_UNIT]: cycle 651, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 651, operands ready of thread 116 for dice block id = 0
GPGPU-Sim Cycle 651: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 23
GPGPU-Sim Cycle 651: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 24
GPGPU-Sim Cycle 651: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 15
GPGPU-Sim Cycle 651: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 4
DICE-Sim Functional: cycle 652, cgra_core 0 executed thread 116 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 147
DICE-Sim uArch:  push_ld_request, port = 1, credit = 147
DICE-Sim uArch:  push_ld_request, port = 2, credit = 147
DICE-Sim uArch:  push_ld_request, port = 3, credit = 147
DICE Sim uArch: [LDST_UNIT]: cycle 652, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 652, operands ready of thread 117 for dice block id = 0
GPGPU-Sim Cycle 652: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 23
GPGPU-Sim Cycle 652: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 24
GPGPU-Sim Cycle 652: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 15
GPGPU-Sim Cycle 652: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 4
DICE-Sim Functional: cycle 653, cgra_core 0 executed thread 117 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 146
DICE-Sim uArch:  push_ld_request, port = 1, credit = 146
DICE-Sim uArch:  push_ld_request, port = 2, credit = 146
DICE-Sim uArch:  push_ld_request, port = 3, credit = 146
DICE Sim uArch: [LDST_UNIT]: cycle 653, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 653, operands ready of thread 118 for dice block id = 0
GPGPU-Sim Cycle 653: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 23
GPGPU-Sim Cycle 653: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 24
GPGPU-Sim Cycle 653: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 15
GPGPU-Sim Cycle 653: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 4
DICE-Sim Functional: cycle 654, cgra_core 0 executed thread 118 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 145
DICE-Sim uArch:  push_ld_request, port = 1, credit = 145
DICE-Sim uArch:  push_ld_request, port = 2, credit = 145
DICE-Sim uArch:  push_ld_request, port = 3, credit = 145
DICE Sim uArch: [LDST_UNIT]: cycle 654, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 654, operands ready of thread 119 for dice block id = 0
GPGPU-Sim Cycle 654: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 23
GPGPU-Sim Cycle 654: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 24
GPGPU-Sim Cycle 654: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 15
GPGPU-Sim Cycle 654: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 4
DICE-Sim Functional: cycle 655, cgra_core 0 executed thread 119 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 144
DICE-Sim uArch:  push_ld_request, port = 1, credit = 144
DICE-Sim uArch:  push_ld_request, port = 2, credit = 144
DICE-Sim uArch:  push_ld_request, port = 3, credit = 144
DICE Sim uArch: [LDST_UNIT]: cycle 655, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 655, operands ready of thread 120 for dice block id = 0
GPGPU-Sim Cycle 655: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 23
GPGPU-Sim Cycle 655: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 24
GPGPU-Sim Cycle 655: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 15
GPGPU-Sim Cycle 655: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 4
DICE-Sim Functional: cycle 656, cgra_core 0 executed thread 120 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 143
DICE-Sim uArch:  push_ld_request, port = 1, credit = 143
DICE-Sim uArch:  push_ld_request, port = 2, credit = 143
DICE-Sim uArch:  push_ld_request, port = 3, credit = 143
DICE Sim uArch: [LDST_UNIT]: cycle 656, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 656, operands ready of thread 121 for dice block id = 0
GPGPU-Sim Cycle 656: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 23
GPGPU-Sim Cycle 656: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 24
GPGPU-Sim Cycle 656: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 15
GPGPU-Sim Cycle 656: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 4
DICE-Sim Functional: cycle 657, cgra_core 0 executed thread 121 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 142
DICE-Sim uArch:  push_ld_request, port = 1, credit = 142
DICE-Sim uArch:  push_ld_request, port = 2, credit = 142
DICE-Sim uArch:  push_ld_request, port = 3, credit = 142
DICE Sim uArch: [LDST_UNIT]: cycle 657, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 657, operands ready of thread 122 for dice block id = 0
GPGPU-Sim Cycle 657: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 23
GPGPU-Sim Cycle 657: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 24
GPGPU-Sim Cycle 657: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 15
GPGPU-Sim Cycle 657: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 4
DICE-Sim Functional: cycle 658, cgra_core 0 executed thread 122 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 141
DICE-Sim uArch:  push_ld_request, port = 1, credit = 141
DICE-Sim uArch:  push_ld_request, port = 2, credit = 141
DICE-Sim uArch:  push_ld_request, port = 3, credit = 141
DICE Sim uArch: [LDST_UNIT]: cycle 658, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 658, operands ready of thread 123 for dice block id = 0
GPGPU-Sim Cycle 658: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 23
GPGPU-Sim Cycle 658: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 24
GPGPU-Sim Cycle 658: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 15
GPGPU-Sim Cycle 658: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 4
DICE-Sim Functional: cycle 659, cgra_core 0 executed thread 123 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 140
DICE-Sim uArch:  push_ld_request, port = 1, credit = 140
DICE-Sim uArch:  push_ld_request, port = 2, credit = 140
DICE-Sim uArch:  push_ld_request, port = 3, credit = 140
DICE Sim uArch: [LDST_UNIT]: cycle 659, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 659, operands ready of thread 124 for dice block id = 0
GPGPU-Sim Cycle 659: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 23
GPGPU-Sim Cycle 659: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 24
GPGPU-Sim Cycle 659: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 15
GPGPU-Sim Cycle 659: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 4
DICE-Sim Functional: cycle 660, cgra_core 0 executed thread 124 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 139
DICE-Sim uArch:  push_ld_request, port = 1, credit = 139
DICE-Sim uArch:  push_ld_request, port = 2, credit = 139
DICE-Sim uArch:  push_ld_request, port = 3, credit = 139
DICE Sim uArch: [LDST_UNIT]: cycle 660, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 660, operands ready of thread 125 for dice block id = 0
GPGPU-Sim Cycle 660: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 23
GPGPU-Sim Cycle 660: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 24
GPGPU-Sim Cycle 660: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 15
GPGPU-Sim Cycle 660: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 4
DICE-Sim Functional: cycle 661, cgra_core 0 executed thread 125 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 138
DICE-Sim uArch:  push_ld_request, port = 1, credit = 138
DICE-Sim uArch:  push_ld_request, port = 2, credit = 138
DICE-Sim uArch:  push_ld_request, port = 3, credit = 138
DICE Sim uArch: [LDST_UNIT]: cycle 661, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 661, operands ready of thread 126 for dice block id = 0
GPGPU-Sim Cycle 661: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 23
GPGPU-Sim Cycle 661: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 24
GPGPU-Sim Cycle 661: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 15
GPGPU-Sim Cycle 661: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 4
GPGPU-Sim Cycle 662: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=f0000100, status=2
DICE-Sim Functional: cycle 662, cgra_core 0 executed thread 126 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 137
DICE-Sim uArch:  push_ld_request, port = 1, credit = 137
DICE-Sim uArch:  push_ld_request, port = 2, credit = 137
DICE-Sim uArch:  push_ld_request, port = 3, credit = 137
DICE Sim uArch: [LDST_UNIT]: cycle 662, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 662, operands ready of thread 127 for dice block id = 0
GPGPU-Sim Cycle 662: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 23
GPGPU-Sim Cycle 662: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 24
GPGPU-Sim Cycle 662: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 15
GPGPU-Sim Cycle 662: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 4
GPGPU-Sim Cycle 663: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=f0000120, status=2
DICE-Sim Functional: cycle 663, cgra_core 0 executed thread 127 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 136
DICE-Sim uArch:  push_ld_request, port = 1, credit = 136
DICE-Sim uArch:  push_ld_request, port = 2, credit = 136
DICE-Sim uArch:  push_ld_request, port = 3, credit = 136
DICE Sim uArch: [LDST_UNIT]: cycle 663, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 663, operands ready of thread 128 for dice block id = 0
GPGPU-Sim Cycle 663: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 23
GPGPU-Sim Cycle 663: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 24
GPGPU-Sim Cycle 663: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 15
GPGPU-Sim Cycle 663: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 4
GPGPU-Sim Cycle 664: MEMORY_PARTITION_UNIT -  1 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 664: MEMORY_PARTITION_UNIT -  1 - Issue mem_fetch request 0x619000025380 from sub partition 0 to dram
GPGPU-Sim Cycle 664: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=f0000140, status=2
DICE-Sim Functional: cycle 664, cgra_core 0 executed thread 128 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 135
DICE-Sim uArch:  push_ld_request, port = 1, credit = 135
DICE-Sim uArch:  push_ld_request, port = 2, credit = 135
DICE-Sim uArch:  push_ld_request, port = 3, credit = 135
DICE Sim uArch: [LDST_UNIT]: cycle 664, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 664, operands ready of thread 129 for dice block id = 0
GPGPU-Sim Cycle 664: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 23
GPGPU-Sim Cycle 664: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 24
GPGPU-Sim Cycle 664: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 15
GPGPU-Sim Cycle 664: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 4
GPGPU-Sim Cycle 665: MEMORY_PARTITION_UNIT -  1 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 665: MEMORY_PARTITION_UNIT -  1 - Issue mem_fetch request 0x619000025880 from sub partition 0 to dram
GPGPU-Sim Cycle 665: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=0, status=2
GPGPU-Sim Cycle 665: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=f0000160, status=2
DICE-Sim Functional: cycle 665, cgra_core 0 executed thread 129 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 134
DICE-Sim uArch:  push_ld_request, port = 1, credit = 134
DICE-Sim uArch:  push_ld_request, port = 2, credit = 134
DICE-Sim uArch:  push_ld_request, port = 3, credit = 134
DICE Sim uArch: [LDST_UNIT]: cycle 665, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 665, operands ready of thread 130 for dice block id = 0
GPGPU-Sim Cycle 665: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 23
GPGPU-Sim Cycle 665: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 24
GPGPU-Sim Cycle 665: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 15
GPGPU-Sim Cycle 665: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 4
GPGPU-Sim Cycle 666: MEMORY_PARTITION_UNIT -  1 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 666: MEMORY_PARTITION_UNIT -  1 - Issue mem_fetch request 0x619000025d80 from sub partition 0 to dram
GPGPU-Sim Cycle 666: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=20, status=2
DICE-Sim Functional: cycle 666, cgra_core 0 executed thread 130 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 133
DICE-Sim uArch:  push_ld_request, port = 1, credit = 133
DICE-Sim uArch:  push_ld_request, port = 2, credit = 133
DICE-Sim uArch:  push_ld_request, port = 3, credit = 133
DICE Sim uArch: [LDST_UNIT]: cycle 666, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 666, operands ready of thread 131 for dice block id = 0
GPGPU-Sim Cycle 666: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 23
GPGPU-Sim Cycle 666: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 24
GPGPU-Sim Cycle 666: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 15
GPGPU-Sim Cycle 666: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 4
GPGPU-Sim Cycle 667: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 667: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000027680 from sub partition 0 to dram
GPGPU-Sim Cycle 667: MEMORY_PARTITION_UNIT -  1 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 667: MEMORY_PARTITION_UNIT -  1 - Issue mem_fetch request 0x619000026280 from sub partition 0 to dram
DICE-Sim Functional: cycle 667, cgra_core 0 executed thread 131 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 132
DICE-Sim uArch:  push_ld_request, port = 1, credit = 132
DICE-Sim uArch:  push_ld_request, port = 2, credit = 132
DICE-Sim uArch:  push_ld_request, port = 3, credit = 132
DICE Sim uArch: [LDST_UNIT]: cycle 667, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 667, operands ready of thread 132 for dice block id = 0
GPGPU-Sim Cycle 667: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 23
GPGPU-Sim Cycle 667: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 24
GPGPU-Sim Cycle 667: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 15
GPGPU-Sim Cycle 667: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 4
GPGPU-Sim Cycle 668: MEMORY_PARTITION_UNIT -  0 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 668: MEMORY_PARTITION_UNIT -  0 - Issue mem_fetch request 0x619000027b80 from sub partition 0 to dram
DICE-Sim Functional: cycle 668, cgra_core 0 executed thread 132 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 131
DICE-Sim uArch:  push_ld_request, port = 1, credit = 131
DICE-Sim uArch:  push_ld_request, port = 2, credit = 131
DICE-Sim uArch:  push_ld_request, port = 3, credit = 131
DICE Sim uArch: [LDST_UNIT]: cycle 668, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 668, operands ready of thread 133 for dice block id = 0
GPGPU-Sim Cycle 668: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 23
GPGPU-Sim Cycle 668: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 24
GPGPU-Sim Cycle 668: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 15
GPGPU-Sim Cycle 668: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 4
DICE-Sim Functional: cycle 669, cgra_core 0 executed thread 133 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 130
DICE-Sim uArch:  push_ld_request, port = 1, credit = 130
DICE-Sim uArch:  push_ld_request, port = 2, credit = 130
DICE-Sim uArch:  push_ld_request, port = 3, credit = 130
DICE Sim uArch: [LDST_UNIT]: cycle 669, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 669, operands ready of thread 134 for dice block id = 0
GPGPU-Sim Cycle 669: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 23
GPGPU-Sim Cycle 669: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 24
GPGPU-Sim Cycle 669: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 15
GPGPU-Sim Cycle 669: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 4
DICE-Sim Functional: cycle 670, cgra_core 0 executed thread 134 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 129
DICE-Sim uArch:  push_ld_request, port = 1, credit = 129
DICE-Sim uArch:  push_ld_request, port = 2, credit = 129
DICE-Sim uArch:  push_ld_request, port = 3, credit = 129
DICE Sim uArch: [LDST_UNIT]: cycle 670, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 670, operands ready of thread 135 for dice block id = 0
GPGPU-Sim Cycle 670: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 23
GPGPU-Sim Cycle 670: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 24
GPGPU-Sim Cycle 670: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 15
GPGPU-Sim Cycle 670: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 4
DICE-Sim Functional: cycle 671, cgra_core 0 executed thread 135 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 128
DICE-Sim uArch:  push_ld_request, port = 1, credit = 128
DICE-Sim uArch:  push_ld_request, port = 2, credit = 128
DICE-Sim uArch:  push_ld_request, port = 3, credit = 128
DICE Sim uArch: [LDST_UNIT]: cycle 671, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 671, operands ready of thread 136 for dice block id = 0
GPGPU-Sim Cycle 671: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 23
GPGPU-Sim Cycle 671: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 24
GPGPU-Sim Cycle 671: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 15
GPGPU-Sim Cycle 671: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 4
DICE-Sim Functional: cycle 672, cgra_core 0 executed thread 136 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 127
DICE-Sim uArch:  push_ld_request, port = 1, credit = 127
DICE-Sim uArch:  push_ld_request, port = 2, credit = 127
DICE-Sim uArch:  push_ld_request, port = 3, credit = 127
DICE Sim uArch: [LDST_UNIT]: cycle 672, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 672, operands ready of thread 137 for dice block id = 0
GPGPU-Sim Cycle 672: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 23
GPGPU-Sim Cycle 672: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 24
GPGPU-Sim Cycle 672: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 15
GPGPU-Sim Cycle 672: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 4
DICE-Sim Functional: cycle 673, cgra_core 0 executed thread 137 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 126
DICE-Sim uArch:  push_ld_request, port = 1, credit = 126
DICE-Sim uArch:  push_ld_request, port = 2, credit = 126
DICE-Sim uArch:  push_ld_request, port = 3, credit = 126
DICE Sim uArch: [LDST_UNIT]: cycle 673, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 673, operands ready of thread 138 for dice block id = 0
GPGPU-Sim Cycle 673: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 23
GPGPU-Sim Cycle 673: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 24
GPGPU-Sim Cycle 673: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 15
GPGPU-Sim Cycle 673: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 4
DICE-Sim Functional: cycle 674, cgra_core 0 executed thread 138 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 125
DICE-Sim uArch:  push_ld_request, port = 1, credit = 125
DICE-Sim uArch:  push_ld_request, port = 2, credit = 125
DICE-Sim uArch:  push_ld_request, port = 3, credit = 125
DICE Sim uArch: [LDST_UNIT]: cycle 674, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 674, operands ready of thread 139 for dice block id = 0
GPGPU-Sim Cycle 674: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 23
GPGPU-Sim Cycle 674: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 24
GPGPU-Sim Cycle 674: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 15
GPGPU-Sim Cycle 674: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 4
DICE-Sim Functional: cycle 675, cgra_core 0 executed thread 139 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 124
DICE-Sim uArch:  push_ld_request, port = 1, credit = 124
DICE-Sim uArch:  push_ld_request, port = 2, credit = 124
DICE-Sim uArch:  push_ld_request, port = 3, credit = 124
DICE Sim uArch: [LDST_UNIT]: cycle 675, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 675, operands ready of thread 140 for dice block id = 0
GPGPU-Sim Cycle 675: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 23
GPGPU-Sim Cycle 675: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 24
GPGPU-Sim Cycle 675: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 15
GPGPU-Sim Cycle 675: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 4
DICE-Sim Functional: cycle 676, cgra_core 0 executed thread 140 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 123
DICE-Sim uArch:  push_ld_request, port = 1, credit = 123
DICE-Sim uArch:  push_ld_request, port = 2, credit = 123
DICE-Sim uArch:  push_ld_request, port = 3, credit = 123
DICE Sim uArch: [LDST_UNIT]: cycle 676, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 676, operands ready of thread 141 for dice block id = 0
GPGPU-Sim Cycle 676: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 23
GPGPU-Sim Cycle 676: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 24
GPGPU-Sim Cycle 676: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 15
GPGPU-Sim Cycle 676: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 4
DICE-Sim Functional: cycle 677, cgra_core 0 executed thread 141 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 122
DICE-Sim uArch:  push_ld_request, port = 1, credit = 122
DICE-Sim uArch:  push_ld_request, port = 2, credit = 122
DICE-Sim uArch:  push_ld_request, port = 3, credit = 122
DICE Sim uArch: [LDST_UNIT]: cycle 677, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 677, operands ready of thread 142 for dice block id = 0
GPGPU-Sim Cycle 677: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 23
GPGPU-Sim Cycle 677: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 24
GPGPU-Sim Cycle 677: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 15
GPGPU-Sim Cycle 677: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 4
DICE-Sim Functional: cycle 678, cgra_core 0 executed thread 142 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 121
DICE-Sim uArch:  push_ld_request, port = 1, credit = 121
DICE-Sim uArch:  push_ld_request, port = 2, credit = 121
DICE-Sim uArch:  push_ld_request, port = 3, credit = 121
DICE Sim uArch: [LDST_UNIT]: cycle 678, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 678, operands ready of thread 143 for dice block id = 0
GPGPU-Sim Cycle 678: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 23
GPGPU-Sim Cycle 678: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 24
GPGPU-Sim Cycle 678: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 15
GPGPU-Sim Cycle 678: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 4
DICE-Sim Functional: cycle 679, cgra_core 0 executed thread 143 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 120
DICE-Sim uArch:  push_ld_request, port = 1, credit = 120
DICE-Sim uArch:  push_ld_request, port = 2, credit = 120
DICE-Sim uArch:  push_ld_request, port = 3, credit = 120
DICE Sim uArch: [LDST_UNIT]: cycle 679, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 679, operands ready of thread 144 for dice block id = 0
GPGPU-Sim Cycle 679: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 23
GPGPU-Sim Cycle 679: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 24
GPGPU-Sim Cycle 679: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 15
GPGPU-Sim Cycle 679: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 4
DICE-Sim Functional: cycle 680, cgra_core 0 executed thread 144 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 119
DICE-Sim uArch:  push_ld_request, port = 1, credit = 119
DICE-Sim uArch:  push_ld_request, port = 2, credit = 119
DICE-Sim uArch:  push_ld_request, port = 3, credit = 119
DICE Sim uArch: [LDST_UNIT]: cycle 680, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 680, operands ready of thread 145 for dice block id = 0
GPGPU-Sim Cycle 680: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 23
GPGPU-Sim Cycle 680: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 24
GPGPU-Sim Cycle 680: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 15
GPGPU-Sim Cycle 680: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 4
DICE-Sim Functional: cycle 681, cgra_core 0 executed thread 145 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 118
DICE-Sim uArch:  push_ld_request, port = 1, credit = 118
DICE-Sim uArch:  push_ld_request, port = 2, credit = 118
DICE-Sim uArch:  push_ld_request, port = 3, credit = 118
DICE Sim uArch: [LDST_UNIT]: cycle 681, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 681, operands ready of thread 146 for dice block id = 0
GPGPU-Sim Cycle 681: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 23
GPGPU-Sim Cycle 681: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 24
GPGPU-Sim Cycle 681: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 15
GPGPU-Sim Cycle 681: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 4
DICE-Sim Functional: cycle 682, cgra_core 0 executed thread 146 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 117
DICE-Sim uArch:  push_ld_request, port = 1, credit = 117
DICE-Sim uArch:  push_ld_request, port = 2, credit = 117
DICE-Sim uArch:  push_ld_request, port = 3, credit = 117
DICE Sim uArch: [LDST_UNIT]: cycle 682, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 682, operands ready of thread 147 for dice block id = 0
GPGPU-Sim Cycle 682: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 23
GPGPU-Sim Cycle 682: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 24
GPGPU-Sim Cycle 682: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 15
GPGPU-Sim Cycle 682: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 4
DICE-Sim Functional: cycle 683, cgra_core 0 executed thread 147 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 116
DICE-Sim uArch:  push_ld_request, port = 1, credit = 116
DICE-Sim uArch:  push_ld_request, port = 2, credit = 116
DICE-Sim uArch:  push_ld_request, port = 3, credit = 116
DICE Sim uArch: [LDST_UNIT]: cycle 683, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 683, operands ready of thread 148 for dice block id = 0
GPGPU-Sim Cycle 683: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 23
GPGPU-Sim Cycle 683: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 24
GPGPU-Sim Cycle 683: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 15
GPGPU-Sim Cycle 683: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 4
DICE-Sim Functional: cycle 684, cgra_core 0 executed thread 148 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 115
DICE-Sim uArch:  push_ld_request, port = 1, credit = 115
DICE-Sim uArch:  push_ld_request, port = 2, credit = 115
DICE-Sim uArch:  push_ld_request, port = 3, credit = 115
DICE Sim uArch: [LDST_UNIT]: cycle 684, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 684, operands ready of thread 149 for dice block id = 0
GPGPU-Sim Cycle 684: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 23
GPGPU-Sim Cycle 684: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 24
GPGPU-Sim Cycle 684: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 15
GPGPU-Sim Cycle 684: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 4
DICE-Sim Functional: cycle 685, cgra_core 0 executed thread 149 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 114
DICE-Sim uArch:  push_ld_request, port = 1, credit = 114
DICE-Sim uArch:  push_ld_request, port = 2, credit = 114
DICE-Sim uArch:  push_ld_request, port = 3, credit = 114
DICE Sim uArch: [LDST_UNIT]: cycle 685, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 685, operands ready of thread 150 for dice block id = 0
GPGPU-Sim Cycle 685: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 23
GPGPU-Sim Cycle 685: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 24
GPGPU-Sim Cycle 685: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 15
GPGPU-Sim Cycle 685: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 4
DICE-Sim Functional: cycle 686, cgra_core 0 executed thread 150 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 113
DICE-Sim uArch:  push_ld_request, port = 1, credit = 113
DICE-Sim uArch:  push_ld_request, port = 2, credit = 113
DICE-Sim uArch:  push_ld_request, port = 3, credit = 113
DICE Sim uArch: [LDST_UNIT]: cycle 686, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 686, operands ready of thread 151 for dice block id = 0
GPGPU-Sim Cycle 686: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 23
GPGPU-Sim Cycle 686: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 24
GPGPU-Sim Cycle 686: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 15
GPGPU-Sim Cycle 686: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 4
DICE-Sim Functional: cycle 687, cgra_core 0 executed thread 151 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 112
DICE-Sim uArch:  push_ld_request, port = 1, credit = 112
DICE-Sim uArch:  push_ld_request, port = 2, credit = 112
DICE-Sim uArch:  push_ld_request, port = 3, credit = 112
DICE Sim uArch: [LDST_UNIT]: cycle 687, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 687, operands ready of thread 152 for dice block id = 0
GPGPU-Sim Cycle 687: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 23
GPGPU-Sim Cycle 687: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 24
GPGPU-Sim Cycle 687: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 15
GPGPU-Sim Cycle 687: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 4
DICE-Sim Functional: cycle 688, cgra_core 0 executed thread 152 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 111
DICE-Sim uArch:  push_ld_request, port = 1, credit = 111
DICE-Sim uArch:  push_ld_request, port = 2, credit = 111
DICE-Sim uArch:  push_ld_request, port = 3, credit = 111
DICE Sim uArch: [LDST_UNIT]: cycle 688, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 688, operands ready of thread 153 for dice block id = 0
GPGPU-Sim Cycle 688: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 23
GPGPU-Sim Cycle 688: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 24
GPGPU-Sim Cycle 688: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 15
GPGPU-Sim Cycle 688: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 4
DICE-Sim Functional: cycle 689, cgra_core 0 executed thread 153 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 110
DICE-Sim uArch:  push_ld_request, port = 1, credit = 110
DICE-Sim uArch:  push_ld_request, port = 2, credit = 110
DICE-Sim uArch:  push_ld_request, port = 3, credit = 110
DICE Sim uArch: [LDST_UNIT]: cycle 689, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 689, operands ready of thread 154 for dice block id = 0
GPGPU-Sim Cycle 689: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 23
GPGPU-Sim Cycle 689: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 24
GPGPU-Sim Cycle 689: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 15
GPGPU-Sim Cycle 689: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 4
DICE-Sim Functional: cycle 690, cgra_core 0 executed thread 154 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 109
DICE-Sim uArch:  push_ld_request, port = 1, credit = 109
DICE-Sim uArch:  push_ld_request, port = 2, credit = 109
DICE-Sim uArch:  push_ld_request, port = 3, credit = 109
DICE Sim uArch: [LDST_UNIT]: cycle 690, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 690, operands ready of thread 155 for dice block id = 0
GPGPU-Sim Cycle 690: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 23
GPGPU-Sim Cycle 690: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 24
GPGPU-Sim Cycle 690: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 15
GPGPU-Sim Cycle 690: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 4
DICE-Sim Functional: cycle 691, cgra_core 0 executed thread 155 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 108
DICE-Sim uArch:  push_ld_request, port = 1, credit = 108
DICE-Sim uArch:  push_ld_request, port = 2, credit = 108
DICE-Sim uArch:  push_ld_request, port = 3, credit = 108
DICE Sim uArch: [LDST_UNIT]: cycle 691, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 691, operands ready of thread 156 for dice block id = 0
GPGPU-Sim Cycle 691: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 23
GPGPU-Sim Cycle 691: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 24
GPGPU-Sim Cycle 691: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 15
GPGPU-Sim Cycle 691: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 4
DICE-Sim Functional: cycle 692, cgra_core 0 executed thread 156 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 107
DICE-Sim uArch:  push_ld_request, port = 1, credit = 107
DICE-Sim uArch:  push_ld_request, port = 2, credit = 107
DICE-Sim uArch:  push_ld_request, port = 3, credit = 107
DICE Sim uArch: [LDST_UNIT]: cycle 692, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 692, operands ready of thread 157 for dice block id = 0
GPGPU-Sim Cycle 692: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 23
GPGPU-Sim Cycle 692: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 24
GPGPU-Sim Cycle 692: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 15
GPGPU-Sim Cycle 692: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 4
DICE-Sim Functional: cycle 693, cgra_core 0 executed thread 157 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 106
DICE-Sim uArch:  push_ld_request, port = 1, credit = 106
DICE-Sim uArch:  push_ld_request, port = 2, credit = 106
DICE-Sim uArch:  push_ld_request, port = 3, credit = 106
DICE Sim uArch: [LDST_UNIT]: cycle 693, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 693, operands ready of thread 158 for dice block id = 0
GPGPU-Sim Cycle 693: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 23
GPGPU-Sim Cycle 693: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 24
GPGPU-Sim Cycle 693: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 15
GPGPU-Sim Cycle 693: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 4
DICE-Sim Functional: cycle 694, cgra_core 0 executed thread 158 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 105
DICE-Sim uArch:  push_ld_request, port = 1, credit = 105
DICE-Sim uArch:  push_ld_request, port = 2, credit = 105
DICE-Sim uArch:  push_ld_request, port = 3, credit = 105
DICE Sim uArch: [LDST_UNIT]: cycle 694, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 694, operands ready of thread 159 for dice block id = 0
GPGPU-Sim Cycle 694: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 23
GPGPU-Sim Cycle 694: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 24
GPGPU-Sim Cycle 694: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 15
GPGPU-Sim Cycle 694: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 4
DICE-Sim Functional: cycle 695, cgra_core 0 executed thread 159 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 104
DICE-Sim uArch:  push_ld_request, port = 1, credit = 104
DICE-Sim uArch:  push_ld_request, port = 2, credit = 104
DICE-Sim uArch:  push_ld_request, port = 3, credit = 104
DICE Sim uArch: [LDST_UNIT]: cycle 695, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 695, operands ready of thread 160 for dice block id = 0
GPGPU-Sim Cycle 695: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 23
GPGPU-Sim Cycle 695: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 24
GPGPU-Sim Cycle 695: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 15
GPGPU-Sim Cycle 695: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 4
DICE-Sim Functional: cycle 696, cgra_core 0 executed thread 160 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 103
DICE-Sim uArch:  push_ld_request, port = 1, credit = 103
DICE-Sim uArch:  push_ld_request, port = 2, credit = 103
DICE-Sim uArch:  push_ld_request, port = 3, credit = 103
DICE Sim uArch: [LDST_UNIT]: cycle 696, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 696, operands ready of thread 161 for dice block id = 0
GPGPU-Sim Cycle 696: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 23
GPGPU-Sim Cycle 696: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 24
GPGPU-Sim Cycle 696: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 15
GPGPU-Sim Cycle 696: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 4
DICE-Sim Functional: cycle 697, cgra_core 0 executed thread 161 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 102
DICE-Sim uArch:  push_ld_request, port = 1, credit = 102
DICE-Sim uArch:  push_ld_request, port = 2, credit = 102
DICE-Sim uArch:  push_ld_request, port = 3, credit = 102
DICE Sim uArch: [LDST_UNIT]: cycle 697, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 697, operands ready of thread 162 for dice block id = 0
GPGPU-Sim Cycle 697: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 23
GPGPU-Sim Cycle 697: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 24
GPGPU-Sim Cycle 697: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 15
GPGPU-Sim Cycle 697: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 4
DICE-Sim Functional: cycle 698, cgra_core 0 executed thread 162 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 101
DICE-Sim uArch:  push_ld_request, port = 1, credit = 101
DICE-Sim uArch:  push_ld_request, port = 2, credit = 101
DICE-Sim uArch:  push_ld_request, port = 3, credit = 101
DICE Sim uArch: [LDST_UNIT]: cycle 698, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 698, operands ready of thread 163 for dice block id = 0
GPGPU-Sim Cycle 698: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 23
GPGPU-Sim Cycle 698: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 24
GPGPU-Sim Cycle 698: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 15
GPGPU-Sim Cycle 698: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 4
DICE-Sim Functional: cycle 699, cgra_core 0 executed thread 163 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 100
DICE-Sim uArch:  push_ld_request, port = 1, credit = 100
DICE-Sim uArch:  push_ld_request, port = 2, credit = 100
DICE-Sim uArch:  push_ld_request, port = 3, credit = 100
DICE Sim uArch: [LDST_UNIT]: cycle 699, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 699, operands ready of thread 164 for dice block id = 0
GPGPU-Sim Cycle 699: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 23
GPGPU-Sim Cycle 699: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 24
GPGPU-Sim Cycle 699: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 15
GPGPU-Sim Cycle 699: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 4
DICE-Sim Functional: cycle 700, cgra_core 0 executed thread 164 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 99
DICE-Sim uArch:  push_ld_request, port = 1, credit = 99
DICE-Sim uArch:  push_ld_request, port = 2, credit = 99
DICE-Sim uArch:  push_ld_request, port = 3, credit = 99
DICE Sim uArch: [LDST_UNIT]: cycle 700, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 700, operands ready of thread 165 for dice block id = 0
GPGPU-Sim Cycle 700: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 23
GPGPU-Sim Cycle 700: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 24
GPGPU-Sim Cycle 700: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 15
GPGPU-Sim Cycle 700: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 4
DICE-Sim Functional: cycle 701, cgra_core 0 executed thread 165 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 98
DICE-Sim uArch:  push_ld_request, port = 1, credit = 98
DICE-Sim uArch:  push_ld_request, port = 2, credit = 98
DICE-Sim uArch:  push_ld_request, port = 3, credit = 98
DICE Sim uArch: [LDST_UNIT]: cycle 701, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 701, operands ready of thread 166 for dice block id = 0
GPGPU-Sim Cycle 701: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 23
GPGPU-Sim Cycle 701: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 24
GPGPU-Sim Cycle 701: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 15
GPGPU-Sim Cycle 701: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 4
DICE-Sim Functional: cycle 702, cgra_core 0 executed thread 166 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 97
DICE-Sim uArch:  push_ld_request, port = 1, credit = 97
DICE-Sim uArch:  push_ld_request, port = 2, credit = 97
DICE-Sim uArch:  push_ld_request, port = 3, credit = 97
DICE Sim uArch: [LDST_UNIT]: cycle 702, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 702, operands ready of thread 167 for dice block id = 0
GPGPU-Sim Cycle 702: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 23
GPGPU-Sim Cycle 702: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 24
GPGPU-Sim Cycle 702: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 15
GPGPU-Sim Cycle 702: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 4
DICE-Sim Functional: cycle 703, cgra_core 0 executed thread 167 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 96
DICE-Sim uArch:  push_ld_request, port = 1, credit = 96
DICE-Sim uArch:  push_ld_request, port = 2, credit = 96
DICE-Sim uArch:  push_ld_request, port = 3, credit = 96
DICE Sim uArch: [LDST_UNIT]: cycle 703, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 703, operands ready of thread 168 for dice block id = 0
GPGPU-Sim Cycle 703: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 23
GPGPU-Sim Cycle 703: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 24
GPGPU-Sim Cycle 703: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 15
GPGPU-Sim Cycle 703: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 4
DICE-Sim Functional: cycle 704, cgra_core 0 executed thread 168 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 95
DICE-Sim uArch:  push_ld_request, port = 1, credit = 95
DICE-Sim uArch:  push_ld_request, port = 2, credit = 95
DICE-Sim uArch:  push_ld_request, port = 3, credit = 95
DICE Sim uArch: [LDST_UNIT]: cycle 704, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 704, operands ready of thread 169 for dice block id = 0
GPGPU-Sim Cycle 704: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 23
GPGPU-Sim Cycle 704: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 24
GPGPU-Sim Cycle 704: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 15
GPGPU-Sim Cycle 704: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 4
DICE-Sim Functional: cycle 705, cgra_core 0 executed thread 169 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 94
DICE-Sim uArch:  push_ld_request, port = 1, credit = 94
DICE-Sim uArch:  push_ld_request, port = 2, credit = 94
DICE-Sim uArch:  push_ld_request, port = 3, credit = 94
DICE Sim uArch: [LDST_UNIT]: cycle 705, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 705, operands ready of thread 170 for dice block id = 0
GPGPU-Sim Cycle 705: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 23
GPGPU-Sim Cycle 705: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 24
GPGPU-Sim Cycle 705: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 15
GPGPU-Sim Cycle 705: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 4
DICE-Sim Functional: cycle 706, cgra_core 0 executed thread 170 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 93
DICE-Sim uArch:  push_ld_request, port = 1, credit = 93
DICE-Sim uArch:  push_ld_request, port = 2, credit = 93
DICE-Sim uArch:  push_ld_request, port = 3, credit = 93
DICE Sim uArch: [LDST_UNIT]: cycle 706, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 706, operands ready of thread 171 for dice block id = 0
GPGPU-Sim Cycle 706: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 23
GPGPU-Sim Cycle 706: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 24
GPGPU-Sim Cycle 706: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 15
GPGPU-Sim Cycle 706: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 4
DICE-Sim Functional: cycle 707, cgra_core 0 executed thread 171 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 92
DICE-Sim uArch:  push_ld_request, port = 1, credit = 92
DICE-Sim uArch:  push_ld_request, port = 2, credit = 92
DICE-Sim uArch:  push_ld_request, port = 3, credit = 92
DICE Sim uArch: [LDST_UNIT]: cycle 707, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 707, operands ready of thread 172 for dice block id = 0
GPGPU-Sim Cycle 707: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 23
GPGPU-Sim Cycle 707: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 24
GPGPU-Sim Cycle 707: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 15
GPGPU-Sim Cycle 707: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 4
DICE-Sim Functional: cycle 708, cgra_core 0 executed thread 172 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 91
DICE-Sim uArch:  push_ld_request, port = 1, credit = 91
DICE-Sim uArch:  push_ld_request, port = 2, credit = 91
DICE-Sim uArch:  push_ld_request, port = 3, credit = 91
DICE Sim uArch: [LDST_UNIT]: cycle 708, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 708, operands ready of thread 173 for dice block id = 0
GPGPU-Sim Cycle 708: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 23
GPGPU-Sim Cycle 708: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 24
GPGPU-Sim Cycle 708: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 15
GPGPU-Sim Cycle 708: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 4
DICE-Sim Functional: cycle 709, cgra_core 0 executed thread 173 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 90
DICE-Sim uArch:  push_ld_request, port = 1, credit = 90
DICE-Sim uArch:  push_ld_request, port = 2, credit = 90
DICE-Sim uArch:  push_ld_request, port = 3, credit = 90
DICE Sim uArch: [LDST_UNIT]: cycle 709, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 709, operands ready of thread 174 for dice block id = 0
GPGPU-Sim Cycle 709: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 23
GPGPU-Sim Cycle 709: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 24
GPGPU-Sim Cycle 709: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 15
GPGPU-Sim Cycle 709: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 4
DICE-Sim Functional: cycle 710, cgra_core 0 executed thread 174 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 89
DICE-Sim uArch:  push_ld_request, port = 1, credit = 89
DICE-Sim uArch:  push_ld_request, port = 2, credit = 89
DICE-Sim uArch:  push_ld_request, port = 3, credit = 89
DICE Sim uArch: [LDST_UNIT]: cycle 710, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 710, operands ready of thread 175 for dice block id = 0
GPGPU-Sim Cycle 710: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 23
GPGPU-Sim Cycle 710: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 24
GPGPU-Sim Cycle 710: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 15
GPGPU-Sim Cycle 710: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 4
DICE-Sim Functional: cycle 711, cgra_core 0 executed thread 175 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 88
DICE-Sim uArch:  push_ld_request, port = 1, credit = 88
DICE-Sim uArch:  push_ld_request, port = 2, credit = 88
DICE-Sim uArch:  push_ld_request, port = 3, credit = 88
DICE Sim uArch: [LDST_UNIT]: cycle 711, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 711, operands ready of thread 176 for dice block id = 0
GPGPU-Sim Cycle 711: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 23
GPGPU-Sim Cycle 711: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 24
GPGPU-Sim Cycle 711: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 15
GPGPU-Sim Cycle 711: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 4
DICE-Sim Functional: cycle 712, cgra_core 0 executed thread 176 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 87
DICE-Sim uArch:  push_ld_request, port = 1, credit = 87
DICE-Sim uArch:  push_ld_request, port = 2, credit = 87
DICE-Sim uArch:  push_ld_request, port = 3, credit = 87
DICE Sim uArch: [LDST_UNIT]: cycle 712, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 712, operands ready of thread 177 for dice block id = 0
GPGPU-Sim Cycle 712: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 23
GPGPU-Sim Cycle 712: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 24
GPGPU-Sim Cycle 712: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 15
GPGPU-Sim Cycle 712: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 4
DICE-Sim Functional: cycle 713, cgra_core 0 executed thread 177 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 86
DICE-Sim uArch:  push_ld_request, port = 1, credit = 86
DICE-Sim uArch:  push_ld_request, port = 2, credit = 86
DICE-Sim uArch:  push_ld_request, port = 3, credit = 86
DICE Sim uArch: [LDST_UNIT]: cycle 713, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 713, operands ready of thread 178 for dice block id = 0
GPGPU-Sim Cycle 713: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 23
GPGPU-Sim Cycle 713: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 24
GPGPU-Sim Cycle 713: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 15
GPGPU-Sim Cycle 713: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 4
DICE-Sim Functional: cycle 714, cgra_core 0 executed thread 178 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 85
DICE-Sim uArch:  push_ld_request, port = 1, credit = 85
DICE-Sim uArch:  push_ld_request, port = 2, credit = 85
DICE-Sim uArch:  push_ld_request, port = 3, credit = 85
DICE Sim uArch: [LDST_UNIT]: cycle 714, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 714, operands ready of thread 179 for dice block id = 0
GPGPU-Sim Cycle 714: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 23
GPGPU-Sim Cycle 714: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 24
GPGPU-Sim Cycle 714: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 15
GPGPU-Sim Cycle 714: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 4
DICE-Sim Functional: cycle 715, cgra_core 0 executed thread 179 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 84
DICE-Sim uArch:  push_ld_request, port = 1, credit = 84
DICE-Sim uArch:  push_ld_request, port = 2, credit = 84
DICE-Sim uArch:  push_ld_request, port = 3, credit = 84
DICE Sim uArch: [LDST_UNIT]: cycle 715, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 715, operands ready of thread 180 for dice block id = 0
GPGPU-Sim Cycle 715: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 23
GPGPU-Sim Cycle 715: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 24
GPGPU-Sim Cycle 715: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 15
GPGPU-Sim Cycle 715: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 4
DICE-Sim Functional: cycle 716, cgra_core 0 executed thread 180 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 83
DICE-Sim uArch:  push_ld_request, port = 1, credit = 83
DICE-Sim uArch:  push_ld_request, port = 2, credit = 83
DICE-Sim uArch:  push_ld_request, port = 3, credit = 83
DICE Sim uArch: [LDST_UNIT]: cycle 716, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 716, operands ready of thread 181 for dice block id = 0
GPGPU-Sim Cycle 716: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 23
GPGPU-Sim Cycle 716: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 24
GPGPU-Sim Cycle 716: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 15
GPGPU-Sim Cycle 716: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 4
DICE-Sim Functional: cycle 717, cgra_core 0 executed thread 181 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 82
DICE-Sim uArch:  push_ld_request, port = 1, credit = 82
DICE-Sim uArch:  push_ld_request, port = 2, credit = 82
DICE-Sim uArch:  push_ld_request, port = 3, credit = 82
DICE Sim uArch: [LDST_UNIT]: cycle 717, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 717, operands ready of thread 182 for dice block id = 0
GPGPU-Sim Cycle 717: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 23
GPGPU-Sim Cycle 717: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 24
GPGPU-Sim Cycle 717: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 15
GPGPU-Sim Cycle 717: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 4
DICE-Sim Functional: cycle 718, cgra_core 0 executed thread 182 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 81
DICE-Sim uArch:  push_ld_request, port = 1, credit = 81
DICE-Sim uArch:  push_ld_request, port = 2, credit = 81
DICE-Sim uArch:  push_ld_request, port = 3, credit = 81
DICE Sim uArch: [LDST_UNIT]: cycle 718, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 718, operands ready of thread 183 for dice block id = 0
GPGPU-Sim Cycle 718: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 23
GPGPU-Sim Cycle 718: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 24
GPGPU-Sim Cycle 718: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 15
GPGPU-Sim Cycle 718: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 4
DICE-Sim Functional: cycle 719, cgra_core 0 executed thread 183 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 80
DICE-Sim uArch:  push_ld_request, port = 1, credit = 80
DICE-Sim uArch:  push_ld_request, port = 2, credit = 80
DICE-Sim uArch:  push_ld_request, port = 3, credit = 80
DICE Sim uArch: [LDST_UNIT]: cycle 719, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 719, operands ready of thread 184 for dice block id = 0
GPGPU-Sim Cycle 719: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 23
GPGPU-Sim Cycle 719: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 24
GPGPU-Sim Cycle 719: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 15
GPGPU-Sim Cycle 719: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 4
DICE-Sim Functional: cycle 720, cgra_core 0 executed thread 184 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 79
DICE-Sim uArch:  push_ld_request, port = 1, credit = 79
DICE-Sim uArch:  push_ld_request, port = 2, credit = 79
DICE-Sim uArch:  push_ld_request, port = 3, credit = 79
DICE Sim uArch: [LDST_UNIT]: cycle 720, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 720, operands ready of thread 185 for dice block id = 0
GPGPU-Sim Cycle 720: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 23
GPGPU-Sim Cycle 720: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 24
GPGPU-Sim Cycle 720: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 15
GPGPU-Sim Cycle 720: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 4
DICE-Sim Functional: cycle 721, cgra_core 0 executed thread 185 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 78
DICE-Sim uArch:  push_ld_request, port = 1, credit = 78
DICE-Sim uArch:  push_ld_request, port = 2, credit = 78
DICE-Sim uArch:  push_ld_request, port = 3, credit = 78
DICE Sim uArch: [LDST_UNIT]: cycle 721, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 721, operands ready of thread 186 for dice block id = 0
GPGPU-Sim Cycle 721: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 23
GPGPU-Sim Cycle 721: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 24
GPGPU-Sim Cycle 721: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 15
GPGPU-Sim Cycle 721: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 4
DICE-Sim Functional: cycle 722, cgra_core 0 executed thread 186 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 77
DICE-Sim uArch:  push_ld_request, port = 1, credit = 77
DICE-Sim uArch:  push_ld_request, port = 2, credit = 77
DICE-Sim uArch:  push_ld_request, port = 3, credit = 77
DICE Sim uArch: [LDST_UNIT]: cycle 722, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 722, operands ready of thread 187 for dice block id = 0
GPGPU-Sim Cycle 722: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 23
GPGPU-Sim Cycle 722: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 24
GPGPU-Sim Cycle 722: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 15
GPGPU-Sim Cycle 722: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 4
DICE-Sim Functional: cycle 723, cgra_core 0 executed thread 187 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 76
DICE-Sim uArch:  push_ld_request, port = 1, credit = 76
DICE-Sim uArch:  push_ld_request, port = 2, credit = 76
DICE-Sim uArch:  push_ld_request, port = 3, credit = 76
DICE Sim uArch: [LDST_UNIT]: cycle 723, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 723, operands ready of thread 188 for dice block id = 0
GPGPU-Sim Cycle 723: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 23
GPGPU-Sim Cycle 723: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 24
GPGPU-Sim Cycle 723: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 15
GPGPU-Sim Cycle 723: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 4
DICE-Sim Functional: cycle 724, cgra_core 0 executed thread 188 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 75
DICE-Sim uArch:  push_ld_request, port = 1, credit = 75
DICE-Sim uArch:  push_ld_request, port = 2, credit = 75
DICE-Sim uArch:  push_ld_request, port = 3, credit = 75
DICE Sim uArch: [LDST_UNIT]: cycle 724, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 724, operands ready of thread 189 for dice block id = 0
GPGPU-Sim Cycle 724: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 23
GPGPU-Sim Cycle 724: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 24
GPGPU-Sim Cycle 724: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 15
GPGPU-Sim Cycle 724: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 4
DICE-Sim Functional: cycle 725, cgra_core 0 executed thread 189 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 74
DICE-Sim uArch:  push_ld_request, port = 1, credit = 74
DICE-Sim uArch:  push_ld_request, port = 2, credit = 74
DICE-Sim uArch:  push_ld_request, port = 3, credit = 74
DICE Sim uArch: [LDST_UNIT]: cycle 725, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 725, operands ready of thread 190 for dice block id = 0
GPGPU-Sim Cycle 725: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 23
GPGPU-Sim Cycle 725: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 24
GPGPU-Sim Cycle 725: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 15
GPGPU-Sim Cycle 725: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 4
DICE-Sim Functional: cycle 726, cgra_core 0 executed thread 190 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 73
DICE-Sim uArch:  push_ld_request, port = 1, credit = 73
DICE-Sim uArch:  push_ld_request, port = 2, credit = 73
DICE-Sim uArch:  push_ld_request, port = 3, credit = 73
DICE Sim uArch: [LDST_UNIT]: cycle 726, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 726, operands ready of thread 191 for dice block id = 0
GPGPU-Sim Cycle 726: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 23
GPGPU-Sim Cycle 726: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 24
GPGPU-Sim Cycle 726: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 15
GPGPU-Sim Cycle 726: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 4
DICE-Sim Functional: cycle 727, cgra_core 0 executed thread 191 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 72
DICE-Sim uArch:  push_ld_request, port = 1, credit = 72
DICE-Sim uArch:  push_ld_request, port = 2, credit = 72
DICE-Sim uArch:  push_ld_request, port = 3, credit = 72
DICE Sim uArch: [LDST_UNIT]: cycle 727, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 727, operands ready of thread 192 for dice block id = 0
GPGPU-Sim Cycle 727: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 23
GPGPU-Sim Cycle 727: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 24
GPGPU-Sim Cycle 727: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 15
GPGPU-Sim Cycle 727: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 4
DICE-Sim Functional: cycle 728, cgra_core 0 executed thread 192 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 71
DICE-Sim uArch:  push_ld_request, port = 1, credit = 71
DICE-Sim uArch:  push_ld_request, port = 2, credit = 71
DICE-Sim uArch:  push_ld_request, port = 3, credit = 71
DICE Sim uArch: [LDST_UNIT]: cycle 728, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 728, operands ready of thread 193 for dice block id = 0
GPGPU-Sim Cycle 728: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 23
GPGPU-Sim Cycle 728: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 24
GPGPU-Sim Cycle 728: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 15
GPGPU-Sim Cycle 728: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 4
DICE-Sim Functional: cycle 729, cgra_core 0 executed thread 193 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 70
DICE-Sim uArch:  push_ld_request, port = 1, credit = 70
DICE-Sim uArch:  push_ld_request, port = 2, credit = 70
DICE-Sim uArch:  push_ld_request, port = 3, credit = 70
DICE Sim uArch: [LDST_UNIT]: cycle 729, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 729, operands ready of thread 194 for dice block id = 0
GPGPU-Sim Cycle 729: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 23
GPGPU-Sim Cycle 729: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 24
GPGPU-Sim Cycle 729: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 15
GPGPU-Sim Cycle 729: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 4
DICE-Sim Functional: cycle 730, cgra_core 0 executed thread 194 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 69
DICE-Sim uArch:  push_ld_request, port = 1, credit = 69
DICE-Sim uArch:  push_ld_request, port = 2, credit = 69
DICE-Sim uArch:  push_ld_request, port = 3, credit = 69
DICE Sim uArch: [LDST_UNIT]: cycle 730, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 730, operands ready of thread 195 for dice block id = 0
GPGPU-Sim Cycle 730: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 23
GPGPU-Sim Cycle 730: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 24
GPGPU-Sim Cycle 730: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 15
GPGPU-Sim Cycle 730: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 4
DICE-Sim Functional: cycle 731, cgra_core 0 executed thread 195 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 68
DICE-Sim uArch:  push_ld_request, port = 1, credit = 68
DICE-Sim uArch:  push_ld_request, port = 2, credit = 68
DICE-Sim uArch:  push_ld_request, port = 3, credit = 68
DICE Sim uArch: [LDST_UNIT]: cycle 731, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 731, operands ready of thread 196 for dice block id = 0
GPGPU-Sim Cycle 731: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 23
GPGPU-Sim Cycle 731: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 24
GPGPU-Sim Cycle 731: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 15
GPGPU-Sim Cycle 731: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 4
DICE-Sim Functional: cycle 732, cgra_core 0 executed thread 196 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 67
DICE-Sim uArch:  push_ld_request, port = 1, credit = 67
DICE-Sim uArch:  push_ld_request, port = 2, credit = 67
DICE-Sim uArch:  push_ld_request, port = 3, credit = 67
DICE Sim uArch: [LDST_UNIT]: cycle 732, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 732, operands ready of thread 197 for dice block id = 0
GPGPU-Sim Cycle 732: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 23
GPGPU-Sim Cycle 732: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 24
GPGPU-Sim Cycle 732: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 15
GPGPU-Sim Cycle 732: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 4
DICE-Sim Functional: cycle 733, cgra_core 0 executed thread 197 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 66
DICE-Sim uArch:  push_ld_request, port = 1, credit = 66
DICE-Sim uArch:  push_ld_request, port = 2, credit = 66
DICE-Sim uArch:  push_ld_request, port = 3, credit = 66
DICE Sim uArch: [LDST_UNIT]: cycle 733, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 733, operands ready of thread 198 for dice block id = 0
GPGPU-Sim Cycle 733: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 23
GPGPU-Sim Cycle 733: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 24
GPGPU-Sim Cycle 733: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 15
GPGPU-Sim Cycle 733: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 4
DICE-Sim Functional: cycle 734, cgra_core 0 executed thread 198 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 65
DICE-Sim uArch:  push_ld_request, port = 1, credit = 65
DICE-Sim uArch:  push_ld_request, port = 2, credit = 65
DICE-Sim uArch:  push_ld_request, port = 3, credit = 65
DICE Sim uArch: [LDST_UNIT]: cycle 734, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 734, operands ready of thread 199 for dice block id = 0
GPGPU-Sim Cycle 734: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 23
GPGPU-Sim Cycle 734: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 24
GPGPU-Sim Cycle 734: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 15
GPGPU-Sim Cycle 734: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 4
DICE-Sim Functional: cycle 735, cgra_core 0 executed thread 199 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 64
DICE-Sim uArch:  push_ld_request, port = 1, credit = 64
DICE-Sim uArch:  push_ld_request, port = 2, credit = 64
DICE-Sim uArch:  push_ld_request, port = 3, credit = 64
DICE Sim uArch: [LDST_UNIT]: cycle 735, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 735, operands ready of thread 200 for dice block id = 0
GPGPU-Sim Cycle 735: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 23
GPGPU-Sim Cycle 735: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 24
GPGPU-Sim Cycle 735: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 15
GPGPU-Sim Cycle 735: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 4
DICE-Sim Functional: cycle 736, cgra_core 0 executed thread 200 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 63
DICE-Sim uArch:  push_ld_request, port = 1, credit = 63
DICE-Sim uArch:  push_ld_request, port = 2, credit = 63
DICE-Sim uArch:  push_ld_request, port = 3, credit = 63
DICE Sim uArch: [LDST_UNIT]: cycle 736, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 736, operands ready of thread 201 for dice block id = 0
GPGPU-Sim Cycle 736: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 23
GPGPU-Sim Cycle 736: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 24
GPGPU-Sim Cycle 736: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 15
GPGPU-Sim Cycle 736: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 4
DICE-Sim Functional: cycle 737, cgra_core 0 executed thread 201 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 62
DICE-Sim uArch:  push_ld_request, port = 1, credit = 62
DICE-Sim uArch:  push_ld_request, port = 2, credit = 62
DICE-Sim uArch:  push_ld_request, port = 3, credit = 62
DICE Sim uArch: [LDST_UNIT]: cycle 737, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 737, operands ready of thread 202 for dice block id = 0
GPGPU-Sim Cycle 737: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 23
GPGPU-Sim Cycle 737: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 24
GPGPU-Sim Cycle 737: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 15
GPGPU-Sim Cycle 737: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 4
DICE-Sim Functional: cycle 738, cgra_core 0 executed thread 202 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 61
DICE-Sim uArch:  push_ld_request, port = 1, credit = 61
DICE-Sim uArch:  push_ld_request, port = 2, credit = 61
DICE-Sim uArch:  push_ld_request, port = 3, credit = 61
DICE Sim uArch: [LDST_UNIT]: cycle 738, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 738, operands ready of thread 203 for dice block id = 0
GPGPU-Sim Cycle 738: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 23
GPGPU-Sim Cycle 738: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 24
GPGPU-Sim Cycle 738: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 15
GPGPU-Sim Cycle 738: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 4
DICE-Sim Functional: cycle 739, cgra_core 0 executed thread 203 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 60
DICE-Sim uArch:  push_ld_request, port = 1, credit = 60
DICE-Sim uArch:  push_ld_request, port = 2, credit = 60
DICE-Sim uArch:  push_ld_request, port = 3, credit = 60
DICE Sim uArch: [LDST_UNIT]: cycle 739, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 739, operands ready of thread 204 for dice block id = 0
GPGPU-Sim Cycle 739: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 23
GPGPU-Sim Cycle 739: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 24
GPGPU-Sim Cycle 739: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 15
GPGPU-Sim Cycle 739: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 4
DICE-Sim Functional: cycle 740, cgra_core 0 executed thread 204 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 59
DICE-Sim uArch:  push_ld_request, port = 1, credit = 59
DICE-Sim uArch:  push_ld_request, port = 2, credit = 59
DICE-Sim uArch:  push_ld_request, port = 3, credit = 59
DICE Sim uArch: [LDST_UNIT]: cycle 740, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 740, operands ready of thread 205 for dice block id = 0
GPGPU-Sim Cycle 740: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 23
GPGPU-Sim Cycle 740: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 24
GPGPU-Sim Cycle 740: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 15
GPGPU-Sim Cycle 740: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 4
DICE-Sim Functional: cycle 741, cgra_core 0 executed thread 205 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 58
DICE-Sim uArch:  push_ld_request, port = 1, credit = 58
DICE-Sim uArch:  push_ld_request, port = 2, credit = 58
DICE-Sim uArch:  push_ld_request, port = 3, credit = 58
DICE Sim uArch: [LDST_UNIT]: cycle 741, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 741, operands ready of thread 206 for dice block id = 0
GPGPU-Sim Cycle 741: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 23
GPGPU-Sim Cycle 741: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 24
GPGPU-Sim Cycle 741: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 15
GPGPU-Sim Cycle 741: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 4
DICE-Sim Functional: cycle 742, cgra_core 0 executed thread 206 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 57
DICE-Sim uArch:  push_ld_request, port = 1, credit = 57
DICE-Sim uArch:  push_ld_request, port = 2, credit = 57
DICE-Sim uArch:  push_ld_request, port = 3, credit = 57
DICE Sim uArch: [LDST_UNIT]: cycle 742, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 742, operands ready of thread 207 for dice block id = 0
GPGPU-Sim Cycle 742: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 23
GPGPU-Sim Cycle 742: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 24
GPGPU-Sim Cycle 742: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 15
GPGPU-Sim Cycle 742: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 4
DICE-Sim Functional: cycle 743, cgra_core 0 executed thread 207 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 56
DICE-Sim uArch:  push_ld_request, port = 1, credit = 56
DICE-Sim uArch:  push_ld_request, port = 2, credit = 56
DICE-Sim uArch:  push_ld_request, port = 3, credit = 56
DICE Sim uArch: [LDST_UNIT]: cycle 743, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 743, operands ready of thread 208 for dice block id = 0
GPGPU-Sim Cycle 743: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 23
GPGPU-Sim Cycle 743: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 24
GPGPU-Sim Cycle 743: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 15
GPGPU-Sim Cycle 743: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 4
DICE-Sim Functional: cycle 744, cgra_core 0 executed thread 208 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 55
DICE-Sim uArch:  push_ld_request, port = 1, credit = 55
DICE-Sim uArch:  push_ld_request, port = 2, credit = 55
DICE-Sim uArch:  push_ld_request, port = 3, credit = 55
DICE Sim uArch: [LDST_UNIT]: cycle 744, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 744, operands ready of thread 209 for dice block id = 0
GPGPU-Sim Cycle 744: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 23
GPGPU-Sim Cycle 744: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 24
GPGPU-Sim Cycle 744: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 15
GPGPU-Sim Cycle 744: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 4
DICE-Sim Functional: cycle 745, cgra_core 0 executed thread 209 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 54
DICE-Sim uArch:  push_ld_request, port = 1, credit = 54
DICE-Sim uArch:  push_ld_request, port = 2, credit = 54
DICE-Sim uArch:  push_ld_request, port = 3, credit = 54
DICE Sim uArch: [LDST_UNIT]: cycle 745, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 745, operands ready of thread 210 for dice block id = 0
GPGPU-Sim Cycle 745: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 23
GPGPU-Sim Cycle 745: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 24
GPGPU-Sim Cycle 745: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 15
GPGPU-Sim Cycle 745: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 4
DICE-Sim Functional: cycle 746, cgra_core 0 executed thread 210 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 53
DICE-Sim uArch:  push_ld_request, port = 1, credit = 53
DICE-Sim uArch:  push_ld_request, port = 2, credit = 53
DICE-Sim uArch:  push_ld_request, port = 3, credit = 53
DICE Sim uArch: [LDST_UNIT]: cycle 746, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 746, operands ready of thread 211 for dice block id = 0
GPGPU-Sim Cycle 746: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 23
GPGPU-Sim Cycle 746: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 24
GPGPU-Sim Cycle 746: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 15
GPGPU-Sim Cycle 746: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 4
DICE-Sim Functional: cycle 747, cgra_core 0 executed thread 211 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 52
DICE-Sim uArch:  push_ld_request, port = 1, credit = 52
DICE-Sim uArch:  push_ld_request, port = 2, credit = 52
DICE-Sim uArch:  push_ld_request, port = 3, credit = 52
DICE Sim uArch: [LDST_UNIT]: cycle 747, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 747, operands ready of thread 212 for dice block id = 0
GPGPU-Sim Cycle 747: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 23
GPGPU-Sim Cycle 747: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 24
GPGPU-Sim Cycle 747: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 15
GPGPU-Sim Cycle 747: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 4
DICE-Sim Functional: cycle 748, cgra_core 0 executed thread 212 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 51
DICE-Sim uArch:  push_ld_request, port = 1, credit = 51
DICE-Sim uArch:  push_ld_request, port = 2, credit = 51
DICE-Sim uArch:  push_ld_request, port = 3, credit = 51
DICE Sim uArch: [LDST_UNIT]: cycle 748, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 748, operands ready of thread 213 for dice block id = 0
GPGPU-Sim Cycle 748: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 23
GPGPU-Sim Cycle 748: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 24
GPGPU-Sim Cycle 748: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 15
GPGPU-Sim Cycle 748: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 4
DICE-Sim Functional: cycle 749, cgra_core 0 executed thread 213 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 50
DICE-Sim uArch:  push_ld_request, port = 1, credit = 50
DICE-Sim uArch:  push_ld_request, port = 2, credit = 50
DICE-Sim uArch:  push_ld_request, port = 3, credit = 50
DICE Sim uArch: [LDST_UNIT]: cycle 749, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 749, operands ready of thread 214 for dice block id = 0
GPGPU-Sim Cycle 749: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 23
GPGPU-Sim Cycle 749: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 24
GPGPU-Sim Cycle 749: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 15
GPGPU-Sim Cycle 749: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 4
DICE-Sim Functional: cycle 750, cgra_core 0 executed thread 214 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 49
DICE-Sim uArch:  push_ld_request, port = 1, credit = 49
DICE-Sim uArch:  push_ld_request, port = 2, credit = 49
DICE-Sim uArch:  push_ld_request, port = 3, credit = 49
DICE Sim uArch: [LDST_UNIT]: cycle 750, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 750, operands ready of thread 215 for dice block id = 0
GPGPU-Sim Cycle 750: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 23
GPGPU-Sim Cycle 750: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 24
GPGPU-Sim Cycle 750: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 15
GPGPU-Sim Cycle 750: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 4
DICE-Sim Functional: cycle 751, cgra_core 0 executed thread 215 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 48
DICE-Sim uArch:  push_ld_request, port = 1, credit = 48
DICE-Sim uArch:  push_ld_request, port = 2, credit = 48
DICE-Sim uArch:  push_ld_request, port = 3, credit = 48
DICE Sim uArch: [LDST_UNIT]: cycle 751, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 751, operands ready of thread 216 for dice block id = 0
GPGPU-Sim Cycle 751: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 23
GPGPU-Sim Cycle 751: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 24
GPGPU-Sim Cycle 751: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 15
GPGPU-Sim Cycle 751: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 4
DICE-Sim Functional: cycle 752, cgra_core 0 executed thread 216 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 47
DICE-Sim uArch:  push_ld_request, port = 1, credit = 47
DICE-Sim uArch:  push_ld_request, port = 2, credit = 47
DICE-Sim uArch:  push_ld_request, port = 3, credit = 47
DICE Sim uArch: [LDST_UNIT]: cycle 752, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 752, operands ready of thread 217 for dice block id = 0
GPGPU-Sim Cycle 752: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 23
GPGPU-Sim Cycle 752: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 24
GPGPU-Sim Cycle 752: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 15
GPGPU-Sim Cycle 752: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 4
DICE-Sim Functional: cycle 753, cgra_core 0 executed thread 217 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 46
DICE-Sim uArch:  push_ld_request, port = 1, credit = 46
DICE-Sim uArch:  push_ld_request, port = 2, credit = 46
DICE-Sim uArch:  push_ld_request, port = 3, credit = 46
DICE Sim uArch: [LDST_UNIT]: cycle 753, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 753, operands ready of thread 218 for dice block id = 0
GPGPU-Sim Cycle 753: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 23
GPGPU-Sim Cycle 753: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 24
GPGPU-Sim Cycle 753: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 15
GPGPU-Sim Cycle 753: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 4
DICE-Sim Functional: cycle 754, cgra_core 0 executed thread 218 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 45
DICE-Sim uArch:  push_ld_request, port = 1, credit = 45
DICE-Sim uArch:  push_ld_request, port = 2, credit = 45
DICE-Sim uArch:  push_ld_request, port = 3, credit = 45
DICE Sim uArch: [LDST_UNIT]: cycle 754, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 754, operands ready of thread 219 for dice block id = 0
GPGPU-Sim Cycle 754: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 23
GPGPU-Sim Cycle 754: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 24
GPGPU-Sim Cycle 754: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 15
GPGPU-Sim Cycle 754: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 4
DICE-Sim Functional: cycle 755, cgra_core 0 executed thread 219 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 44
DICE-Sim uArch:  push_ld_request, port = 1, credit = 44
DICE-Sim uArch:  push_ld_request, port = 2, credit = 44
DICE-Sim uArch:  push_ld_request, port = 3, credit = 44
DICE Sim uArch: [LDST_UNIT]: cycle 755, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 755, operands ready of thread 220 for dice block id = 0
GPGPU-Sim Cycle 755: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 23
GPGPU-Sim Cycle 755: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 24
GPGPU-Sim Cycle 755: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 15
GPGPU-Sim Cycle 755: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 4
DICE-Sim Functional: cycle 756, cgra_core 0 executed thread 220 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 43
DICE-Sim uArch:  push_ld_request, port = 1, credit = 43
DICE-Sim uArch:  push_ld_request, port = 2, credit = 43
DICE-Sim uArch:  push_ld_request, port = 3, credit = 43
DICE Sim uArch: [LDST_UNIT]: cycle 756, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 756, operands ready of thread 221 for dice block id = 0
GPGPU-Sim Cycle 756: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 23
GPGPU-Sim Cycle 756: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 24
GPGPU-Sim Cycle 756: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 15
GPGPU-Sim Cycle 756: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 4
DICE-Sim Functional: cycle 757, cgra_core 0 executed thread 221 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 42
DICE-Sim uArch:  push_ld_request, port = 1, credit = 42
DICE-Sim uArch:  push_ld_request, port = 2, credit = 42
DICE-Sim uArch:  push_ld_request, port = 3, credit = 42
DICE Sim uArch: [LDST_UNIT]: cycle 757, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 757, operands ready of thread 222 for dice block id = 0
GPGPU-Sim Cycle 757: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 23
GPGPU-Sim Cycle 757: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 24
GPGPU-Sim Cycle 757: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 15
GPGPU-Sim Cycle 757: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 4
DICE-Sim Functional: cycle 758, cgra_core 0 executed thread 222 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 41
DICE-Sim uArch:  push_ld_request, port = 1, credit = 41
DICE-Sim uArch:  push_ld_request, port = 2, credit = 41
DICE-Sim uArch:  push_ld_request, port = 3, credit = 41
DICE Sim uArch: [LDST_UNIT]: cycle 758, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 758, operands ready of thread 223 for dice block id = 0
GPGPU-Sim Cycle 758: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 23
GPGPU-Sim Cycle 758: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 24
GPGPU-Sim Cycle 758: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 15
GPGPU-Sim Cycle 758: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 4
DICE-Sim Functional: cycle 759, cgra_core 0 executed thread 223 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 40
DICE-Sim uArch:  push_ld_request, port = 1, credit = 40
DICE-Sim uArch:  push_ld_request, port = 2, credit = 40
DICE-Sim uArch:  push_ld_request, port = 3, credit = 40
DICE Sim uArch: [LDST_UNIT]: cycle 759, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 759, operands ready of thread 224 for dice block id = 0
GPGPU-Sim Cycle 759: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 23
GPGPU-Sim Cycle 759: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 24
GPGPU-Sim Cycle 759: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 15
GPGPU-Sim Cycle 759: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 4
DICE-Sim Functional: cycle 760, cgra_core 0 executed thread 224 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 39
DICE-Sim uArch:  push_ld_request, port = 1, credit = 39
DICE-Sim uArch:  push_ld_request, port = 2, credit = 39
DICE-Sim uArch:  push_ld_request, port = 3, credit = 39
DICE Sim uArch: [LDST_UNIT]: cycle 760, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 760, operands ready of thread 225 for dice block id = 0
GPGPU-Sim Cycle 760: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 23
GPGPU-Sim Cycle 760: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 24
GPGPU-Sim Cycle 760: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 15
GPGPU-Sim Cycle 760: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 4
DICE-Sim Functional: cycle 761, cgra_core 0 executed thread 225 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 38
DICE-Sim uArch:  push_ld_request, port = 1, credit = 38
DICE-Sim uArch:  push_ld_request, port = 2, credit = 38
DICE-Sim uArch:  push_ld_request, port = 3, credit = 38
DICE Sim uArch: [LDST_UNIT]: cycle 761, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 761, operands ready of thread 226 for dice block id = 0
GPGPU-Sim Cycle 761: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 23
GPGPU-Sim Cycle 761: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 24
GPGPU-Sim Cycle 761: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 15
GPGPU-Sim Cycle 761: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 4
DICE-Sim Functional: cycle 762, cgra_core 0 executed thread 226 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 37
DICE-Sim uArch:  push_ld_request, port = 1, credit = 37
DICE-Sim uArch:  push_ld_request, port = 2, credit = 37
DICE-Sim uArch:  push_ld_request, port = 3, credit = 37
DICE Sim uArch: [LDST_UNIT]: cycle 762, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 762, operands ready of thread 227 for dice block id = 0
GPGPU-Sim Cycle 762: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 23
GPGPU-Sim Cycle 762: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 24
GPGPU-Sim Cycle 762: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 15
GPGPU-Sim Cycle 762: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 4
DICE-Sim Functional: cycle 763, cgra_core 0 executed thread 227 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 36
DICE-Sim uArch:  push_ld_request, port = 1, credit = 36
DICE-Sim uArch:  push_ld_request, port = 2, credit = 36
DICE-Sim uArch:  push_ld_request, port = 3, credit = 36
DICE Sim uArch: [LDST_UNIT]: cycle 763, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 763, operands ready of thread 228 for dice block id = 0
GPGPU-Sim Cycle 763: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 23
GPGPU-Sim Cycle 763: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 24
GPGPU-Sim Cycle 763: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 15
GPGPU-Sim Cycle 763: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 4
DICE-Sim Functional: cycle 764, cgra_core 0 executed thread 228 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 35
DICE-Sim uArch:  push_ld_request, port = 1, credit = 35
DICE-Sim uArch:  push_ld_request, port = 2, credit = 35
DICE-Sim uArch:  push_ld_request, port = 3, credit = 35
DICE Sim uArch: [LDST_UNIT]: cycle 764, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 764, operands ready of thread 229 for dice block id = 0
GPGPU-Sim Cycle 764: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 23
GPGPU-Sim Cycle 764: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 24
GPGPU-Sim Cycle 764: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 15
GPGPU-Sim Cycle 764: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 4
DICE-Sim Functional: cycle 765, cgra_core 0 executed thread 229 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 34
DICE-Sim uArch:  push_ld_request, port = 1, credit = 34
DICE-Sim uArch:  push_ld_request, port = 2, credit = 34
DICE-Sim uArch:  push_ld_request, port = 3, credit = 34
DICE Sim uArch: [LDST_UNIT]: cycle 765, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 765, operands ready of thread 230 for dice block id = 0
GPGPU-Sim Cycle 765: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 23
GPGPU-Sim Cycle 765: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 24
GPGPU-Sim Cycle 765: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 15
GPGPU-Sim Cycle 765: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 4
DICE-Sim Functional: cycle 766, cgra_core 0 executed thread 230 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 33
DICE-Sim uArch:  push_ld_request, port = 1, credit = 33
DICE-Sim uArch:  push_ld_request, port = 2, credit = 33
DICE-Sim uArch:  push_ld_request, port = 3, credit = 33
DICE Sim uArch: [LDST_UNIT]: cycle 766, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 766, operands ready of thread 231 for dice block id = 0
GPGPU-Sim Cycle 766: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 23
GPGPU-Sim Cycle 766: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 24
GPGPU-Sim Cycle 766: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 15
GPGPU-Sim Cycle 766: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 4
DICE-Sim Functional: cycle 767, cgra_core 0 executed thread 231 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 32
DICE-Sim uArch:  push_ld_request, port = 1, credit = 32
DICE-Sim uArch:  push_ld_request, port = 2, credit = 32
DICE-Sim uArch:  push_ld_request, port = 3, credit = 32
DICE Sim uArch: [LDST_UNIT]: cycle 767, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 767, operands ready of thread 232 for dice block id = 0
GPGPU-Sim Cycle 767: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 23
GPGPU-Sim Cycle 767: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 24
GPGPU-Sim Cycle 767: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 15
GPGPU-Sim Cycle 767: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 4
DICE-Sim Functional: cycle 768, cgra_core 0 executed thread 232 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 31
DICE-Sim uArch:  push_ld_request, port = 1, credit = 31
DICE-Sim uArch:  push_ld_request, port = 2, credit = 31
DICE-Sim uArch:  push_ld_request, port = 3, credit = 31
DICE Sim uArch: [LDST_UNIT]: cycle 768, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 768, operands ready of thread 233 for dice block id = 0
GPGPU-Sim Cycle 768: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 23
GPGPU-Sim Cycle 768: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 24
GPGPU-Sim Cycle 768: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 15
GPGPU-Sim Cycle 768: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 4
DICE-Sim Functional: cycle 769, cgra_core 0 executed thread 233 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 30
DICE-Sim uArch:  push_ld_request, port = 1, credit = 30
DICE-Sim uArch:  push_ld_request, port = 2, credit = 30
DICE-Sim uArch:  push_ld_request, port = 3, credit = 30
DICE Sim uArch: [LDST_UNIT]: cycle 769, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 769, operands ready of thread 234 for dice block id = 0
GPGPU-Sim Cycle 769: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 23
GPGPU-Sim Cycle 769: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 24
GPGPU-Sim Cycle 769: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 15
GPGPU-Sim Cycle 769: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 4
DICE-Sim Functional: cycle 770, cgra_core 0 executed thread 234 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 29
DICE-Sim uArch:  push_ld_request, port = 1, credit = 29
DICE-Sim uArch:  push_ld_request, port = 2, credit = 29
DICE-Sim uArch:  push_ld_request, port = 3, credit = 29
DICE Sim uArch: [LDST_UNIT]: cycle 770, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 770, operands ready of thread 235 for dice block id = 0
GPGPU-Sim Cycle 770: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 23
GPGPU-Sim Cycle 770: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 24
GPGPU-Sim Cycle 770: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 15
GPGPU-Sim Cycle 770: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 4
DICE-Sim Functional: cycle 771, cgra_core 0 executed thread 235 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 28
DICE-Sim uArch:  push_ld_request, port = 1, credit = 28
DICE-Sim uArch:  push_ld_request, port = 2, credit = 28
DICE-Sim uArch:  push_ld_request, port = 3, credit = 28
DICE Sim uArch: [LDST_UNIT]: cycle 771, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 771, operands ready of thread 236 for dice block id = 0
GPGPU-Sim Cycle 771: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 23
GPGPU-Sim Cycle 771: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 24
GPGPU-Sim Cycle 771: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 15
GPGPU-Sim Cycle 771: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 4
DICE-Sim Functional: cycle 772, cgra_core 0 executed thread 236 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 27
DICE-Sim uArch:  push_ld_request, port = 1, credit = 27
DICE-Sim uArch:  push_ld_request, port = 2, credit = 27
DICE-Sim uArch:  push_ld_request, port = 3, credit = 27
DICE Sim uArch: [LDST_UNIT]: cycle 772, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 772, operands ready of thread 237 for dice block id = 0
GPGPU-Sim Cycle 772: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 23
GPGPU-Sim Cycle 772: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 24
GPGPU-Sim Cycle 772: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 15
GPGPU-Sim Cycle 772: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 4
DICE-Sim Functional: cycle 773, cgra_core 0 executed thread 237 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 26
DICE-Sim uArch:  push_ld_request, port = 1, credit = 26
DICE-Sim uArch:  push_ld_request, port = 2, credit = 26
DICE-Sim uArch:  push_ld_request, port = 3, credit = 26
DICE Sim uArch: [LDST_UNIT]: cycle 773, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 773, operands ready of thread 238 for dice block id = 0
GPGPU-Sim Cycle 773: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 23
GPGPU-Sim Cycle 773: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 24
GPGPU-Sim Cycle 773: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 15
GPGPU-Sim Cycle 773: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 4
DICE-Sim Functional: cycle 774, cgra_core 0 executed thread 238 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 25
DICE-Sim uArch:  push_ld_request, port = 1, credit = 25
DICE-Sim uArch:  push_ld_request, port = 2, credit = 25
DICE-Sim uArch:  push_ld_request, port = 3, credit = 25
DICE Sim uArch: [LDST_UNIT]: cycle 774, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 774, operands ready of thread 239 for dice block id = 0
GPGPU-Sim Cycle 774: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 23
GPGPU-Sim Cycle 774: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 24
GPGPU-Sim Cycle 774: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 15
GPGPU-Sim Cycle 774: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 4
DICE-Sim Functional: cycle 775, cgra_core 0 executed thread 239 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 24
DICE-Sim uArch:  push_ld_request, port = 1, credit = 24
DICE-Sim uArch:  push_ld_request, port = 2, credit = 24
DICE-Sim uArch:  push_ld_request, port = 3, credit = 24
DICE Sim uArch: [LDST_UNIT]: cycle 775, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 775, operands ready of thread 240 for dice block id = 0
GPGPU-Sim Cycle 775: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 23
GPGPU-Sim Cycle 775: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 24
GPGPU-Sim Cycle 775: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 15
GPGPU-Sim Cycle 775: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 4
DICE-Sim Functional: cycle 776, cgra_core 0 executed thread 240 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 23
DICE-Sim uArch:  push_ld_request, port = 1, credit = 23
DICE-Sim uArch:  push_ld_request, port = 2, credit = 23
DICE-Sim uArch:  push_ld_request, port = 3, credit = 23
DICE Sim uArch: [LDST_UNIT]: cycle 776, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 776, operands ready of thread 241 for dice block id = 0
GPGPU-Sim Cycle 776: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 23
GPGPU-Sim Cycle 776: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 24
GPGPU-Sim Cycle 776: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 15
GPGPU-Sim Cycle 776: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 4
DICE-Sim Functional: cycle 777, cgra_core 0 executed thread 241 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 22
DICE-Sim uArch:  push_ld_request, port = 1, credit = 22
DICE-Sim uArch:  push_ld_request, port = 2, credit = 22
DICE-Sim uArch:  push_ld_request, port = 3, credit = 22
DICE Sim uArch: [LDST_UNIT]: cycle 777, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 777, operands ready of thread 242 for dice block id = 0
GPGPU-Sim Cycle 777: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 23
GPGPU-Sim Cycle 777: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 24
GPGPU-Sim Cycle 777: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 15
GPGPU-Sim Cycle 777: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 4
DICE-Sim Functional: cycle 778, cgra_core 0 executed thread 242 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 21
DICE-Sim uArch:  push_ld_request, port = 1, credit = 21
DICE-Sim uArch:  push_ld_request, port = 2, credit = 21
DICE-Sim uArch:  push_ld_request, port = 3, credit = 21
DICE Sim uArch: [LDST_UNIT]: cycle 778, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 778, operands ready of thread 243 for dice block id = 0
GPGPU-Sim Cycle 778: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 23
GPGPU-Sim Cycle 778: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 24
GPGPU-Sim Cycle 778: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 15
GPGPU-Sim Cycle 778: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 4
DICE-Sim Functional: cycle 779, cgra_core 0 executed thread 243 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 20
DICE-Sim uArch:  push_ld_request, port = 1, credit = 20
DICE-Sim uArch:  push_ld_request, port = 2, credit = 20
DICE-Sim uArch:  push_ld_request, port = 3, credit = 20
DICE Sim uArch: [LDST_UNIT]: cycle 779, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 779, operands ready of thread 244 for dice block id = 0
GPGPU-Sim Cycle 779: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 23
GPGPU-Sim Cycle 779: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 24
GPGPU-Sim Cycle 779: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 15
GPGPU-Sim Cycle 779: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 4
DICE-Sim Functional: cycle 780, cgra_core 0 executed thread 244 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 19
DICE-Sim uArch:  push_ld_request, port = 1, credit = 19
DICE-Sim uArch:  push_ld_request, port = 2, credit = 19
DICE-Sim uArch:  push_ld_request, port = 3, credit = 19
DICE Sim uArch: [LDST_UNIT]: cycle 780, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 780, operands ready of thread 245 for dice block id = 0
GPGPU-Sim Cycle 780: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 23
GPGPU-Sim Cycle 780: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 24
GPGPU-Sim Cycle 780: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 15
GPGPU-Sim Cycle 780: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 4
DICE-Sim Functional: cycle 781, cgra_core 0 executed thread 245 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 18
DICE-Sim uArch:  push_ld_request, port = 1, credit = 18
DICE-Sim uArch:  push_ld_request, port = 2, credit = 18
DICE-Sim uArch:  push_ld_request, port = 3, credit = 18
DICE Sim uArch: [LDST_UNIT]: cycle 781, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 781, operands ready of thread 246 for dice block id = 0
GPGPU-Sim Cycle 781: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 23
GPGPU-Sim Cycle 781: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 24
GPGPU-Sim Cycle 781: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 15
GPGPU-Sim Cycle 781: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 4
DICE-Sim Functional: cycle 782, cgra_core 0 executed thread 246 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 17
DICE-Sim uArch:  push_ld_request, port = 1, credit = 17
DICE-Sim uArch:  push_ld_request, port = 2, credit = 17
DICE-Sim uArch:  push_ld_request, port = 3, credit = 17
DICE Sim uArch: [LDST_UNIT]: cycle 782, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 782, operands ready of thread 247 for dice block id = 0
GPGPU-Sim Cycle 782: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 23
GPGPU-Sim Cycle 782: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 24
GPGPU-Sim Cycle 782: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 15
GPGPU-Sim Cycle 782: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 4
DICE-Sim Functional: cycle 783, cgra_core 0 executed thread 247 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 16
DICE-Sim uArch:  push_ld_request, port = 1, credit = 16
DICE-Sim uArch:  push_ld_request, port = 2, credit = 16
DICE-Sim uArch:  push_ld_request, port = 3, credit = 16
DICE Sim uArch: [LDST_UNIT]: cycle 783, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 783, operands ready of thread 248 for dice block id = 0
GPGPU-Sim Cycle 783: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 23
GPGPU-Sim Cycle 783: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 24
GPGPU-Sim Cycle 783: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 15
GPGPU-Sim Cycle 783: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 4
GPGPU-Sim Cycle 784: MEMORY_PARTITION_UNIT -  1 - mem_fetch request 0x619000025380 return from dram to sub partition 0
DICE-Sim Functional: cycle 784, cgra_core 0 executed thread 248 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 15
DICE-Sim uArch:  push_ld_request, port = 1, credit = 15
DICE-Sim uArch:  push_ld_request, port = 2, credit = 15
DICE-Sim uArch:  push_ld_request, port = 3, credit = 15
DICE Sim uArch: [LDST_UNIT]: cycle 784, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 784, operands ready of thread 249 for dice block id = 0
GPGPU-Sim Cycle 784: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 23
GPGPU-Sim Cycle 784: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 24
GPGPU-Sim Cycle 784: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 15
GPGPU-Sim Cycle 784: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 4
DICE-Sim Functional: cycle 785, cgra_core 0 executed thread 249 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 14
DICE-Sim uArch:  push_ld_request, port = 1, credit = 14
DICE-Sim uArch:  push_ld_request, port = 2, credit = 14
DICE-Sim uArch:  push_ld_request, port = 3, credit = 14
DICE Sim uArch: [LDST_UNIT]: cycle 785, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 785, operands ready of thread 250 for dice block id = 0
GPGPU-Sim Cycle 785: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 23
GPGPU-Sim Cycle 785: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 24
GPGPU-Sim Cycle 785: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 15
GPGPU-Sim Cycle 785: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 4
GPGPU-Sim Cycle 786: MEMORY_PARTITION_UNIT -  1 - mem_fetch request 0x619000025880 return from dram to sub partition 0
DICE-Sim Functional: cycle 786, cgra_core 0 executed thread 250 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 13
DICE-Sim uArch:  push_ld_request, port = 1, credit = 13
DICE-Sim uArch:  push_ld_request, port = 2, credit = 13
DICE-Sim uArch:  push_ld_request, port = 3, credit = 13
DICE Sim uArch: [LDST_UNIT]: cycle 786, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 786, operands ready of thread 251 for dice block id = 0
GPGPU-Sim Cycle 786: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 23
GPGPU-Sim Cycle 786: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 24
GPGPU-Sim Cycle 786: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 15
GPGPU-Sim Cycle 786: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 4
DICE-Sim Functional: cycle 787, cgra_core 0 executed thread 251 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 12
DICE-Sim uArch:  push_ld_request, port = 1, credit = 12
DICE-Sim uArch:  push_ld_request, port = 2, credit = 12
DICE-Sim uArch:  push_ld_request, port = 3, credit = 12
DICE Sim uArch: [LDST_UNIT]: cycle 787, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 787, operands ready of thread 252 for dice block id = 0
GPGPU-Sim Cycle 787: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 23
GPGPU-Sim Cycle 787: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 24
GPGPU-Sim Cycle 787: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 15
GPGPU-Sim Cycle 787: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 4
GPGPU-Sim Cycle 788: MEMORY_PARTITION_UNIT -  1 - mem_fetch request 0x619000025d80 return from dram to sub partition 0
DICE-Sim Functional: cycle 788, cgra_core 0 executed thread 252 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 11
DICE-Sim uArch:  push_ld_request, port = 1, credit = 11
DICE-Sim uArch:  push_ld_request, port = 2, credit = 11
DICE-Sim uArch:  push_ld_request, port = 3, credit = 11
DICE Sim uArch: [LDST_UNIT]: cycle 788, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 788, operands ready of thread 253 for dice block id = 0
GPGPU-Sim Cycle 788: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 23
GPGPU-Sim Cycle 788: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 24
GPGPU-Sim Cycle 788: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 15
GPGPU-Sim Cycle 788: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 4
DICE-Sim Functional: cycle 789, cgra_core 0 executed thread 253 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
DICE-Sim uArch:  push_ld_request, port = 1, credit = 10
DICE-Sim uArch:  push_ld_request, port = 2, credit = 10
DICE-Sim uArch:  push_ld_request, port = 3, credit = 10
DICE Sim uArch: [LDST_UNIT]: cycle 789, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 789, operands ready of thread 254 for dice block id = 0
GPGPU-Sim Cycle 789: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 23
GPGPU-Sim Cycle 789: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 24
GPGPU-Sim Cycle 789: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 15
GPGPU-Sim Cycle 789: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 4
DICE-Sim Functional: cycle 790, cgra_core 0 executed thread 254 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 9
DICE-Sim uArch:  push_ld_request, port = 1, credit = 9
DICE-Sim uArch:  push_ld_request, port = 2, credit = 9
DICE-Sim uArch:  push_ld_request, port = 3, credit = 9
DICE Sim uArch: [LDST_UNIT]: cycle 790, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCHER]: cycle 790, operands ready of thread 255 for dice block id = 0
GPGPU-Sim Cycle 790: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 23
GPGPU-Sim Cycle 790: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 24
GPGPU-Sim Cycle 790: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 15
GPGPU-Sim Cycle 790: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 4
DICE Sim uArch [DISPATCH_END]: Cycle 790, Block=0
GPGPU-Sim Cycle 791: MEMORY_PARTITION_UNIT -  1 - mem_fetch request 0x619000026280 return from dram to sub partition 0
DICE-Sim Functional: cycle 791, cgra_core 0 executed thread 255 run dice-block 0
DICE-Sim uArch:  push_ld_request, port = 0, credit = 8
DICE-Sim uArch:  push_ld_request, port = 1, credit = 8
DICE-Sim uArch:  push_ld_request, port = 2, credit = 8
DICE-Sim uArch:  push_ld_request, port = 3, credit = 8
DICE Sim uArch: [LDST_UNIT]: cycle 791, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch [CGRA_EXECU_END]: Cycle 791, Block=0
DICE Sim uArch [WRITEBACK_START]: Cycle 792, Block=0
DICE Sim uArch: [LDST_UNIT]: cycle 792, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000100
DICE Sim uArch: [LDST_UNIT]: cycle 793, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 794, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000120
DICE Sim uArch: [LDST_UNIT]: cycle 795, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
GPGPU-Sim Cycle 796: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000027680 return from dram to sub partition 0
DICE Sim uArch: [LDST_UNIT]: cycle 796, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000140
DICE Sim uArch: [LDST_UNIT]: cycle 797, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
GPGPU-Sim Cycle 798: MEMORY_PARTITION_UNIT -  0 - mem_fetch request 0x619000027b80 return from dram to sub partition 0
DICE Sim uArch: [LDST_UNIT]: cycle 798, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 799, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000160
DICE Sim uArch: [LDST_UNIT]: cycle 800, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch [FETCH_BITS_END]: Cycle 800, Block=1, pc=0xf0000100
DICE Sim uArch: [LDST_UNIT]: cycle 801, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch [DISPATCH_START]: Cycle 801, Block=1
DICE Sim uArch: [LDST_UNIT]: cycle 802, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 803, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 804, constant access from tid 8, addr = 0x0000, block = 0, status = BK_CONF
DICE Sim uArch: accept_ldst_unit_response() addr=0x00000000
DICE Sim uArch: [LDST_UNIT]: cycle 805, constant access from tid 8, addr = 0x0008, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 805, const cache fill for tid 0, addr 0x00000000
DICE Sim uArch: [LDST_UNIT]: cycle 806, constant access from tid 8, addr = 0x0010, block = 0, status = BK_CONF
DICE Sim uArch: accept_ldst_unit_response() addr=0x00000020
DICE Sim uArch: [LDST_UNIT]: cycle 807, constant access from tid 8, addr = 0x0014, block = 0, status = BK_CONF
DICE Sim uArch: [LDST_UNIT]: cycle 807, const cache fill for tid 0, addr 0x00000020
GPGPU-Sim Cycle 808: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 23
DICE Sim: [WRITEBACK]: cycle 808, load writeback done for thread 8, reg 23, current load done 1, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 808, constant access from tid 8, addr = 0x0000, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 809: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 23
DICE Sim: [WRITEBACK]: cycle 809, load writeback done for thread 0, reg 23, current load done 2, need totoal 1024
GPGPU-Sim Cycle 809: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 24
DICE Sim: [WRITEBACK]: cycle 809, load writeback done for thread 8, reg 24, current load done 3, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 809, constant access from tid 8, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 810: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 24
DICE Sim: [WRITEBACK]: cycle 810, load writeback done for thread 0, reg 24, current load done 4, need totoal 1024
GPGPU-Sim Cycle 810: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 15
DICE Sim: [WRITEBACK]: cycle 810, load writeback done for thread 8, reg 15, current load done 5, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 810, constant access from tid 8, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 811: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 15
DICE Sim: [WRITEBACK]: cycle 811, load writeback done for thread 0, reg 15, current load done 6, need totoal 1024
GPGPU-Sim Cycle 811: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 4
DICE Sim: [WRITEBACK]: cycle 811, load writeback done for thread 8, reg 4, current load done 7, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 811, constant access from tid 8, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 812: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 4
DICE Sim: [WRITEBACK]: cycle 812, load writeback done for thread 0, reg 4, current load done 8, need totoal 1024
GPGPU-Sim Cycle 812: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 23
DICE Sim: [WRITEBACK]: cycle 812, load writeback done for thread 9, reg 23, current load done 9, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 812, constant access from tid 9, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 812, operands ready of thread 0 for dice block id = 1
GPGPU-Sim Cycle 812: SCOREBOARD - Core 0 - Reserved Register - warp:0, reg: 14
GPGPU-Sim Cycle 812: SCOREBOARD - Core 0 - Reserved Register - warp:0, reg: 2
GPGPU-Sim Cycle 812: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 5
GPGPU-Sim Cycle 813: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 23
DICE Sim: [WRITEBACK]: cycle 813, load writeback done for thread 1, reg 23, current load done 10, need totoal 1024
GPGPU-Sim Cycle 813: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 24
DICE Sim: [WRITEBACK]: cycle 813, load writeback done for thread 9, reg 24, current load done 11, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 813, constant access from tid 9, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 814: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 24
DICE Sim: [WRITEBACK]: cycle 814, load writeback done for thread 1, reg 24, current load done 12, need totoal 1024
GPGPU-Sim Cycle 814: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 15
DICE Sim: [WRITEBACK]: cycle 814, load writeback done for thread 9, reg 15, current load done 13, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 814, constant access from tid 9, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 815: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 15
DICE Sim: [WRITEBACK]: cycle 815, load writeback done for thread 1, reg 15, current load done 14, need totoal 1024
GPGPU-Sim Cycle 815: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 4
DICE Sim: [WRITEBACK]: cycle 815, load writeback done for thread 9, reg 4, current load done 15, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 815, constant access from tid 9, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 816: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 4
DICE Sim: [WRITEBACK]: cycle 816, load writeback done for thread 1, reg 4, current load done 16, need totoal 1024
GPGPU-Sim Cycle 816: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 23
DICE Sim: [WRITEBACK]: cycle 816, load writeback done for thread 10, reg 23, current load done 17, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 816, constant access from tid 10, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 816, operands ready of thread 1 for dice block id = 1
GPGPU-Sim Cycle 816: SCOREBOARD - Core 0 - Reserved Register - warp:1, reg: 14
GPGPU-Sim Cycle 816: SCOREBOARD - Core 0 - Reserved Register - warp:1, reg: 2
GPGPU-Sim Cycle 816: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 5
GPGPU-Sim Cycle 817: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 23
DICE Sim: [WRITEBACK]: cycle 817, load writeback done for thread 2, reg 23, current load done 18, need totoal 1024
GPGPU-Sim Cycle 817: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 24
DICE Sim: [WRITEBACK]: cycle 817, load writeback done for thread 10, reg 24, current load done 19, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 817, constant access from tid 10, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 818, cgra_core 0 executed thread 0 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 818: SCOREBOARD - Core 0 - Release register - warp:0, reg: 14
GPGPU-Sim Cycle 818: SCOREBOARD - Core 0 - Release register - warp:0, reg: 2
GPGPU-Sim Cycle 818: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 24
DICE Sim: [WRITEBACK]: cycle 818, load writeback done for thread 2, reg 24, current load done 20, need totoal 1024
GPGPU-Sim Cycle 818: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 15
DICE Sim: [WRITEBACK]: cycle 818, load writeback done for thread 10, reg 15, current load done 21, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 818, constant access from tid 10, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 819: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 15
DICE Sim: [WRITEBACK]: cycle 819, load writeback done for thread 2, reg 15, current load done 22, need totoal 1024
GPGPU-Sim Cycle 819: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 4
DICE Sim: [WRITEBACK]: cycle 819, load writeback done for thread 10, reg 4, current load done 23, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 819, constant access from tid 10, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 820: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 4
DICE Sim: [WRITEBACK]: cycle 820, load writeback done for thread 2, reg 4, current load done 24, need totoal 1024
GPGPU-Sim Cycle 820: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 23
DICE Sim: [WRITEBACK]: cycle 820, load writeback done for thread 11, reg 23, current load done 25, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 820, constant access from tid 11, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 820, operands ready of thread 2 for dice block id = 1
GPGPU-Sim Cycle 820: SCOREBOARD - Core 0 - Reserved Register - warp:2, reg: 14
GPGPU-Sim Cycle 820: SCOREBOARD - Core 0 - Reserved Register - warp:2, reg: 2
GPGPU-Sim Cycle 820: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 5
GPGPU-Sim Cycle 821: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 23
DICE Sim: [WRITEBACK]: cycle 821, load writeback done for thread 3, reg 23, current load done 26, need totoal 1024
GPGPU-Sim Cycle 821: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 24
DICE Sim: [WRITEBACK]: cycle 821, load writeback done for thread 11, reg 24, current load done 27, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 821, constant access from tid 11, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 822, cgra_core 0 executed thread 1 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 822: SCOREBOARD - Core 0 - Release register - warp:1, reg: 14
GPGPU-Sim Cycle 822: SCOREBOARD - Core 0 - Release register - warp:1, reg: 2
GPGPU-Sim Cycle 822: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 24
DICE Sim: [WRITEBACK]: cycle 822, load writeback done for thread 3, reg 24, current load done 28, need totoal 1024
GPGPU-Sim Cycle 822: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 15
DICE Sim: [WRITEBACK]: cycle 822, load writeback done for thread 11, reg 15, current load done 29, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 822, constant access from tid 11, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 823: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 15
DICE Sim: [WRITEBACK]: cycle 823, load writeback done for thread 3, reg 15, current load done 30, need totoal 1024
GPGPU-Sim Cycle 823: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 4
DICE Sim: [WRITEBACK]: cycle 823, load writeback done for thread 11, reg 4, current load done 31, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 823, constant access from tid 11, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 824: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 4
DICE Sim: [WRITEBACK]: cycle 824, load writeback done for thread 3, reg 4, current load done 32, need totoal 1024
GPGPU-Sim Cycle 824: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 23
DICE Sim: [WRITEBACK]: cycle 824, load writeback done for thread 12, reg 23, current load done 33, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 824, constant access from tid 12, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 824, operands ready of thread 3 for dice block id = 1
GPGPU-Sim Cycle 824: SCOREBOARD - Core 0 - Reserved Register - warp:3, reg: 14
GPGPU-Sim Cycle 824: SCOREBOARD - Core 0 - Reserved Register - warp:3, reg: 2
GPGPU-Sim Cycle 824: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 5
GPGPU-Sim Cycle 825: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 23
DICE Sim: [WRITEBACK]: cycle 825, load writeback done for thread 4, reg 23, current load done 34, need totoal 1024
GPGPU-Sim Cycle 825: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 24
DICE Sim: [WRITEBACK]: cycle 825, load writeback done for thread 12, reg 24, current load done 35, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 825, constant access from tid 12, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 826, cgra_core 0 executed thread 2 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 826: SCOREBOARD - Core 0 - Release register - warp:2, reg: 14
GPGPU-Sim Cycle 826: SCOREBOARD - Core 0 - Release register - warp:2, reg: 2
GPGPU-Sim Cycle 826: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 24
DICE Sim: [WRITEBACK]: cycle 826, load writeback done for thread 4, reg 24, current load done 36, need totoal 1024
GPGPU-Sim Cycle 826: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 15
DICE Sim: [WRITEBACK]: cycle 826, load writeback done for thread 12, reg 15, current load done 37, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 826, constant access from tid 12, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 827: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 15
DICE Sim: [WRITEBACK]: cycle 827, load writeback done for thread 4, reg 15, current load done 38, need totoal 1024
GPGPU-Sim Cycle 827: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 4
DICE Sim: [WRITEBACK]: cycle 827, load writeback done for thread 12, reg 4, current load done 39, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 827, constant access from tid 12, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 828: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 4
DICE Sim: [WRITEBACK]: cycle 828, load writeback done for thread 4, reg 4, current load done 40, need totoal 1024
GPGPU-Sim Cycle 828: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 23
DICE Sim: [WRITEBACK]: cycle 828, load writeback done for thread 13, reg 23, current load done 41, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 828, constant access from tid 13, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 828, operands ready of thread 4 for dice block id = 1
GPGPU-Sim Cycle 828: SCOREBOARD - Core 0 - Reserved Register - warp:4, reg: 14
GPGPU-Sim Cycle 828: SCOREBOARD - Core 0 - Reserved Register - warp:4, reg: 2
GPGPU-Sim Cycle 828: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 5
GPGPU-Sim Cycle 829: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 23
DICE Sim: [WRITEBACK]: cycle 829, load writeback done for thread 5, reg 23, current load done 42, need totoal 1024
GPGPU-Sim Cycle 829: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 24
DICE Sim: [WRITEBACK]: cycle 829, load writeback done for thread 13, reg 24, current load done 43, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 829, constant access from tid 13, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 830, cgra_core 0 executed thread 3 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 830: SCOREBOARD - Core 0 - Release register - warp:3, reg: 14
GPGPU-Sim Cycle 830: SCOREBOARD - Core 0 - Release register - warp:3, reg: 2
GPGPU-Sim Cycle 830: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 24
DICE Sim: [WRITEBACK]: cycle 830, load writeback done for thread 5, reg 24, current load done 44, need totoal 1024
GPGPU-Sim Cycle 830: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 15
DICE Sim: [WRITEBACK]: cycle 830, load writeback done for thread 13, reg 15, current load done 45, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 830, constant access from tid 13, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 831: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 15
DICE Sim: [WRITEBACK]: cycle 831, load writeback done for thread 5, reg 15, current load done 46, need totoal 1024
GPGPU-Sim Cycle 831: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 4
DICE Sim: [WRITEBACK]: cycle 831, load writeback done for thread 13, reg 4, current load done 47, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 831, constant access from tid 13, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 832: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 4
DICE Sim: [WRITEBACK]: cycle 832, load writeback done for thread 5, reg 4, current load done 48, need totoal 1024
GPGPU-Sim Cycle 832: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 23
DICE Sim: [WRITEBACK]: cycle 832, load writeback done for thread 14, reg 23, current load done 49, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 832, constant access from tid 14, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 832, operands ready of thread 5 for dice block id = 1
GPGPU-Sim Cycle 832: SCOREBOARD - Core 0 - Reserved Register - warp:5, reg: 14
GPGPU-Sim Cycle 832: SCOREBOARD - Core 0 - Reserved Register - warp:5, reg: 2
GPGPU-Sim Cycle 832: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 5
GPGPU-Sim Cycle 833: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 23
DICE Sim: [WRITEBACK]: cycle 833, load writeback done for thread 6, reg 23, current load done 50, need totoal 1024
GPGPU-Sim Cycle 833: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 24
DICE Sim: [WRITEBACK]: cycle 833, load writeback done for thread 14, reg 24, current load done 51, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 833, constant access from tid 14, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 834, cgra_core 0 executed thread 4 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 834: SCOREBOARD - Core 0 - Release register - warp:4, reg: 14
GPGPU-Sim Cycle 834: SCOREBOARD - Core 0 - Release register - warp:4, reg: 2
GPGPU-Sim Cycle 834: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 24
DICE Sim: [WRITEBACK]: cycle 834, load writeback done for thread 6, reg 24, current load done 52, need totoal 1024
GPGPU-Sim Cycle 834: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 15
DICE Sim: [WRITEBACK]: cycle 834, load writeback done for thread 14, reg 15, current load done 53, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 834, constant access from tid 14, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 835: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 15
DICE Sim: [WRITEBACK]: cycle 835, load writeback done for thread 6, reg 15, current load done 54, need totoal 1024
GPGPU-Sim Cycle 835: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 4
DICE Sim: [WRITEBACK]: cycle 835, load writeback done for thread 14, reg 4, current load done 55, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 835, constant access from tid 14, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 836: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 4
DICE Sim: [WRITEBACK]: cycle 836, load writeback done for thread 6, reg 4, current load done 56, need totoal 1024
GPGPU-Sim Cycle 836: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 23
DICE Sim: [WRITEBACK]: cycle 836, load writeback done for thread 15, reg 23, current load done 57, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 836, constant access from tid 15, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 836, operands ready of thread 6 for dice block id = 1
GPGPU-Sim Cycle 836: SCOREBOARD - Core 0 - Reserved Register - warp:6, reg: 14
GPGPU-Sim Cycle 836: SCOREBOARD - Core 0 - Reserved Register - warp:6, reg: 2
GPGPU-Sim Cycle 836: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 5
GPGPU-Sim Cycle 837: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 23
DICE Sim: [WRITEBACK]: cycle 837, load writeback done for thread 7, reg 23, current load done 58, need totoal 1024
GPGPU-Sim Cycle 837: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 24
DICE Sim: [WRITEBACK]: cycle 837, load writeback done for thread 15, reg 24, current load done 59, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 837, constant access from tid 15, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 838, cgra_core 0 executed thread 5 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 838: SCOREBOARD - Core 0 - Release register - warp:5, reg: 14
GPGPU-Sim Cycle 838: SCOREBOARD - Core 0 - Release register - warp:5, reg: 2
GPGPU-Sim Cycle 838: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 24
DICE Sim: [WRITEBACK]: cycle 838, load writeback done for thread 7, reg 24, current load done 60, need totoal 1024
GPGPU-Sim Cycle 838: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 15
DICE Sim: [WRITEBACK]: cycle 838, load writeback done for thread 15, reg 15, current load done 61, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 838, constant access from tid 15, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 839: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 15
DICE Sim: [WRITEBACK]: cycle 839, load writeback done for thread 7, reg 15, current load done 62, need totoal 1024
GPGPU-Sim Cycle 839: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 4
DICE Sim: [WRITEBACK]: cycle 839, load writeback done for thread 15, reg 4, current load done 63, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 839, constant access from tid 15, addr = 0x0014, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 840: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 4
DICE Sim: [WRITEBACK]: cycle 840, load writeback done for thread 7, reg 4, current load done 64, need totoal 1024
GPGPU-Sim Cycle 840: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 23
DICE Sim: [WRITEBACK]: cycle 840, load writeback done for thread 16, reg 23, current load done 65, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 840, constant access from tid 16, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 840, operands ready of thread 7 for dice block id = 1
GPGPU-Sim Cycle 840: SCOREBOARD - Core 0 - Reserved Register - warp:7, reg: 14
GPGPU-Sim Cycle 840: SCOREBOARD - Core 0 - Reserved Register - warp:7, reg: 2
GPGPU-Sim Cycle 840: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 5
GPGPU-Sim Cycle 841: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 24
DICE Sim: [WRITEBACK]: cycle 841, load writeback done for thread 16, reg 24, current load done 66, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 841, constant access from tid 16, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 841, operands ready of thread 8 for dice block id = 1
GPGPU-Sim Cycle 841: SCOREBOARD - Core 0 - Reserved Register - warp:8, reg: 14
GPGPU-Sim Cycle 841: SCOREBOARD - Core 0 - Reserved Register - warp:8, reg: 2
GPGPU-Sim Cycle 841: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 5
DICE-Sim Functional: cycle 842, cgra_core 0 executed thread 6 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - Release register - warp:6, reg: 14
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - Release register - warp:6, reg: 2
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 15
DICE Sim: [WRITEBACK]: cycle 842, load writeback done for thread 16, reg 15, current load done 67, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 842, constant access from tid 16, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 842, operands ready of thread 9 for dice block id = 1
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - Reserved Register - warp:9, reg: 14
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - Reserved Register - warp:9, reg: 2
GPGPU-Sim Cycle 842: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 5
GPGPU-Sim Cycle 843: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 4
DICE Sim: [WRITEBACK]: cycle 843, load writeback done for thread 16, reg 4, current load done 68, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 843, constant access from tid 16, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 843, operands ready of thread 10 for dice block id = 1
GPGPU-Sim Cycle 843: SCOREBOARD - Core 0 - Reserved Register - warp:10, reg: 14
GPGPU-Sim Cycle 843: SCOREBOARD - Core 0 - Reserved Register - warp:10, reg: 2
GPGPU-Sim Cycle 843: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 5
GPGPU-Sim Cycle 844: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 23
DICE Sim: [WRITEBACK]: cycle 844, load writeback done for thread 17, reg 23, current load done 69, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 844, constant access from tid 17, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 844, operands ready of thread 11 for dice block id = 1
GPGPU-Sim Cycle 844: SCOREBOARD - Core 0 - Reserved Register - warp:11, reg: 14
GPGPU-Sim Cycle 844: SCOREBOARD - Core 0 - Reserved Register - warp:11, reg: 2
GPGPU-Sim Cycle 844: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 5
GPGPU-Sim Cycle 845: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 24
DICE Sim: [WRITEBACK]: cycle 845, load writeback done for thread 17, reg 24, current load done 70, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 845, constant access from tid 17, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 845, operands ready of thread 12 for dice block id = 1
GPGPU-Sim Cycle 845: SCOREBOARD - Core 0 - Reserved Register - warp:12, reg: 14
GPGPU-Sim Cycle 845: SCOREBOARD - Core 0 - Reserved Register - warp:12, reg: 2
GPGPU-Sim Cycle 845: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 5
DICE-Sim Functional: cycle 846, cgra_core 0 executed thread 7 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 10
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - Release register - warp:7, reg: 14
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - Release register - warp:7, reg: 2
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 15
DICE Sim: [WRITEBACK]: cycle 846, load writeback done for thread 17, reg 15, current load done 71, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 846, constant access from tid 17, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 846, operands ready of thread 13 for dice block id = 1
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - Reserved Register - warp:13, reg: 14
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - Reserved Register - warp:13, reg: 2
GPGPU-Sim Cycle 846: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 5
DICE-Sim Functional: cycle 847, cgra_core 0 executed thread 8 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 9
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - Release register - warp:8, reg: 14
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - Release register - warp:8, reg: 2
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 4
DICE Sim: [WRITEBACK]: cycle 847, load writeback done for thread 17, reg 4, current load done 72, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 847, constant access from tid 17, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 847, operands ready of thread 14 for dice block id = 1
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - Reserved Register - warp:14, reg: 14
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - Reserved Register - warp:14, reg: 2
GPGPU-Sim Cycle 847: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 5
DICE-Sim Functional: cycle 848, cgra_core 0 executed thread 9 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 8
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - Release register - warp:9, reg: 14
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - Release register - warp:9, reg: 2
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 23
DICE Sim: [WRITEBACK]: cycle 848, load writeback done for thread 18, reg 23, current load done 73, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 848, constant access from tid 18, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 848, operands ready of thread 15 for dice block id = 1
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - Reserved Register - warp:15, reg: 14
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - Reserved Register - warp:15, reg: 2
GPGPU-Sim Cycle 848: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 5
DICE-Sim Functional: cycle 849, cgra_core 0 executed thread 10 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 8
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - Release register - warp:10, reg: 14
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - Release register - warp:10, reg: 2
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 24
DICE Sim: [WRITEBACK]: cycle 849, load writeback done for thread 18, reg 24, current load done 74, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 849, constant access from tid 18, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 849, operands ready of thread 16 for dice block id = 1
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - Reserved Register - warp:16, reg: 14
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - Reserved Register - warp:16, reg: 2
GPGPU-Sim Cycle 849: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 5
DICE-Sim Functional: cycle 850, cgra_core 0 executed thread 11 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 7
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - Release register - warp:11, reg: 14
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - Release register - warp:11, reg: 2
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 15
DICE Sim: [WRITEBACK]: cycle 850, load writeback done for thread 18, reg 15, current load done 75, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 850, constant access from tid 18, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 850, operands ready of thread 17 for dice block id = 1
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - Reserved Register - warp:17, reg: 14
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - Reserved Register - warp:17, reg: 2
GPGPU-Sim Cycle 850: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 5
DICE-Sim Functional: cycle 851, cgra_core 0 executed thread 12 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 6
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - Release register - warp:12, reg: 14
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - Release register - warp:12, reg: 2
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 4
DICE Sim: [WRITEBACK]: cycle 851, load writeback done for thread 18, reg 4, current load done 76, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 851, constant access from tid 18, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 851, operands ready of thread 18 for dice block id = 1
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - Reserved Register - warp:18, reg: 14
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - Reserved Register - warp:18, reg: 2
GPGPU-Sim Cycle 851: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 5
DICE-Sim Functional: cycle 852, cgra_core 0 executed thread 13 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 5
GPGPU-Sim Cycle 852: SCOREBOARD - Core 0 - Release register - warp:13, reg: 14
GPGPU-Sim Cycle 852: SCOREBOARD - Core 0 - Release register - warp:13, reg: 2
GPGPU-Sim Cycle 852: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 23
DICE Sim: [WRITEBACK]: cycle 852, load writeback done for thread 19, reg 23, current load done 77, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 852, constant access from tid 19, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 853, cgra_core 0 executed thread 14 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 5
GPGPU-Sim Cycle 853: SCOREBOARD - Core 0 - Release register - warp:14, reg: 14
GPGPU-Sim Cycle 853: SCOREBOARD - Core 0 - Release register - warp:14, reg: 2
GPGPU-Sim Cycle 853: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 24
DICE Sim: [WRITEBACK]: cycle 853, load writeback done for thread 19, reg 24, current load done 78, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 853, constant access from tid 19, addr = 0x0008, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 854, cgra_core 0 executed thread 15 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 4
GPGPU-Sim Cycle 854: SCOREBOARD - Core 0 - Release register - warp:15, reg: 14
GPGPU-Sim Cycle 854: SCOREBOARD - Core 0 - Release register - warp:15, reg: 2
GPGPU-Sim Cycle 854: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 15
DICE Sim: [WRITEBACK]: cycle 854, load writeback done for thread 19, reg 15, current load done 79, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 854, constant access from tid 19, addr = 0x0010, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 855, cgra_core 0 executed thread 16 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 3
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - Release register - warp:16, reg: 14
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - Release register - warp:16, reg: 2
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 4
DICE Sim: [WRITEBACK]: cycle 855, load writeback done for thread 19, reg 4, current load done 80, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 855, constant access from tid 19, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 855, operands ready of thread 19 for dice block id = 1
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - Reserved Register - warp:19, reg: 14
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - Reserved Register - warp:19, reg: 2
GPGPU-Sim Cycle 855: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 5
DICE-Sim Functional: cycle 856, cgra_core 0 executed thread 17 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 856: SCOREBOARD - Core 0 - Release register - warp:17, reg: 14
GPGPU-Sim Cycle 856: SCOREBOARD - Core 0 - Release register - warp:17, reg: 2
GPGPU-Sim Cycle 856: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 23
DICE Sim: [WRITEBACK]: cycle 856, load writeback done for thread 20, reg 23, current load done 81, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 856, constant access from tid 20, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 857, cgra_core 0 executed thread 18 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 857: SCOREBOARD - Core 0 - Release register - warp:18, reg: 14
GPGPU-Sim Cycle 857: SCOREBOARD - Core 0 - Release register - warp:18, reg: 2
GPGPU-Sim Cycle 857: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 24
DICE Sim: [WRITEBACK]: cycle 857, load writeback done for thread 20, reg 24, current load done 82, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 857, constant access from tid 20, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 858: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 15
DICE Sim: [WRITEBACK]: cycle 858, load writeback done for thread 20, reg 15, current load done 83, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 858, constant access from tid 20, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 859: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 4
DICE Sim: [WRITEBACK]: cycle 859, load writeback done for thread 20, reg 4, current load done 84, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 859, constant access from tid 20, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 859, operands ready of thread 20 for dice block id = 1
GPGPU-Sim Cycle 859: SCOREBOARD - Core 0 - Reserved Register - warp:20, reg: 14
GPGPU-Sim Cycle 859: SCOREBOARD - Core 0 - Reserved Register - warp:20, reg: 2
GPGPU-Sim Cycle 859: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 5
GPGPU-Sim Cycle 860: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 23
DICE Sim: [WRITEBACK]: cycle 860, load writeback done for thread 21, reg 23, current load done 85, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 860, constant access from tid 21, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 861, cgra_core 0 executed thread 19 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 861: SCOREBOARD - Core 0 - Release register - warp:19, reg: 14
GPGPU-Sim Cycle 861: SCOREBOARD - Core 0 - Release register - warp:19, reg: 2
GPGPU-Sim Cycle 861: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 24
DICE Sim: [WRITEBACK]: cycle 861, load writeback done for thread 21, reg 24, current load done 86, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 861, constant access from tid 21, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 862: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 15
DICE Sim: [WRITEBACK]: cycle 862, load writeback done for thread 21, reg 15, current load done 87, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 862, constant access from tid 21, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 863: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 4
DICE Sim: [WRITEBACK]: cycle 863, load writeback done for thread 21, reg 4, current load done 88, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 863, constant access from tid 21, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 863, operands ready of thread 21 for dice block id = 1
GPGPU-Sim Cycle 863: SCOREBOARD - Core 0 - Reserved Register - warp:21, reg: 14
GPGPU-Sim Cycle 863: SCOREBOARD - Core 0 - Reserved Register - warp:21, reg: 2
GPGPU-Sim Cycle 863: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 5
GPGPU-Sim Cycle 864: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 23
DICE Sim: [WRITEBACK]: cycle 864, load writeback done for thread 22, reg 23, current load done 89, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 864, constant access from tid 22, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 865, cgra_core 0 executed thread 20 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 865: SCOREBOARD - Core 0 - Release register - warp:20, reg: 14
GPGPU-Sim Cycle 865: SCOREBOARD - Core 0 - Release register - warp:20, reg: 2
GPGPU-Sim Cycle 865: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 24
DICE Sim: [WRITEBACK]: cycle 865, load writeback done for thread 22, reg 24, current load done 90, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 865, constant access from tid 22, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 866: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 15
DICE Sim: [WRITEBACK]: cycle 866, load writeback done for thread 22, reg 15, current load done 91, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 866, constant access from tid 22, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 867: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 4
DICE Sim: [WRITEBACK]: cycle 867, load writeback done for thread 22, reg 4, current load done 92, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 867, constant access from tid 22, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 867, operands ready of thread 22 for dice block id = 1
GPGPU-Sim Cycle 867: SCOREBOARD - Core 0 - Reserved Register - warp:22, reg: 14
GPGPU-Sim Cycle 867: SCOREBOARD - Core 0 - Reserved Register - warp:22, reg: 2
GPGPU-Sim Cycle 867: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 5
GPGPU-Sim Cycle 868: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 23
DICE Sim: [WRITEBACK]: cycle 868, load writeback done for thread 23, reg 23, current load done 93, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 868, constant access from tid 23, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 869, cgra_core 0 executed thread 21 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 869: SCOREBOARD - Core 0 - Release register - warp:21, reg: 14
GPGPU-Sim Cycle 869: SCOREBOARD - Core 0 - Release register - warp:21, reg: 2
GPGPU-Sim Cycle 869: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 24
DICE Sim: [WRITEBACK]: cycle 869, load writeback done for thread 23, reg 24, current load done 94, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 869, constant access from tid 23, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 870: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 15
DICE Sim: [WRITEBACK]: cycle 870, load writeback done for thread 23, reg 15, current load done 95, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 870, constant access from tid 23, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 871: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 4
DICE Sim: [WRITEBACK]: cycle 871, load writeback done for thread 23, reg 4, current load done 96, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 871, constant access from tid 23, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 871, operands ready of thread 23 for dice block id = 1
GPGPU-Sim Cycle 871: SCOREBOARD - Core 0 - Reserved Register - warp:23, reg: 14
GPGPU-Sim Cycle 871: SCOREBOARD - Core 0 - Reserved Register - warp:23, reg: 2
GPGPU-Sim Cycle 871: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 5
GPGPU-Sim Cycle 872: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 23
DICE Sim: [WRITEBACK]: cycle 872, load writeback done for thread 24, reg 23, current load done 97, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 872, constant access from tid 24, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 873, cgra_core 0 executed thread 22 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 873: SCOREBOARD - Core 0 - Release register - warp:22, reg: 14
GPGPU-Sim Cycle 873: SCOREBOARD - Core 0 - Release register - warp:22, reg: 2
GPGPU-Sim Cycle 873: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 24
DICE Sim: [WRITEBACK]: cycle 873, load writeback done for thread 24, reg 24, current load done 98, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 873, constant access from tid 24, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 874: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 15
DICE Sim: [WRITEBACK]: cycle 874, load writeback done for thread 24, reg 15, current load done 99, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 874, constant access from tid 24, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 875: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 4
DICE Sim: [WRITEBACK]: cycle 875, load writeback done for thread 24, reg 4, current load done 100, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 875, constant access from tid 24, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 875, operands ready of thread 24 for dice block id = 1
GPGPU-Sim Cycle 875: SCOREBOARD - Core 0 - Reserved Register - warp:24, reg: 14
GPGPU-Sim Cycle 875: SCOREBOARD - Core 0 - Reserved Register - warp:24, reg: 2
GPGPU-Sim Cycle 875: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 5
GPGPU-Sim Cycle 876: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 23
DICE Sim: [WRITEBACK]: cycle 876, load writeback done for thread 25, reg 23, current load done 101, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 876, constant access from tid 25, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 877, cgra_core 0 executed thread 23 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 877: SCOREBOARD - Core 0 - Release register - warp:23, reg: 14
GPGPU-Sim Cycle 877: SCOREBOARD - Core 0 - Release register - warp:23, reg: 2
GPGPU-Sim Cycle 877: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 24
DICE Sim: [WRITEBACK]: cycle 877, load writeback done for thread 25, reg 24, current load done 102, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 877, constant access from tid 25, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 878: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 15
DICE Sim: [WRITEBACK]: cycle 878, load writeback done for thread 25, reg 15, current load done 103, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 878, constant access from tid 25, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 879: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 4
DICE Sim: [WRITEBACK]: cycle 879, load writeback done for thread 25, reg 4, current load done 104, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 879, constant access from tid 25, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 879, operands ready of thread 25 for dice block id = 1
GPGPU-Sim Cycle 879: SCOREBOARD - Core 0 - Reserved Register - warp:25, reg: 14
GPGPU-Sim Cycle 879: SCOREBOARD - Core 0 - Reserved Register - warp:25, reg: 2
GPGPU-Sim Cycle 879: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 5
GPGPU-Sim Cycle 880: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 23
DICE Sim: [WRITEBACK]: cycle 880, load writeback done for thread 26, reg 23, current load done 105, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 880, constant access from tid 26, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 881, cgra_core 0 executed thread 24 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 881: SCOREBOARD - Core 0 - Release register - warp:24, reg: 14
GPGPU-Sim Cycle 881: SCOREBOARD - Core 0 - Release register - warp:24, reg: 2
GPGPU-Sim Cycle 881: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 24
DICE Sim: [WRITEBACK]: cycle 881, load writeback done for thread 26, reg 24, current load done 106, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 881, constant access from tid 26, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 882: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 15
DICE Sim: [WRITEBACK]: cycle 882, load writeback done for thread 26, reg 15, current load done 107, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 882, constant access from tid 26, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 883: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 4
DICE Sim: [WRITEBACK]: cycle 883, load writeback done for thread 26, reg 4, current load done 108, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 883, constant access from tid 26, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 883, operands ready of thread 26 for dice block id = 1
GPGPU-Sim Cycle 883: SCOREBOARD - Core 0 - Reserved Register - warp:26, reg: 14
GPGPU-Sim Cycle 883: SCOREBOARD - Core 0 - Reserved Register - warp:26, reg: 2
GPGPU-Sim Cycle 883: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 5
GPGPU-Sim Cycle 884: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 23
DICE Sim: [WRITEBACK]: cycle 884, load writeback done for thread 27, reg 23, current load done 109, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 884, constant access from tid 27, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 885, cgra_core 0 executed thread 25 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 885: SCOREBOARD - Core 0 - Release register - warp:25, reg: 14
GPGPU-Sim Cycle 885: SCOREBOARD - Core 0 - Release register - warp:25, reg: 2
GPGPU-Sim Cycle 885: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 24
DICE Sim: [WRITEBACK]: cycle 885, load writeback done for thread 27, reg 24, current load done 110, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 885, constant access from tid 27, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 886: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 15
DICE Sim: [WRITEBACK]: cycle 886, load writeback done for thread 27, reg 15, current load done 111, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 886, constant access from tid 27, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 887: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 4
DICE Sim: [WRITEBACK]: cycle 887, load writeback done for thread 27, reg 4, current load done 112, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 887, constant access from tid 27, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 887, operands ready of thread 27 for dice block id = 1
GPGPU-Sim Cycle 887: SCOREBOARD - Core 0 - Reserved Register - warp:27, reg: 14
GPGPU-Sim Cycle 887: SCOREBOARD - Core 0 - Reserved Register - warp:27, reg: 2
GPGPU-Sim Cycle 887: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 5
GPGPU-Sim Cycle 888: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 23
DICE Sim: [WRITEBACK]: cycle 888, load writeback done for thread 28, reg 23, current load done 113, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 888, constant access from tid 28, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 889, cgra_core 0 executed thread 26 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 889: SCOREBOARD - Core 0 - Release register - warp:26, reg: 14
GPGPU-Sim Cycle 889: SCOREBOARD - Core 0 - Release register - warp:26, reg: 2
GPGPU-Sim Cycle 889: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 24
DICE Sim: [WRITEBACK]: cycle 889, load writeback done for thread 28, reg 24, current load done 114, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 889, constant access from tid 28, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 890: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 15
DICE Sim: [WRITEBACK]: cycle 890, load writeback done for thread 28, reg 15, current load done 115, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 890, constant access from tid 28, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 891: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 4
DICE Sim: [WRITEBACK]: cycle 891, load writeback done for thread 28, reg 4, current load done 116, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 891, constant access from tid 28, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 891, operands ready of thread 28 for dice block id = 1
GPGPU-Sim Cycle 891: SCOREBOARD - Core 0 - Reserved Register - warp:28, reg: 14
GPGPU-Sim Cycle 891: SCOREBOARD - Core 0 - Reserved Register - warp:28, reg: 2
GPGPU-Sim Cycle 891: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 5
GPGPU-Sim Cycle 892: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 23
DICE Sim: [WRITEBACK]: cycle 892, load writeback done for thread 29, reg 23, current load done 117, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 892, constant access from tid 29, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 893, cgra_core 0 executed thread 27 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 893: SCOREBOARD - Core 0 - Release register - warp:27, reg: 14
GPGPU-Sim Cycle 893: SCOREBOARD - Core 0 - Release register - warp:27, reg: 2
GPGPU-Sim Cycle 893: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 24
DICE Sim: [WRITEBACK]: cycle 893, load writeback done for thread 29, reg 24, current load done 118, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 893, constant access from tid 29, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 894: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 15
DICE Sim: [WRITEBACK]: cycle 894, load writeback done for thread 29, reg 15, current load done 119, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 894, constant access from tid 29, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 895: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 4
DICE Sim: [WRITEBACK]: cycle 895, load writeback done for thread 29, reg 4, current load done 120, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 895, constant access from tid 29, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 895, operands ready of thread 29 for dice block id = 1
GPGPU-Sim Cycle 895: SCOREBOARD - Core 0 - Reserved Register - warp:29, reg: 14
GPGPU-Sim Cycle 895: SCOREBOARD - Core 0 - Reserved Register - warp:29, reg: 2
GPGPU-Sim Cycle 895: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 5
GPGPU-Sim Cycle 896: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 23
DICE Sim: [WRITEBACK]: cycle 896, load writeback done for thread 30, reg 23, current load done 121, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 896, constant access from tid 30, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 897, cgra_core 0 executed thread 28 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 897: SCOREBOARD - Core 0 - Release register - warp:28, reg: 14
GPGPU-Sim Cycle 897: SCOREBOARD - Core 0 - Release register - warp:28, reg: 2
GPGPU-Sim Cycle 897: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 24
DICE Sim: [WRITEBACK]: cycle 897, load writeback done for thread 30, reg 24, current load done 122, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 897, constant access from tid 30, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 898: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 15
DICE Sim: [WRITEBACK]: cycle 898, load writeback done for thread 30, reg 15, current load done 123, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 898, constant access from tid 30, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 899: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 4
DICE Sim: [WRITEBACK]: cycle 899, load writeback done for thread 30, reg 4, current load done 124, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 899, constant access from tid 30, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 899, operands ready of thread 30 for dice block id = 1
GPGPU-Sim Cycle 899: SCOREBOARD - Core 0 - Reserved Register - warp:30, reg: 14
GPGPU-Sim Cycle 899: SCOREBOARD - Core 0 - Reserved Register - warp:30, reg: 2
GPGPU-Sim Cycle 899: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 5
GPGPU-Sim Cycle 900: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 23
DICE Sim: [WRITEBACK]: cycle 900, load writeback done for thread 31, reg 23, current load done 125, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 900, constant access from tid 31, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 901, cgra_core 0 executed thread 29 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 901: SCOREBOARD - Core 0 - Release register - warp:29, reg: 14
GPGPU-Sim Cycle 901: SCOREBOARD - Core 0 - Release register - warp:29, reg: 2
GPGPU-Sim Cycle 901: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 24
DICE Sim: [WRITEBACK]: cycle 901, load writeback done for thread 31, reg 24, current load done 126, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 901, constant access from tid 31, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 902: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 15
DICE Sim: [WRITEBACK]: cycle 902, load writeback done for thread 31, reg 15, current load done 127, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 902, constant access from tid 31, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 903: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 4
DICE Sim: [WRITEBACK]: cycle 903, load writeback done for thread 31, reg 4, current load done 128, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 903, constant access from tid 31, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 903, operands ready of thread 31 for dice block id = 1
GPGPU-Sim Cycle 903: SCOREBOARD - Core 0 - Reserved Register - warp:31, reg: 14
GPGPU-Sim Cycle 903: SCOREBOARD - Core 0 - Reserved Register - warp:31, reg: 2
GPGPU-Sim Cycle 903: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 5
GPGPU-Sim Cycle 904: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 23
DICE Sim: [WRITEBACK]: cycle 904, load writeback done for thread 32, reg 23, current load done 129, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 904, constant access from tid 32, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 905, cgra_core 0 executed thread 30 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 905: SCOREBOARD - Core 0 - Release register - warp:30, reg: 14
GPGPU-Sim Cycle 905: SCOREBOARD - Core 0 - Release register - warp:30, reg: 2
GPGPU-Sim Cycle 905: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 24
DICE Sim: [WRITEBACK]: cycle 905, load writeback done for thread 32, reg 24, current load done 130, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 905, constant access from tid 32, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 906: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 15
DICE Sim: [WRITEBACK]: cycle 906, load writeback done for thread 32, reg 15, current load done 131, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 906, constant access from tid 32, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 907: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 4
DICE Sim: [WRITEBACK]: cycle 907, load writeback done for thread 32, reg 4, current load done 132, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 907, constant access from tid 32, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 907, operands ready of thread 32 for dice block id = 1
GPGPU-Sim Cycle 907: SCOREBOARD - Core 0 - Reserved Register - warp:32, reg: 14
GPGPU-Sim Cycle 907: SCOREBOARD - Core 0 - Reserved Register - warp:32, reg: 2
GPGPU-Sim Cycle 907: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 5
GPGPU-Sim Cycle 908: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 23
DICE Sim: [WRITEBACK]: cycle 908, load writeback done for thread 33, reg 23, current load done 133, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 908, constant access from tid 33, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 909, cgra_core 0 executed thread 31 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 909: SCOREBOARD - Core 0 - Release register - warp:31, reg: 14
GPGPU-Sim Cycle 909: SCOREBOARD - Core 0 - Release register - warp:31, reg: 2
GPGPU-Sim Cycle 909: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 24
DICE Sim: [WRITEBACK]: cycle 909, load writeback done for thread 33, reg 24, current load done 134, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 909, constant access from tid 33, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 910: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 15
DICE Sim: [WRITEBACK]: cycle 910, load writeback done for thread 33, reg 15, current load done 135, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 910, constant access from tid 33, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 911: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 4
DICE Sim: [WRITEBACK]: cycle 911, load writeback done for thread 33, reg 4, current load done 136, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 911, constant access from tid 33, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 911, operands ready of thread 33 for dice block id = 1
GPGPU-Sim Cycle 911: SCOREBOARD - Core 0 - Reserved Register - warp:33, reg: 14
GPGPU-Sim Cycle 911: SCOREBOARD - Core 0 - Reserved Register - warp:33, reg: 2
GPGPU-Sim Cycle 911: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 5
GPGPU-Sim Cycle 912: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 23
DICE Sim: [WRITEBACK]: cycle 912, load writeback done for thread 34, reg 23, current load done 137, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 912, constant access from tid 34, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 913, cgra_core 0 executed thread 32 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 913: SCOREBOARD - Core 0 - Release register - warp:32, reg: 14
GPGPU-Sim Cycle 913: SCOREBOARD - Core 0 - Release register - warp:32, reg: 2
GPGPU-Sim Cycle 913: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 24
DICE Sim: [WRITEBACK]: cycle 913, load writeback done for thread 34, reg 24, current load done 138, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 913, constant access from tid 34, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 914: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 15
DICE Sim: [WRITEBACK]: cycle 914, load writeback done for thread 34, reg 15, current load done 139, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 914, constant access from tid 34, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 915: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 4
DICE Sim: [WRITEBACK]: cycle 915, load writeback done for thread 34, reg 4, current load done 140, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 915, constant access from tid 34, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 915, operands ready of thread 34 for dice block id = 1
GPGPU-Sim Cycle 915: SCOREBOARD - Core 0 - Reserved Register - warp:34, reg: 14
GPGPU-Sim Cycle 915: SCOREBOARD - Core 0 - Reserved Register - warp:34, reg: 2
GPGPU-Sim Cycle 915: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 5
GPGPU-Sim Cycle 916: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 23
DICE Sim: [WRITEBACK]: cycle 916, load writeback done for thread 35, reg 23, current load done 141, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 916, constant access from tid 35, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 917, cgra_core 0 executed thread 33 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 917: SCOREBOARD - Core 0 - Release register - warp:33, reg: 14
GPGPU-Sim Cycle 917: SCOREBOARD - Core 0 - Release register - warp:33, reg: 2
GPGPU-Sim Cycle 917: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 24
DICE Sim: [WRITEBACK]: cycle 917, load writeback done for thread 35, reg 24, current load done 142, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 917, constant access from tid 35, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 918: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 15
DICE Sim: [WRITEBACK]: cycle 918, load writeback done for thread 35, reg 15, current load done 143, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 918, constant access from tid 35, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 919: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 4
DICE Sim: [WRITEBACK]: cycle 919, load writeback done for thread 35, reg 4, current load done 144, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 919, constant access from tid 35, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 919, operands ready of thread 35 for dice block id = 1
GPGPU-Sim Cycle 919: SCOREBOARD - Core 0 - Reserved Register - warp:35, reg: 14
GPGPU-Sim Cycle 919: SCOREBOARD - Core 0 - Reserved Register - warp:35, reg: 2
GPGPU-Sim Cycle 919: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 5
GPGPU-Sim Cycle 920: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 23
DICE Sim: [WRITEBACK]: cycle 920, load writeback done for thread 36, reg 23, current load done 145, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 920, constant access from tid 36, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 921, cgra_core 0 executed thread 34 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 921: SCOREBOARD - Core 0 - Release register - warp:34, reg: 14
GPGPU-Sim Cycle 921: SCOREBOARD - Core 0 - Release register - warp:34, reg: 2
GPGPU-Sim Cycle 921: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 24
DICE Sim: [WRITEBACK]: cycle 921, load writeback done for thread 36, reg 24, current load done 146, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 921, constant access from tid 36, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 922: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 15
DICE Sim: [WRITEBACK]: cycle 922, load writeback done for thread 36, reg 15, current load done 147, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 922, constant access from tid 36, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 923: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 4
DICE Sim: [WRITEBACK]: cycle 923, load writeback done for thread 36, reg 4, current load done 148, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 923, constant access from tid 36, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 923, operands ready of thread 36 for dice block id = 1
GPGPU-Sim Cycle 923: SCOREBOARD - Core 0 - Reserved Register - warp:36, reg: 14
GPGPU-Sim Cycle 923: SCOREBOARD - Core 0 - Reserved Register - warp:36, reg: 2
GPGPU-Sim Cycle 923: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 5
GPGPU-Sim Cycle 924: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 23
DICE Sim: [WRITEBACK]: cycle 924, load writeback done for thread 37, reg 23, current load done 149, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 924, constant access from tid 37, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 925, cgra_core 0 executed thread 35 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 925: SCOREBOARD - Core 0 - Release register - warp:35, reg: 14
GPGPU-Sim Cycle 925: SCOREBOARD - Core 0 - Release register - warp:35, reg: 2
GPGPU-Sim Cycle 925: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 24
DICE Sim: [WRITEBACK]: cycle 925, load writeback done for thread 37, reg 24, current load done 150, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 925, constant access from tid 37, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 926: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 15
DICE Sim: [WRITEBACK]: cycle 926, load writeback done for thread 37, reg 15, current load done 151, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 926, constant access from tid 37, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 927: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 4
DICE Sim: [WRITEBACK]: cycle 927, load writeback done for thread 37, reg 4, current load done 152, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 927, constant access from tid 37, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 927, operands ready of thread 37 for dice block id = 1
GPGPU-Sim Cycle 927: SCOREBOARD - Core 0 - Reserved Register - warp:37, reg: 14
GPGPU-Sim Cycle 927: SCOREBOARD - Core 0 - Reserved Register - warp:37, reg: 2
GPGPU-Sim Cycle 927: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 5
GPGPU-Sim Cycle 928: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 23
DICE Sim: [WRITEBACK]: cycle 928, load writeback done for thread 38, reg 23, current load done 153, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 928, constant access from tid 38, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 929, cgra_core 0 executed thread 36 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 929: SCOREBOARD - Core 0 - Release register - warp:36, reg: 14
GPGPU-Sim Cycle 929: SCOREBOARD - Core 0 - Release register - warp:36, reg: 2
GPGPU-Sim Cycle 929: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 24
DICE Sim: [WRITEBACK]: cycle 929, load writeback done for thread 38, reg 24, current load done 154, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 929, constant access from tid 38, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 930: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 15
DICE Sim: [WRITEBACK]: cycle 930, load writeback done for thread 38, reg 15, current load done 155, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 930, constant access from tid 38, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 931: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 4
DICE Sim: [WRITEBACK]: cycle 931, load writeback done for thread 38, reg 4, current load done 156, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 931, constant access from tid 38, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 931, operands ready of thread 38 for dice block id = 1
GPGPU-Sim Cycle 931: SCOREBOARD - Core 0 - Reserved Register - warp:38, reg: 14
GPGPU-Sim Cycle 931: SCOREBOARD - Core 0 - Reserved Register - warp:38, reg: 2
GPGPU-Sim Cycle 931: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 5
GPGPU-Sim Cycle 932: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 23
DICE Sim: [WRITEBACK]: cycle 932, load writeback done for thread 39, reg 23, current load done 157, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 932, constant access from tid 39, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 933, cgra_core 0 executed thread 37 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 933: SCOREBOARD - Core 0 - Release register - warp:37, reg: 14
GPGPU-Sim Cycle 933: SCOREBOARD - Core 0 - Release register - warp:37, reg: 2
GPGPU-Sim Cycle 933: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 24
DICE Sim: [WRITEBACK]: cycle 933, load writeback done for thread 39, reg 24, current load done 158, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 933, constant access from tid 39, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 934: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 15
DICE Sim: [WRITEBACK]: cycle 934, load writeback done for thread 39, reg 15, current load done 159, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 934, constant access from tid 39, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 935: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 4
DICE Sim: [WRITEBACK]: cycle 935, load writeback done for thread 39, reg 4, current load done 160, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 935, constant access from tid 39, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 935, operands ready of thread 39 for dice block id = 1
GPGPU-Sim Cycle 935: SCOREBOARD - Core 0 - Reserved Register - warp:39, reg: 14
GPGPU-Sim Cycle 935: SCOREBOARD - Core 0 - Reserved Register - warp:39, reg: 2
GPGPU-Sim Cycle 935: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 5
GPGPU-Sim Cycle 936: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 23
DICE Sim: [WRITEBACK]: cycle 936, load writeback done for thread 40, reg 23, current load done 161, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 936, constant access from tid 40, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 937, cgra_core 0 executed thread 38 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 937: SCOREBOARD - Core 0 - Release register - warp:38, reg: 14
GPGPU-Sim Cycle 937: SCOREBOARD - Core 0 - Release register - warp:38, reg: 2
GPGPU-Sim Cycle 937: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 24
DICE Sim: [WRITEBACK]: cycle 937, load writeback done for thread 40, reg 24, current load done 162, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 937, constant access from tid 40, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 938: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 15
DICE Sim: [WRITEBACK]: cycle 938, load writeback done for thread 40, reg 15, current load done 163, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 938, constant access from tid 40, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 939: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 4
DICE Sim: [WRITEBACK]: cycle 939, load writeback done for thread 40, reg 4, current load done 164, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 939, constant access from tid 40, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 939, operands ready of thread 40 for dice block id = 1
GPGPU-Sim Cycle 939: SCOREBOARD - Core 0 - Reserved Register - warp:40, reg: 14
GPGPU-Sim Cycle 939: SCOREBOARD - Core 0 - Reserved Register - warp:40, reg: 2
GPGPU-Sim Cycle 939: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 5
GPGPU-Sim Cycle 940: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 23
DICE Sim: [WRITEBACK]: cycle 940, load writeback done for thread 41, reg 23, current load done 165, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 940, constant access from tid 41, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 941, cgra_core 0 executed thread 39 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 941: SCOREBOARD - Core 0 - Release register - warp:39, reg: 14
GPGPU-Sim Cycle 941: SCOREBOARD - Core 0 - Release register - warp:39, reg: 2
GPGPU-Sim Cycle 941: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 24
DICE Sim: [WRITEBACK]: cycle 941, load writeback done for thread 41, reg 24, current load done 166, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 941, constant access from tid 41, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 942: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 15
DICE Sim: [WRITEBACK]: cycle 942, load writeback done for thread 41, reg 15, current load done 167, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 942, constant access from tid 41, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 943: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 4
DICE Sim: [WRITEBACK]: cycle 943, load writeback done for thread 41, reg 4, current load done 168, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 943, constant access from tid 41, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 943, operands ready of thread 41 for dice block id = 1
GPGPU-Sim Cycle 943: SCOREBOARD - Core 0 - Reserved Register - warp:41, reg: 14
GPGPU-Sim Cycle 943: SCOREBOARD - Core 0 - Reserved Register - warp:41, reg: 2
GPGPU-Sim Cycle 943: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 5
GPGPU-Sim Cycle 944: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 23
DICE Sim: [WRITEBACK]: cycle 944, load writeback done for thread 42, reg 23, current load done 169, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 944, constant access from tid 42, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 945, cgra_core 0 executed thread 40 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 945: SCOREBOARD - Core 0 - Release register - warp:40, reg: 14
GPGPU-Sim Cycle 945: SCOREBOARD - Core 0 - Release register - warp:40, reg: 2
GPGPU-Sim Cycle 945: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 24
DICE Sim: [WRITEBACK]: cycle 945, load writeback done for thread 42, reg 24, current load done 170, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 945, constant access from tid 42, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 946: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 15
DICE Sim: [WRITEBACK]: cycle 946, load writeback done for thread 42, reg 15, current load done 171, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 946, constant access from tid 42, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 947: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 4
DICE Sim: [WRITEBACK]: cycle 947, load writeback done for thread 42, reg 4, current load done 172, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 947, constant access from tid 42, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 947, operands ready of thread 42 for dice block id = 1
GPGPU-Sim Cycle 947: SCOREBOARD - Core 0 - Reserved Register - warp:42, reg: 14
GPGPU-Sim Cycle 947: SCOREBOARD - Core 0 - Reserved Register - warp:42, reg: 2
GPGPU-Sim Cycle 947: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 5
GPGPU-Sim Cycle 948: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 23
DICE Sim: [WRITEBACK]: cycle 948, load writeback done for thread 43, reg 23, current load done 173, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 948, constant access from tid 43, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 949, cgra_core 0 executed thread 41 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 949: SCOREBOARD - Core 0 - Release register - warp:41, reg: 14
GPGPU-Sim Cycle 949: SCOREBOARD - Core 0 - Release register - warp:41, reg: 2
GPGPU-Sim Cycle 949: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 24
DICE Sim: [WRITEBACK]: cycle 949, load writeback done for thread 43, reg 24, current load done 174, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 949, constant access from tid 43, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 950: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 15
DICE Sim: [WRITEBACK]: cycle 950, load writeback done for thread 43, reg 15, current load done 175, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 950, constant access from tid 43, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 951: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 4
DICE Sim: [WRITEBACK]: cycle 951, load writeback done for thread 43, reg 4, current load done 176, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 951, constant access from tid 43, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 951, operands ready of thread 43 for dice block id = 1
GPGPU-Sim Cycle 951: SCOREBOARD - Core 0 - Reserved Register - warp:43, reg: 14
GPGPU-Sim Cycle 951: SCOREBOARD - Core 0 - Reserved Register - warp:43, reg: 2
GPGPU-Sim Cycle 951: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 5
GPGPU-Sim Cycle 952: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 23
DICE Sim: [WRITEBACK]: cycle 952, load writeback done for thread 44, reg 23, current load done 177, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 952, constant access from tid 44, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 953, cgra_core 0 executed thread 42 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 953: SCOREBOARD - Core 0 - Release register - warp:42, reg: 14
GPGPU-Sim Cycle 953: SCOREBOARD - Core 0 - Release register - warp:42, reg: 2
GPGPU-Sim Cycle 953: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 24
DICE Sim: [WRITEBACK]: cycle 953, load writeback done for thread 44, reg 24, current load done 178, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 953, constant access from tid 44, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 954: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 15
DICE Sim: [WRITEBACK]: cycle 954, load writeback done for thread 44, reg 15, current load done 179, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 954, constant access from tid 44, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 955: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 4
DICE Sim: [WRITEBACK]: cycle 955, load writeback done for thread 44, reg 4, current load done 180, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 955, constant access from tid 44, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 955, operands ready of thread 44 for dice block id = 1
GPGPU-Sim Cycle 955: SCOREBOARD - Core 0 - Reserved Register - warp:44, reg: 14
GPGPU-Sim Cycle 955: SCOREBOARD - Core 0 - Reserved Register - warp:44, reg: 2
GPGPU-Sim Cycle 955: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 5
GPGPU-Sim Cycle 956: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 23
DICE Sim: [WRITEBACK]: cycle 956, load writeback done for thread 45, reg 23, current load done 181, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 956, constant access from tid 45, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 957, cgra_core 0 executed thread 43 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 957: SCOREBOARD - Core 0 - Release register - warp:43, reg: 14
GPGPU-Sim Cycle 957: SCOREBOARD - Core 0 - Release register - warp:43, reg: 2
GPGPU-Sim Cycle 957: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 24
DICE Sim: [WRITEBACK]: cycle 957, load writeback done for thread 45, reg 24, current load done 182, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 957, constant access from tid 45, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 958: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 15
DICE Sim: [WRITEBACK]: cycle 958, load writeback done for thread 45, reg 15, current load done 183, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 958, constant access from tid 45, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 959: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 4
DICE Sim: [WRITEBACK]: cycle 959, load writeback done for thread 45, reg 4, current load done 184, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 959, constant access from tid 45, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 959, operands ready of thread 45 for dice block id = 1
GPGPU-Sim Cycle 959: SCOREBOARD - Core 0 - Reserved Register - warp:45, reg: 14
GPGPU-Sim Cycle 959: SCOREBOARD - Core 0 - Reserved Register - warp:45, reg: 2
GPGPU-Sim Cycle 959: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 5
GPGPU-Sim Cycle 960: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 23
DICE Sim: [WRITEBACK]: cycle 960, load writeback done for thread 46, reg 23, current load done 185, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 960, constant access from tid 46, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 961, cgra_core 0 executed thread 44 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 961: SCOREBOARD - Core 0 - Release register - warp:44, reg: 14
GPGPU-Sim Cycle 961: SCOREBOARD - Core 0 - Release register - warp:44, reg: 2
GPGPU-Sim Cycle 961: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 24
DICE Sim: [WRITEBACK]: cycle 961, load writeback done for thread 46, reg 24, current load done 186, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 961, constant access from tid 46, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 962: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 15
DICE Sim: [WRITEBACK]: cycle 962, load writeback done for thread 46, reg 15, current load done 187, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 962, constant access from tid 46, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 963: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 4
DICE Sim: [WRITEBACK]: cycle 963, load writeback done for thread 46, reg 4, current load done 188, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 963, constant access from tid 46, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 963, operands ready of thread 46 for dice block id = 1
GPGPU-Sim Cycle 963: SCOREBOARD - Core 0 - Reserved Register - warp:46, reg: 14
GPGPU-Sim Cycle 963: SCOREBOARD - Core 0 - Reserved Register - warp:46, reg: 2
GPGPU-Sim Cycle 963: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 5
GPGPU-Sim Cycle 964: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 23
DICE Sim: [WRITEBACK]: cycle 964, load writeback done for thread 47, reg 23, current load done 189, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 964, constant access from tid 47, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 965, cgra_core 0 executed thread 45 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 965: SCOREBOARD - Core 0 - Release register - warp:45, reg: 14
GPGPU-Sim Cycle 965: SCOREBOARD - Core 0 - Release register - warp:45, reg: 2
GPGPU-Sim Cycle 965: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 24
DICE Sim: [WRITEBACK]: cycle 965, load writeback done for thread 47, reg 24, current load done 190, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 965, constant access from tid 47, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 966: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 15
DICE Sim: [WRITEBACK]: cycle 966, load writeback done for thread 47, reg 15, current load done 191, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 966, constant access from tid 47, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 967: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 4
DICE Sim: [WRITEBACK]: cycle 967, load writeback done for thread 47, reg 4, current load done 192, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 967, constant access from tid 47, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 967, operands ready of thread 47 for dice block id = 1
GPGPU-Sim Cycle 967: SCOREBOARD - Core 0 - Reserved Register - warp:47, reg: 14
GPGPU-Sim Cycle 967: SCOREBOARD - Core 0 - Reserved Register - warp:47, reg: 2
GPGPU-Sim Cycle 967: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 5
GPGPU-Sim Cycle 968: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 23
DICE Sim: [WRITEBACK]: cycle 968, load writeback done for thread 48, reg 23, current load done 193, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 968, constant access from tid 48, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 969, cgra_core 0 executed thread 46 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 969: SCOREBOARD - Core 0 - Release register - warp:46, reg: 14
GPGPU-Sim Cycle 969: SCOREBOARD - Core 0 - Release register - warp:46, reg: 2
GPGPU-Sim Cycle 969: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 24
DICE Sim: [WRITEBACK]: cycle 969, load writeback done for thread 48, reg 24, current load done 194, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 969, constant access from tid 48, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 970: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 15
DICE Sim: [WRITEBACK]: cycle 970, load writeback done for thread 48, reg 15, current load done 195, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 970, constant access from tid 48, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 971: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 4
DICE Sim: [WRITEBACK]: cycle 971, load writeback done for thread 48, reg 4, current load done 196, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 971, constant access from tid 48, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 971, operands ready of thread 48 for dice block id = 1
GPGPU-Sim Cycle 971: SCOREBOARD - Core 0 - Reserved Register - warp:48, reg: 14
GPGPU-Sim Cycle 971: SCOREBOARD - Core 0 - Reserved Register - warp:48, reg: 2
GPGPU-Sim Cycle 971: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 5
GPGPU-Sim Cycle 972: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 23
DICE Sim: [WRITEBACK]: cycle 972, load writeback done for thread 49, reg 23, current load done 197, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 972, constant access from tid 49, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 973, cgra_core 0 executed thread 47 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 973: SCOREBOARD - Core 0 - Release register - warp:47, reg: 14
GPGPU-Sim Cycle 973: SCOREBOARD - Core 0 - Release register - warp:47, reg: 2
GPGPU-Sim Cycle 973: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 24
DICE Sim: [WRITEBACK]: cycle 973, load writeback done for thread 49, reg 24, current load done 198, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 973, constant access from tid 49, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 974: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 15
DICE Sim: [WRITEBACK]: cycle 974, load writeback done for thread 49, reg 15, current load done 199, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 974, constant access from tid 49, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 975: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 4
DICE Sim: [WRITEBACK]: cycle 975, load writeback done for thread 49, reg 4, current load done 200, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 975, constant access from tid 49, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 975, operands ready of thread 49 for dice block id = 1
GPGPU-Sim Cycle 975: SCOREBOARD - Core 0 - Reserved Register - warp:49, reg: 14
GPGPU-Sim Cycle 975: SCOREBOARD - Core 0 - Reserved Register - warp:49, reg: 2
GPGPU-Sim Cycle 975: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 5
GPGPU-Sim Cycle 976: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 23
DICE Sim: [WRITEBACK]: cycle 976, load writeback done for thread 50, reg 23, current load done 201, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 976, constant access from tid 50, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 977, cgra_core 0 executed thread 48 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 977: SCOREBOARD - Core 0 - Release register - warp:48, reg: 14
GPGPU-Sim Cycle 977: SCOREBOARD - Core 0 - Release register - warp:48, reg: 2
GPGPU-Sim Cycle 977: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 24
DICE Sim: [WRITEBACK]: cycle 977, load writeback done for thread 50, reg 24, current load done 202, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 977, constant access from tid 50, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 978: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 15
DICE Sim: [WRITEBACK]: cycle 978, load writeback done for thread 50, reg 15, current load done 203, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 978, constant access from tid 50, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 979: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 4
DICE Sim: [WRITEBACK]: cycle 979, load writeback done for thread 50, reg 4, current load done 204, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 979, constant access from tid 50, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 979, operands ready of thread 50 for dice block id = 1
GPGPU-Sim Cycle 979: SCOREBOARD - Core 0 - Reserved Register - warp:50, reg: 14
GPGPU-Sim Cycle 979: SCOREBOARD - Core 0 - Reserved Register - warp:50, reg: 2
GPGPU-Sim Cycle 979: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 5
GPGPU-Sim Cycle 980: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 23
DICE Sim: [WRITEBACK]: cycle 980, load writeback done for thread 51, reg 23, current load done 205, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 980, constant access from tid 51, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 981, cgra_core 0 executed thread 49 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 981: SCOREBOARD - Core 0 - Release register - warp:49, reg: 14
GPGPU-Sim Cycle 981: SCOREBOARD - Core 0 - Release register - warp:49, reg: 2
GPGPU-Sim Cycle 981: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 24
DICE Sim: [WRITEBACK]: cycle 981, load writeback done for thread 51, reg 24, current load done 206, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 981, constant access from tid 51, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 982: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 15
DICE Sim: [WRITEBACK]: cycle 982, load writeback done for thread 51, reg 15, current load done 207, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 982, constant access from tid 51, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 983: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 4
DICE Sim: [WRITEBACK]: cycle 983, load writeback done for thread 51, reg 4, current load done 208, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 983, constant access from tid 51, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 983, operands ready of thread 51 for dice block id = 1
GPGPU-Sim Cycle 983: SCOREBOARD - Core 0 - Reserved Register - warp:51, reg: 14
GPGPU-Sim Cycle 983: SCOREBOARD - Core 0 - Reserved Register - warp:51, reg: 2
GPGPU-Sim Cycle 983: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 5
GPGPU-Sim Cycle 984: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 23
DICE Sim: [WRITEBACK]: cycle 984, load writeback done for thread 52, reg 23, current load done 209, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 984, constant access from tid 52, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 985, cgra_core 0 executed thread 50 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 985: SCOREBOARD - Core 0 - Release register - warp:50, reg: 14
GPGPU-Sim Cycle 985: SCOREBOARD - Core 0 - Release register - warp:50, reg: 2
GPGPU-Sim Cycle 985: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 24
DICE Sim: [WRITEBACK]: cycle 985, load writeback done for thread 52, reg 24, current load done 210, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 985, constant access from tid 52, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 986: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 15
DICE Sim: [WRITEBACK]: cycle 986, load writeback done for thread 52, reg 15, current load done 211, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 986, constant access from tid 52, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 987: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 4
DICE Sim: [WRITEBACK]: cycle 987, load writeback done for thread 52, reg 4, current load done 212, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 987, constant access from tid 52, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 987, operands ready of thread 52 for dice block id = 1
GPGPU-Sim Cycle 987: SCOREBOARD - Core 0 - Reserved Register - warp:52, reg: 14
GPGPU-Sim Cycle 987: SCOREBOARD - Core 0 - Reserved Register - warp:52, reg: 2
GPGPU-Sim Cycle 987: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 5
GPGPU-Sim Cycle 988: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 23
DICE Sim: [WRITEBACK]: cycle 988, load writeback done for thread 53, reg 23, current load done 213, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 988, constant access from tid 53, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 989, cgra_core 0 executed thread 51 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 989: SCOREBOARD - Core 0 - Release register - warp:51, reg: 14
GPGPU-Sim Cycle 989: SCOREBOARD - Core 0 - Release register - warp:51, reg: 2
GPGPU-Sim Cycle 989: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 24
DICE Sim: [WRITEBACK]: cycle 989, load writeback done for thread 53, reg 24, current load done 214, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 989, constant access from tid 53, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 990: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 15
DICE Sim: [WRITEBACK]: cycle 990, load writeback done for thread 53, reg 15, current load done 215, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 990, constant access from tid 53, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 991: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 4
DICE Sim: [WRITEBACK]: cycle 991, load writeback done for thread 53, reg 4, current load done 216, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 991, constant access from tid 53, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 991, operands ready of thread 53 for dice block id = 1
GPGPU-Sim Cycle 991: SCOREBOARD - Core 0 - Reserved Register - warp:53, reg: 14
GPGPU-Sim Cycle 991: SCOREBOARD - Core 0 - Reserved Register - warp:53, reg: 2
GPGPU-Sim Cycle 991: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 5
GPGPU-Sim Cycle 992: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 23
DICE Sim: [WRITEBACK]: cycle 992, load writeback done for thread 54, reg 23, current load done 217, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 992, constant access from tid 54, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 993, cgra_core 0 executed thread 52 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 993: SCOREBOARD - Core 0 - Release register - warp:52, reg: 14
GPGPU-Sim Cycle 993: SCOREBOARD - Core 0 - Release register - warp:52, reg: 2
GPGPU-Sim Cycle 993: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 24
DICE Sim: [WRITEBACK]: cycle 993, load writeback done for thread 54, reg 24, current load done 218, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 993, constant access from tid 54, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 994: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 15
DICE Sim: [WRITEBACK]: cycle 994, load writeback done for thread 54, reg 15, current load done 219, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 994, constant access from tid 54, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 995: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 4
DICE Sim: [WRITEBACK]: cycle 995, load writeback done for thread 54, reg 4, current load done 220, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 995, constant access from tid 54, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 995, operands ready of thread 54 for dice block id = 1
GPGPU-Sim Cycle 995: SCOREBOARD - Core 0 - Reserved Register - warp:54, reg: 14
GPGPU-Sim Cycle 995: SCOREBOARD - Core 0 - Reserved Register - warp:54, reg: 2
GPGPU-Sim Cycle 995: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 5
GPGPU-Sim Cycle 996: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 23
DICE Sim: [WRITEBACK]: cycle 996, load writeback done for thread 55, reg 23, current load done 221, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 996, constant access from tid 55, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 997, cgra_core 0 executed thread 53 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 997: SCOREBOARD - Core 0 - Release register - warp:53, reg: 14
GPGPU-Sim Cycle 997: SCOREBOARD - Core 0 - Release register - warp:53, reg: 2
GPGPU-Sim Cycle 997: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 24
DICE Sim: [WRITEBACK]: cycle 997, load writeback done for thread 55, reg 24, current load done 222, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 997, constant access from tid 55, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 998: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 15
DICE Sim: [WRITEBACK]: cycle 998, load writeback done for thread 55, reg 15, current load done 223, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 998, constant access from tid 55, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 999: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 4
DICE Sim: [WRITEBACK]: cycle 999, load writeback done for thread 55, reg 4, current load done 224, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 999, constant access from tid 55, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 999, operands ready of thread 55 for dice block id = 1
GPGPU-Sim Cycle 999: SCOREBOARD - Core 0 - Reserved Register - warp:55, reg: 14
GPGPU-Sim Cycle 999: SCOREBOARD - Core 0 - Reserved Register - warp:55, reg: 2
GPGPU-Sim Cycle 999: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 5
GPGPU-Sim Cycle 1000: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 23
DICE Sim: [WRITEBACK]: cycle 1000, load writeback done for thread 56, reg 23, current load done 225, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1000, constant access from tid 56, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1001, cgra_core 0 executed thread 54 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1001: SCOREBOARD - Core 0 - Release register - warp:54, reg: 14
GPGPU-Sim Cycle 1001: SCOREBOARD - Core 0 - Release register - warp:54, reg: 2
GPGPU-Sim Cycle 1001: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 24
DICE Sim: [WRITEBACK]: cycle 1001, load writeback done for thread 56, reg 24, current load done 226, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1001, constant access from tid 56, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1002: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 15
DICE Sim: [WRITEBACK]: cycle 1002, load writeback done for thread 56, reg 15, current load done 227, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1002, constant access from tid 56, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1003: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 4
DICE Sim: [WRITEBACK]: cycle 1003, load writeback done for thread 56, reg 4, current load done 228, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1003, constant access from tid 56, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1003, operands ready of thread 56 for dice block id = 1
GPGPU-Sim Cycle 1003: SCOREBOARD - Core 0 - Reserved Register - warp:56, reg: 14
GPGPU-Sim Cycle 1003: SCOREBOARD - Core 0 - Reserved Register - warp:56, reg: 2
GPGPU-Sim Cycle 1003: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 5
GPGPU-Sim Cycle 1004: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 23
DICE Sim: [WRITEBACK]: cycle 1004, load writeback done for thread 57, reg 23, current load done 229, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1004, constant access from tid 57, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1005, cgra_core 0 executed thread 55 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1005: SCOREBOARD - Core 0 - Release register - warp:55, reg: 14
GPGPU-Sim Cycle 1005: SCOREBOARD - Core 0 - Release register - warp:55, reg: 2
GPGPU-Sim Cycle 1005: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 24
DICE Sim: [WRITEBACK]: cycle 1005, load writeback done for thread 57, reg 24, current load done 230, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1005, constant access from tid 57, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1006: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 15
DICE Sim: [WRITEBACK]: cycle 1006, load writeback done for thread 57, reg 15, current load done 231, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1006, constant access from tid 57, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1007: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 4
DICE Sim: [WRITEBACK]: cycle 1007, load writeback done for thread 57, reg 4, current load done 232, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1007, constant access from tid 57, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1007, operands ready of thread 57 for dice block id = 1
GPGPU-Sim Cycle 1007: SCOREBOARD - Core 0 - Reserved Register - warp:57, reg: 14
GPGPU-Sim Cycle 1007: SCOREBOARD - Core 0 - Reserved Register - warp:57, reg: 2
GPGPU-Sim Cycle 1007: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 5
GPGPU-Sim Cycle 1008: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 23
DICE Sim: [WRITEBACK]: cycle 1008, load writeback done for thread 58, reg 23, current load done 233, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1008, constant access from tid 58, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1009, cgra_core 0 executed thread 56 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1009: SCOREBOARD - Core 0 - Release register - warp:56, reg: 14
GPGPU-Sim Cycle 1009: SCOREBOARD - Core 0 - Release register - warp:56, reg: 2
GPGPU-Sim Cycle 1009: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 24
DICE Sim: [WRITEBACK]: cycle 1009, load writeback done for thread 58, reg 24, current load done 234, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1009, constant access from tid 58, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1010: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 15
DICE Sim: [WRITEBACK]: cycle 1010, load writeback done for thread 58, reg 15, current load done 235, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1010, constant access from tid 58, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1011: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 4
DICE Sim: [WRITEBACK]: cycle 1011, load writeback done for thread 58, reg 4, current load done 236, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1011, constant access from tid 58, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1011, operands ready of thread 58 for dice block id = 1
GPGPU-Sim Cycle 1011: SCOREBOARD - Core 0 - Reserved Register - warp:58, reg: 14
GPGPU-Sim Cycle 1011: SCOREBOARD - Core 0 - Reserved Register - warp:58, reg: 2
GPGPU-Sim Cycle 1011: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 5
GPGPU-Sim Cycle 1012: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 23
DICE Sim: [WRITEBACK]: cycle 1012, load writeback done for thread 59, reg 23, current load done 237, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1012, constant access from tid 59, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1013, cgra_core 0 executed thread 57 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1013: SCOREBOARD - Core 0 - Release register - warp:57, reg: 14
GPGPU-Sim Cycle 1013: SCOREBOARD - Core 0 - Release register - warp:57, reg: 2
GPGPU-Sim Cycle 1013: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 24
DICE Sim: [WRITEBACK]: cycle 1013, load writeback done for thread 59, reg 24, current load done 238, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1013, constant access from tid 59, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1014: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 15
DICE Sim: [WRITEBACK]: cycle 1014, load writeback done for thread 59, reg 15, current load done 239, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1014, constant access from tid 59, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1015: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 4
DICE Sim: [WRITEBACK]: cycle 1015, load writeback done for thread 59, reg 4, current load done 240, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1015, constant access from tid 59, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1015, operands ready of thread 59 for dice block id = 1
GPGPU-Sim Cycle 1015: SCOREBOARD - Core 0 - Reserved Register - warp:59, reg: 14
GPGPU-Sim Cycle 1015: SCOREBOARD - Core 0 - Reserved Register - warp:59, reg: 2
GPGPU-Sim Cycle 1015: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 5
GPGPU-Sim Cycle 1016: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 23
DICE Sim: [WRITEBACK]: cycle 1016, load writeback done for thread 60, reg 23, current load done 241, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1016, constant access from tid 60, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1017, cgra_core 0 executed thread 58 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1017: SCOREBOARD - Core 0 - Release register - warp:58, reg: 14
GPGPU-Sim Cycle 1017: SCOREBOARD - Core 0 - Release register - warp:58, reg: 2
GPGPU-Sim Cycle 1017: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 24
DICE Sim: [WRITEBACK]: cycle 1017, load writeback done for thread 60, reg 24, current load done 242, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1017, constant access from tid 60, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1018: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 15
DICE Sim: [WRITEBACK]: cycle 1018, load writeback done for thread 60, reg 15, current load done 243, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1018, constant access from tid 60, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1019: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 4
DICE Sim: [WRITEBACK]: cycle 1019, load writeback done for thread 60, reg 4, current load done 244, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1019, constant access from tid 60, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1019, operands ready of thread 60 for dice block id = 1
GPGPU-Sim Cycle 1019: SCOREBOARD - Core 0 - Reserved Register - warp:60, reg: 14
GPGPU-Sim Cycle 1019: SCOREBOARD - Core 0 - Reserved Register - warp:60, reg: 2
GPGPU-Sim Cycle 1019: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 5
GPGPU-Sim Cycle 1020: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 23
DICE Sim: [WRITEBACK]: cycle 1020, load writeback done for thread 61, reg 23, current load done 245, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1020, constant access from tid 61, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1021, cgra_core 0 executed thread 59 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1021: SCOREBOARD - Core 0 - Release register - warp:59, reg: 14
GPGPU-Sim Cycle 1021: SCOREBOARD - Core 0 - Release register - warp:59, reg: 2
GPGPU-Sim Cycle 1021: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 24
DICE Sim: [WRITEBACK]: cycle 1021, load writeback done for thread 61, reg 24, current load done 246, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1021, constant access from tid 61, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1022: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 15
DICE Sim: [WRITEBACK]: cycle 1022, load writeback done for thread 61, reg 15, current load done 247, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1022, constant access from tid 61, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1023: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 4
DICE Sim: [WRITEBACK]: cycle 1023, load writeback done for thread 61, reg 4, current load done 248, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1023, constant access from tid 61, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1023, operands ready of thread 61 for dice block id = 1
GPGPU-Sim Cycle 1023: SCOREBOARD - Core 0 - Reserved Register - warp:61, reg: 14
GPGPU-Sim Cycle 1023: SCOREBOARD - Core 0 - Reserved Register - warp:61, reg: 2
GPGPU-Sim Cycle 1023: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 5
GPGPU-Sim Cycle 1024: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 23
DICE Sim: [WRITEBACK]: cycle 1024, load writeback done for thread 62, reg 23, current load done 249, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1024, constant access from tid 62, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1025, cgra_core 0 executed thread 60 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1025: SCOREBOARD - Core 0 - Release register - warp:60, reg: 14
GPGPU-Sim Cycle 1025: SCOREBOARD - Core 0 - Release register - warp:60, reg: 2
GPGPU-Sim Cycle 1025: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 24
DICE Sim: [WRITEBACK]: cycle 1025, load writeback done for thread 62, reg 24, current load done 250, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1025, constant access from tid 62, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1026: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 15
DICE Sim: [WRITEBACK]: cycle 1026, load writeback done for thread 62, reg 15, current load done 251, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1026, constant access from tid 62, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1027: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 4
DICE Sim: [WRITEBACK]: cycle 1027, load writeback done for thread 62, reg 4, current load done 252, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1027, constant access from tid 62, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1027, operands ready of thread 62 for dice block id = 1
GPGPU-Sim Cycle 1027: SCOREBOARD - Core 0 - Reserved Register - warp:62, reg: 14
GPGPU-Sim Cycle 1027: SCOREBOARD - Core 0 - Reserved Register - warp:62, reg: 2
GPGPU-Sim Cycle 1027: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 5
GPGPU-Sim Cycle 1028: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 23
DICE Sim: [WRITEBACK]: cycle 1028, load writeback done for thread 63, reg 23, current load done 253, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1028, constant access from tid 63, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1029, cgra_core 0 executed thread 61 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1029: SCOREBOARD - Core 0 - Release register - warp:61, reg: 14
GPGPU-Sim Cycle 1029: SCOREBOARD - Core 0 - Release register - warp:61, reg: 2
GPGPU-Sim Cycle 1029: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 24
DICE Sim: [WRITEBACK]: cycle 1029, load writeback done for thread 63, reg 24, current load done 254, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1029, constant access from tid 63, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1030: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 15
DICE Sim: [WRITEBACK]: cycle 1030, load writeback done for thread 63, reg 15, current load done 255, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1030, constant access from tid 63, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1031: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 4
DICE Sim: [WRITEBACK]: cycle 1031, load writeback done for thread 63, reg 4, current load done 256, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1031, constant access from tid 63, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1031, operands ready of thread 63 for dice block id = 1
GPGPU-Sim Cycle 1031: SCOREBOARD - Core 0 - Reserved Register - warp:63, reg: 14
GPGPU-Sim Cycle 1031: SCOREBOARD - Core 0 - Reserved Register - warp:63, reg: 2
GPGPU-Sim Cycle 1031: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 5
GPGPU-Sim Cycle 1032: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 23
DICE Sim: [WRITEBACK]: cycle 1032, load writeback done for thread 64, reg 23, current load done 257, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1032, constant access from tid 64, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1033, cgra_core 0 executed thread 62 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1033: SCOREBOARD - Core 0 - Release register - warp:62, reg: 14
GPGPU-Sim Cycle 1033: SCOREBOARD - Core 0 - Release register - warp:62, reg: 2
GPGPU-Sim Cycle 1033: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 24
DICE Sim: [WRITEBACK]: cycle 1033, load writeback done for thread 64, reg 24, current load done 258, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1033, constant access from tid 64, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1034: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 15
DICE Sim: [WRITEBACK]: cycle 1034, load writeback done for thread 64, reg 15, current load done 259, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1034, constant access from tid 64, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1035: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 4
DICE Sim: [WRITEBACK]: cycle 1035, load writeback done for thread 64, reg 4, current load done 260, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1035, constant access from tid 64, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1035, operands ready of thread 64 for dice block id = 1
GPGPU-Sim Cycle 1035: SCOREBOARD - Core 0 - Reserved Register - warp:64, reg: 14
GPGPU-Sim Cycle 1035: SCOREBOARD - Core 0 - Reserved Register - warp:64, reg: 2
GPGPU-Sim Cycle 1035: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 5
GPGPU-Sim Cycle 1036: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 23
DICE Sim: [WRITEBACK]: cycle 1036, load writeback done for thread 65, reg 23, current load done 261, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1036, constant access from tid 65, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1037, cgra_core 0 executed thread 63 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1037: SCOREBOARD - Core 0 - Release register - warp:63, reg: 14
GPGPU-Sim Cycle 1037: SCOREBOARD - Core 0 - Release register - warp:63, reg: 2
GPGPU-Sim Cycle 1037: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 24
DICE Sim: [WRITEBACK]: cycle 1037, load writeback done for thread 65, reg 24, current load done 262, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1037, constant access from tid 65, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1038: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 15
DICE Sim: [WRITEBACK]: cycle 1038, load writeback done for thread 65, reg 15, current load done 263, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1038, constant access from tid 65, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1039: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 4
DICE Sim: [WRITEBACK]: cycle 1039, load writeback done for thread 65, reg 4, current load done 264, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1039, constant access from tid 65, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1039, operands ready of thread 65 for dice block id = 1
GPGPU-Sim Cycle 1039: SCOREBOARD - Core 0 - Reserved Register - warp:65, reg: 14
GPGPU-Sim Cycle 1039: SCOREBOARD - Core 0 - Reserved Register - warp:65, reg: 2
GPGPU-Sim Cycle 1039: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 5
GPGPU-Sim Cycle 1040: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 23
DICE Sim: [WRITEBACK]: cycle 1040, load writeback done for thread 66, reg 23, current load done 265, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1040, constant access from tid 66, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1041, cgra_core 0 executed thread 64 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1041: SCOREBOARD - Core 0 - Release register - warp:64, reg: 14
GPGPU-Sim Cycle 1041: SCOREBOARD - Core 0 - Release register - warp:64, reg: 2
GPGPU-Sim Cycle 1041: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 24
DICE Sim: [WRITEBACK]: cycle 1041, load writeback done for thread 66, reg 24, current load done 266, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1041, constant access from tid 66, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1042: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 15
DICE Sim: [WRITEBACK]: cycle 1042, load writeback done for thread 66, reg 15, current load done 267, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1042, constant access from tid 66, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1043: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 4
DICE Sim: [WRITEBACK]: cycle 1043, load writeback done for thread 66, reg 4, current load done 268, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1043, constant access from tid 66, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1043, operands ready of thread 66 for dice block id = 1
GPGPU-Sim Cycle 1043: SCOREBOARD - Core 0 - Reserved Register - warp:66, reg: 14
GPGPU-Sim Cycle 1043: SCOREBOARD - Core 0 - Reserved Register - warp:66, reg: 2
GPGPU-Sim Cycle 1043: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 5
GPGPU-Sim Cycle 1044: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 23
DICE Sim: [WRITEBACK]: cycle 1044, load writeback done for thread 67, reg 23, current load done 269, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1044, constant access from tid 67, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1045, cgra_core 0 executed thread 65 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1045: SCOREBOARD - Core 0 - Release register - warp:65, reg: 14
GPGPU-Sim Cycle 1045: SCOREBOARD - Core 0 - Release register - warp:65, reg: 2
GPGPU-Sim Cycle 1045: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 24
DICE Sim: [WRITEBACK]: cycle 1045, load writeback done for thread 67, reg 24, current load done 270, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1045, constant access from tid 67, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1046: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 15
DICE Sim: [WRITEBACK]: cycle 1046, load writeback done for thread 67, reg 15, current load done 271, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1046, constant access from tid 67, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1047: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 4
DICE Sim: [WRITEBACK]: cycle 1047, load writeback done for thread 67, reg 4, current load done 272, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1047, constant access from tid 67, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1047, operands ready of thread 67 for dice block id = 1
GPGPU-Sim Cycle 1047: SCOREBOARD - Core 0 - Reserved Register - warp:67, reg: 14
GPGPU-Sim Cycle 1047: SCOREBOARD - Core 0 - Reserved Register - warp:67, reg: 2
GPGPU-Sim Cycle 1047: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 5
GPGPU-Sim Cycle 1048: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 23
DICE Sim: [WRITEBACK]: cycle 1048, load writeback done for thread 68, reg 23, current load done 273, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1048, constant access from tid 68, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1049, cgra_core 0 executed thread 66 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1049: SCOREBOARD - Core 0 - Release register - warp:66, reg: 14
GPGPU-Sim Cycle 1049: SCOREBOARD - Core 0 - Release register - warp:66, reg: 2
GPGPU-Sim Cycle 1049: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 24
DICE Sim: [WRITEBACK]: cycle 1049, load writeback done for thread 68, reg 24, current load done 274, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1049, constant access from tid 68, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1050: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 15
DICE Sim: [WRITEBACK]: cycle 1050, load writeback done for thread 68, reg 15, current load done 275, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1050, constant access from tid 68, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1051: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 4
DICE Sim: [WRITEBACK]: cycle 1051, load writeback done for thread 68, reg 4, current load done 276, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1051, constant access from tid 68, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1051, operands ready of thread 68 for dice block id = 1
GPGPU-Sim Cycle 1051: SCOREBOARD - Core 0 - Reserved Register - warp:68, reg: 14
GPGPU-Sim Cycle 1051: SCOREBOARD - Core 0 - Reserved Register - warp:68, reg: 2
GPGPU-Sim Cycle 1051: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 5
GPGPU-Sim Cycle 1052: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 23
DICE Sim: [WRITEBACK]: cycle 1052, load writeback done for thread 69, reg 23, current load done 277, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1052, constant access from tid 69, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1053, cgra_core 0 executed thread 67 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1053: SCOREBOARD - Core 0 - Release register - warp:67, reg: 14
GPGPU-Sim Cycle 1053: SCOREBOARD - Core 0 - Release register - warp:67, reg: 2
GPGPU-Sim Cycle 1053: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 24
DICE Sim: [WRITEBACK]: cycle 1053, load writeback done for thread 69, reg 24, current load done 278, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1053, constant access from tid 69, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1054: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 15
DICE Sim: [WRITEBACK]: cycle 1054, load writeback done for thread 69, reg 15, current load done 279, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1054, constant access from tid 69, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1055: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 4
DICE Sim: [WRITEBACK]: cycle 1055, load writeback done for thread 69, reg 4, current load done 280, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1055, constant access from tid 69, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1055, operands ready of thread 69 for dice block id = 1
GPGPU-Sim Cycle 1055: SCOREBOARD - Core 0 - Reserved Register - warp:69, reg: 14
GPGPU-Sim Cycle 1055: SCOREBOARD - Core 0 - Reserved Register - warp:69, reg: 2
GPGPU-Sim Cycle 1055: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 5
GPGPU-Sim Cycle 1056: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 23
DICE Sim: [WRITEBACK]: cycle 1056, load writeback done for thread 70, reg 23, current load done 281, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1056, constant access from tid 70, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1057, cgra_core 0 executed thread 68 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1057: SCOREBOARD - Core 0 - Release register - warp:68, reg: 14
GPGPU-Sim Cycle 1057: SCOREBOARD - Core 0 - Release register - warp:68, reg: 2
GPGPU-Sim Cycle 1057: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 24
DICE Sim: [WRITEBACK]: cycle 1057, load writeback done for thread 70, reg 24, current load done 282, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1057, constant access from tid 70, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1058: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 15
DICE Sim: [WRITEBACK]: cycle 1058, load writeback done for thread 70, reg 15, current load done 283, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1058, constant access from tid 70, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1059: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 4
DICE Sim: [WRITEBACK]: cycle 1059, load writeback done for thread 70, reg 4, current load done 284, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1059, constant access from tid 70, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1059, operands ready of thread 70 for dice block id = 1
GPGPU-Sim Cycle 1059: SCOREBOARD - Core 0 - Reserved Register - warp:70, reg: 14
GPGPU-Sim Cycle 1059: SCOREBOARD - Core 0 - Reserved Register - warp:70, reg: 2
GPGPU-Sim Cycle 1059: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 5
GPGPU-Sim Cycle 1060: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 23
DICE Sim: [WRITEBACK]: cycle 1060, load writeback done for thread 71, reg 23, current load done 285, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1060, constant access from tid 71, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1061, cgra_core 0 executed thread 69 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1061: SCOREBOARD - Core 0 - Release register - warp:69, reg: 14
GPGPU-Sim Cycle 1061: SCOREBOARD - Core 0 - Release register - warp:69, reg: 2
GPGPU-Sim Cycle 1061: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 24
DICE Sim: [WRITEBACK]: cycle 1061, load writeback done for thread 71, reg 24, current load done 286, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1061, constant access from tid 71, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1062: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 15
DICE Sim: [WRITEBACK]: cycle 1062, load writeback done for thread 71, reg 15, current load done 287, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1062, constant access from tid 71, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1063: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 4
DICE Sim: [WRITEBACK]: cycle 1063, load writeback done for thread 71, reg 4, current load done 288, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1063, constant access from tid 71, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1063, operands ready of thread 71 for dice block id = 1
GPGPU-Sim Cycle 1063: SCOREBOARD - Core 0 - Reserved Register - warp:71, reg: 14
GPGPU-Sim Cycle 1063: SCOREBOARD - Core 0 - Reserved Register - warp:71, reg: 2
GPGPU-Sim Cycle 1063: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 5
GPGPU-Sim Cycle 1064: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 23
DICE Sim: [WRITEBACK]: cycle 1064, load writeback done for thread 72, reg 23, current load done 289, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1064, constant access from tid 72, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1065, cgra_core 0 executed thread 70 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1065: SCOREBOARD - Core 0 - Release register - warp:70, reg: 14
GPGPU-Sim Cycle 1065: SCOREBOARD - Core 0 - Release register - warp:70, reg: 2
GPGPU-Sim Cycle 1065: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 24
DICE Sim: [WRITEBACK]: cycle 1065, load writeback done for thread 72, reg 24, current load done 290, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1065, constant access from tid 72, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1066: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 15
DICE Sim: [WRITEBACK]: cycle 1066, load writeback done for thread 72, reg 15, current load done 291, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1066, constant access from tid 72, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1067: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 4
DICE Sim: [WRITEBACK]: cycle 1067, load writeback done for thread 72, reg 4, current load done 292, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1067, constant access from tid 72, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1067, operands ready of thread 72 for dice block id = 1
GPGPU-Sim Cycle 1067: SCOREBOARD - Core 0 - Reserved Register - warp:72, reg: 14
GPGPU-Sim Cycle 1067: SCOREBOARD - Core 0 - Reserved Register - warp:72, reg: 2
GPGPU-Sim Cycle 1067: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 5
GPGPU-Sim Cycle 1068: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 23
DICE Sim: [WRITEBACK]: cycle 1068, load writeback done for thread 73, reg 23, current load done 293, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1068, constant access from tid 73, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1069, cgra_core 0 executed thread 71 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1069: SCOREBOARD - Core 0 - Release register - warp:71, reg: 14
GPGPU-Sim Cycle 1069: SCOREBOARD - Core 0 - Release register - warp:71, reg: 2
GPGPU-Sim Cycle 1069: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 24
DICE Sim: [WRITEBACK]: cycle 1069, load writeback done for thread 73, reg 24, current load done 294, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1069, constant access from tid 73, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1070: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 15
DICE Sim: [WRITEBACK]: cycle 1070, load writeback done for thread 73, reg 15, current load done 295, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1070, constant access from tid 73, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1071: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 4
DICE Sim: [WRITEBACK]: cycle 1071, load writeback done for thread 73, reg 4, current load done 296, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1071, constant access from tid 73, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1071, operands ready of thread 73 for dice block id = 1
GPGPU-Sim Cycle 1071: SCOREBOARD - Core 0 - Reserved Register - warp:73, reg: 14
GPGPU-Sim Cycle 1071: SCOREBOARD - Core 0 - Reserved Register - warp:73, reg: 2
GPGPU-Sim Cycle 1071: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 5
GPGPU-Sim Cycle 1072: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 23
DICE Sim: [WRITEBACK]: cycle 1072, load writeback done for thread 74, reg 23, current load done 297, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1072, constant access from tid 74, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1073, cgra_core 0 executed thread 72 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1073: SCOREBOARD - Core 0 - Release register - warp:72, reg: 14
GPGPU-Sim Cycle 1073: SCOREBOARD - Core 0 - Release register - warp:72, reg: 2
GPGPU-Sim Cycle 1073: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 24
DICE Sim: [WRITEBACK]: cycle 1073, load writeback done for thread 74, reg 24, current load done 298, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1073, constant access from tid 74, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1074: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 15
DICE Sim: [WRITEBACK]: cycle 1074, load writeback done for thread 74, reg 15, current load done 299, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1074, constant access from tid 74, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1075: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 4
DICE Sim: [WRITEBACK]: cycle 1075, load writeback done for thread 74, reg 4, current load done 300, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1075, constant access from tid 74, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1075, operands ready of thread 74 for dice block id = 1
GPGPU-Sim Cycle 1075: SCOREBOARD - Core 0 - Reserved Register - warp:74, reg: 14
GPGPU-Sim Cycle 1075: SCOREBOARD - Core 0 - Reserved Register - warp:74, reg: 2
GPGPU-Sim Cycle 1075: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 5
GPGPU-Sim Cycle 1076: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 23
DICE Sim: [WRITEBACK]: cycle 1076, load writeback done for thread 75, reg 23, current load done 301, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1076, constant access from tid 75, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1077, cgra_core 0 executed thread 73 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1077: SCOREBOARD - Core 0 - Release register - warp:73, reg: 14
GPGPU-Sim Cycle 1077: SCOREBOARD - Core 0 - Release register - warp:73, reg: 2
GPGPU-Sim Cycle 1077: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 24
DICE Sim: [WRITEBACK]: cycle 1077, load writeback done for thread 75, reg 24, current load done 302, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1077, constant access from tid 75, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1078: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 15
DICE Sim: [WRITEBACK]: cycle 1078, load writeback done for thread 75, reg 15, current load done 303, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1078, constant access from tid 75, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1079: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 4
DICE Sim: [WRITEBACK]: cycle 1079, load writeback done for thread 75, reg 4, current load done 304, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1079, constant access from tid 75, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1079, operands ready of thread 75 for dice block id = 1
GPGPU-Sim Cycle 1079: SCOREBOARD - Core 0 - Reserved Register - warp:75, reg: 14
GPGPU-Sim Cycle 1079: SCOREBOARD - Core 0 - Reserved Register - warp:75, reg: 2
GPGPU-Sim Cycle 1079: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 5
GPGPU-Sim Cycle 1080: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 23
DICE Sim: [WRITEBACK]: cycle 1080, load writeback done for thread 76, reg 23, current load done 305, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1080, constant access from tid 76, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1081, cgra_core 0 executed thread 74 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1081: SCOREBOARD - Core 0 - Release register - warp:74, reg: 14
GPGPU-Sim Cycle 1081: SCOREBOARD - Core 0 - Release register - warp:74, reg: 2
GPGPU-Sim Cycle 1081: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 24
DICE Sim: [WRITEBACK]: cycle 1081, load writeback done for thread 76, reg 24, current load done 306, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1081, constant access from tid 76, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1082: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 15
DICE Sim: [WRITEBACK]: cycle 1082, load writeback done for thread 76, reg 15, current load done 307, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1082, constant access from tid 76, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1083: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 4
DICE Sim: [WRITEBACK]: cycle 1083, load writeback done for thread 76, reg 4, current load done 308, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1083, constant access from tid 76, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1083, operands ready of thread 76 for dice block id = 1
GPGPU-Sim Cycle 1083: SCOREBOARD - Core 0 - Reserved Register - warp:76, reg: 14
GPGPU-Sim Cycle 1083: SCOREBOARD - Core 0 - Reserved Register - warp:76, reg: 2
GPGPU-Sim Cycle 1083: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 5
GPGPU-Sim Cycle 1084: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 23
DICE Sim: [WRITEBACK]: cycle 1084, load writeback done for thread 77, reg 23, current load done 309, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1084, constant access from tid 77, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1085, cgra_core 0 executed thread 75 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1085: SCOREBOARD - Core 0 - Release register - warp:75, reg: 14
GPGPU-Sim Cycle 1085: SCOREBOARD - Core 0 - Release register - warp:75, reg: 2
GPGPU-Sim Cycle 1085: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 24
DICE Sim: [WRITEBACK]: cycle 1085, load writeback done for thread 77, reg 24, current load done 310, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1085, constant access from tid 77, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1086: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 15
DICE Sim: [WRITEBACK]: cycle 1086, load writeback done for thread 77, reg 15, current load done 311, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1086, constant access from tid 77, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1087: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 4
DICE Sim: [WRITEBACK]: cycle 1087, load writeback done for thread 77, reg 4, current load done 312, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1087, constant access from tid 77, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1087, operands ready of thread 77 for dice block id = 1
GPGPU-Sim Cycle 1087: SCOREBOARD - Core 0 - Reserved Register - warp:77, reg: 14
GPGPU-Sim Cycle 1087: SCOREBOARD - Core 0 - Reserved Register - warp:77, reg: 2
GPGPU-Sim Cycle 1087: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 5
GPGPU-Sim Cycle 1088: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 23
DICE Sim: [WRITEBACK]: cycle 1088, load writeback done for thread 78, reg 23, current load done 313, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1088, constant access from tid 78, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1089, cgra_core 0 executed thread 76 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1089: SCOREBOARD - Core 0 - Release register - warp:76, reg: 14
GPGPU-Sim Cycle 1089: SCOREBOARD - Core 0 - Release register - warp:76, reg: 2
GPGPU-Sim Cycle 1089: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 24
DICE Sim: [WRITEBACK]: cycle 1089, load writeback done for thread 78, reg 24, current load done 314, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1089, constant access from tid 78, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1090: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 15
DICE Sim: [WRITEBACK]: cycle 1090, load writeback done for thread 78, reg 15, current load done 315, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1090, constant access from tid 78, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1091: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 4
DICE Sim: [WRITEBACK]: cycle 1091, load writeback done for thread 78, reg 4, current load done 316, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1091, constant access from tid 78, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1091, operands ready of thread 78 for dice block id = 1
GPGPU-Sim Cycle 1091: SCOREBOARD - Core 0 - Reserved Register - warp:78, reg: 14
GPGPU-Sim Cycle 1091: SCOREBOARD - Core 0 - Reserved Register - warp:78, reg: 2
GPGPU-Sim Cycle 1091: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 5
GPGPU-Sim Cycle 1092: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 23
DICE Sim: [WRITEBACK]: cycle 1092, load writeback done for thread 79, reg 23, current load done 317, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1092, constant access from tid 79, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1093, cgra_core 0 executed thread 77 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1093: SCOREBOARD - Core 0 - Release register - warp:77, reg: 14
GPGPU-Sim Cycle 1093: SCOREBOARD - Core 0 - Release register - warp:77, reg: 2
GPGPU-Sim Cycle 1093: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 24
DICE Sim: [WRITEBACK]: cycle 1093, load writeback done for thread 79, reg 24, current load done 318, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1093, constant access from tid 79, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1094: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 15
DICE Sim: [WRITEBACK]: cycle 1094, load writeback done for thread 79, reg 15, current load done 319, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1094, constant access from tid 79, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1095: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 4
DICE Sim: [WRITEBACK]: cycle 1095, load writeback done for thread 79, reg 4, current load done 320, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1095, constant access from tid 79, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1095, operands ready of thread 79 for dice block id = 1
GPGPU-Sim Cycle 1095: SCOREBOARD - Core 0 - Reserved Register - warp:79, reg: 14
GPGPU-Sim Cycle 1095: SCOREBOARD - Core 0 - Reserved Register - warp:79, reg: 2
GPGPU-Sim Cycle 1095: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 5
GPGPU-Sim Cycle 1096: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 23
DICE Sim: [WRITEBACK]: cycle 1096, load writeback done for thread 80, reg 23, current load done 321, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1096, constant access from tid 80, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1097, cgra_core 0 executed thread 78 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1097: SCOREBOARD - Core 0 - Release register - warp:78, reg: 14
GPGPU-Sim Cycle 1097: SCOREBOARD - Core 0 - Release register - warp:78, reg: 2
GPGPU-Sim Cycle 1097: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 24
DICE Sim: [WRITEBACK]: cycle 1097, load writeback done for thread 80, reg 24, current load done 322, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1097, constant access from tid 80, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1098: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 15
DICE Sim: [WRITEBACK]: cycle 1098, load writeback done for thread 80, reg 15, current load done 323, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1098, constant access from tid 80, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1099: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 4
DICE Sim: [WRITEBACK]: cycle 1099, load writeback done for thread 80, reg 4, current load done 324, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1099, constant access from tid 80, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1099, operands ready of thread 80 for dice block id = 1
GPGPU-Sim Cycle 1099: SCOREBOARD - Core 0 - Reserved Register - warp:80, reg: 14
GPGPU-Sim Cycle 1099: SCOREBOARD - Core 0 - Reserved Register - warp:80, reg: 2
GPGPU-Sim Cycle 1099: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 5
GPGPU-Sim Cycle 1100: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 23
DICE Sim: [WRITEBACK]: cycle 1100, load writeback done for thread 81, reg 23, current load done 325, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1100, constant access from tid 81, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1101, cgra_core 0 executed thread 79 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1101: SCOREBOARD - Core 0 - Release register - warp:79, reg: 14
GPGPU-Sim Cycle 1101: SCOREBOARD - Core 0 - Release register - warp:79, reg: 2
GPGPU-Sim Cycle 1101: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 24
DICE Sim: [WRITEBACK]: cycle 1101, load writeback done for thread 81, reg 24, current load done 326, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1101, constant access from tid 81, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1102: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 15
DICE Sim: [WRITEBACK]: cycle 1102, load writeback done for thread 81, reg 15, current load done 327, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1102, constant access from tid 81, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1103: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 4
DICE Sim: [WRITEBACK]: cycle 1103, load writeback done for thread 81, reg 4, current load done 328, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1103, constant access from tid 81, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1103, operands ready of thread 81 for dice block id = 1
GPGPU-Sim Cycle 1103: SCOREBOARD - Core 0 - Reserved Register - warp:81, reg: 14
GPGPU-Sim Cycle 1103: SCOREBOARD - Core 0 - Reserved Register - warp:81, reg: 2
GPGPU-Sim Cycle 1103: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 5
GPGPU-Sim Cycle 1104: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 23
DICE Sim: [WRITEBACK]: cycle 1104, load writeback done for thread 82, reg 23, current load done 329, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1104, constant access from tid 82, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1105, cgra_core 0 executed thread 80 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1105: SCOREBOARD - Core 0 - Release register - warp:80, reg: 14
GPGPU-Sim Cycle 1105: SCOREBOARD - Core 0 - Release register - warp:80, reg: 2
GPGPU-Sim Cycle 1105: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 24
DICE Sim: [WRITEBACK]: cycle 1105, load writeback done for thread 82, reg 24, current load done 330, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1105, constant access from tid 82, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1106: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 15
DICE Sim: [WRITEBACK]: cycle 1106, load writeback done for thread 82, reg 15, current load done 331, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1106, constant access from tid 82, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1107: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 4
DICE Sim: [WRITEBACK]: cycle 1107, load writeback done for thread 82, reg 4, current load done 332, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1107, constant access from tid 82, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1107, operands ready of thread 82 for dice block id = 1
GPGPU-Sim Cycle 1107: SCOREBOARD - Core 0 - Reserved Register - warp:82, reg: 14
GPGPU-Sim Cycle 1107: SCOREBOARD - Core 0 - Reserved Register - warp:82, reg: 2
GPGPU-Sim Cycle 1107: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 5
GPGPU-Sim Cycle 1108: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 23
DICE Sim: [WRITEBACK]: cycle 1108, load writeback done for thread 83, reg 23, current load done 333, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1108, constant access from tid 83, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1109, cgra_core 0 executed thread 81 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1109: SCOREBOARD - Core 0 - Release register - warp:81, reg: 14
GPGPU-Sim Cycle 1109: SCOREBOARD - Core 0 - Release register - warp:81, reg: 2
GPGPU-Sim Cycle 1109: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 24
DICE Sim: [WRITEBACK]: cycle 1109, load writeback done for thread 83, reg 24, current load done 334, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1109, constant access from tid 83, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1110: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 15
DICE Sim: [WRITEBACK]: cycle 1110, load writeback done for thread 83, reg 15, current load done 335, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1110, constant access from tid 83, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1111: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 4
DICE Sim: [WRITEBACK]: cycle 1111, load writeback done for thread 83, reg 4, current load done 336, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1111, constant access from tid 83, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1111, operands ready of thread 83 for dice block id = 1
GPGPU-Sim Cycle 1111: SCOREBOARD - Core 0 - Reserved Register - warp:83, reg: 14
GPGPU-Sim Cycle 1111: SCOREBOARD - Core 0 - Reserved Register - warp:83, reg: 2
GPGPU-Sim Cycle 1111: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 5
GPGPU-Sim Cycle 1112: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 23
DICE Sim: [WRITEBACK]: cycle 1112, load writeback done for thread 84, reg 23, current load done 337, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1112, constant access from tid 84, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1113, cgra_core 0 executed thread 82 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1113: SCOREBOARD - Core 0 - Release register - warp:82, reg: 14
GPGPU-Sim Cycle 1113: SCOREBOARD - Core 0 - Release register - warp:82, reg: 2
GPGPU-Sim Cycle 1113: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 24
DICE Sim: [WRITEBACK]: cycle 1113, load writeback done for thread 84, reg 24, current load done 338, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1113, constant access from tid 84, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1114: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 15
DICE Sim: [WRITEBACK]: cycle 1114, load writeback done for thread 84, reg 15, current load done 339, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1114, constant access from tid 84, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1115: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 4
DICE Sim: [WRITEBACK]: cycle 1115, load writeback done for thread 84, reg 4, current load done 340, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1115, constant access from tid 84, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1115, operands ready of thread 84 for dice block id = 1
GPGPU-Sim Cycle 1115: SCOREBOARD - Core 0 - Reserved Register - warp:84, reg: 14
GPGPU-Sim Cycle 1115: SCOREBOARD - Core 0 - Reserved Register - warp:84, reg: 2
GPGPU-Sim Cycle 1115: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 5
GPGPU-Sim Cycle 1116: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 23
DICE Sim: [WRITEBACK]: cycle 1116, load writeback done for thread 85, reg 23, current load done 341, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1116, constant access from tid 85, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1117, cgra_core 0 executed thread 83 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1117: SCOREBOARD - Core 0 - Release register - warp:83, reg: 14
GPGPU-Sim Cycle 1117: SCOREBOARD - Core 0 - Release register - warp:83, reg: 2
GPGPU-Sim Cycle 1117: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 24
DICE Sim: [WRITEBACK]: cycle 1117, load writeback done for thread 85, reg 24, current load done 342, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1117, constant access from tid 85, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1118: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 15
DICE Sim: [WRITEBACK]: cycle 1118, load writeback done for thread 85, reg 15, current load done 343, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1118, constant access from tid 85, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1119: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 4
DICE Sim: [WRITEBACK]: cycle 1119, load writeback done for thread 85, reg 4, current load done 344, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1119, constant access from tid 85, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1119, operands ready of thread 85 for dice block id = 1
GPGPU-Sim Cycle 1119: SCOREBOARD - Core 0 - Reserved Register - warp:85, reg: 14
GPGPU-Sim Cycle 1119: SCOREBOARD - Core 0 - Reserved Register - warp:85, reg: 2
GPGPU-Sim Cycle 1119: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 5
GPGPU-Sim Cycle 1120: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 23
DICE Sim: [WRITEBACK]: cycle 1120, load writeback done for thread 86, reg 23, current load done 345, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1120, constant access from tid 86, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1121, cgra_core 0 executed thread 84 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1121: SCOREBOARD - Core 0 - Release register - warp:84, reg: 14
GPGPU-Sim Cycle 1121: SCOREBOARD - Core 0 - Release register - warp:84, reg: 2
GPGPU-Sim Cycle 1121: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 24
DICE Sim: [WRITEBACK]: cycle 1121, load writeback done for thread 86, reg 24, current load done 346, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1121, constant access from tid 86, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1122: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 15
DICE Sim: [WRITEBACK]: cycle 1122, load writeback done for thread 86, reg 15, current load done 347, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1122, constant access from tid 86, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1123: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 4
DICE Sim: [WRITEBACK]: cycle 1123, load writeback done for thread 86, reg 4, current load done 348, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1123, constant access from tid 86, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1123, operands ready of thread 86 for dice block id = 1
GPGPU-Sim Cycle 1123: SCOREBOARD - Core 0 - Reserved Register - warp:86, reg: 14
GPGPU-Sim Cycle 1123: SCOREBOARD - Core 0 - Reserved Register - warp:86, reg: 2
GPGPU-Sim Cycle 1123: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 5
GPGPU-Sim Cycle 1124: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 23
DICE Sim: [WRITEBACK]: cycle 1124, load writeback done for thread 87, reg 23, current load done 349, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1124, constant access from tid 87, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1125, cgra_core 0 executed thread 85 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1125: SCOREBOARD - Core 0 - Release register - warp:85, reg: 14
GPGPU-Sim Cycle 1125: SCOREBOARD - Core 0 - Release register - warp:85, reg: 2
GPGPU-Sim Cycle 1125: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 24
DICE Sim: [WRITEBACK]: cycle 1125, load writeback done for thread 87, reg 24, current load done 350, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1125, constant access from tid 87, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1126: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 15
DICE Sim: [WRITEBACK]: cycle 1126, load writeback done for thread 87, reg 15, current load done 351, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1126, constant access from tid 87, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1127: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 4
DICE Sim: [WRITEBACK]: cycle 1127, load writeback done for thread 87, reg 4, current load done 352, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1127, constant access from tid 87, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1127, operands ready of thread 87 for dice block id = 1
GPGPU-Sim Cycle 1127: SCOREBOARD - Core 0 - Reserved Register - warp:87, reg: 14
GPGPU-Sim Cycle 1127: SCOREBOARD - Core 0 - Reserved Register - warp:87, reg: 2
GPGPU-Sim Cycle 1127: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 5
GPGPU-Sim Cycle 1128: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 23
DICE Sim: [WRITEBACK]: cycle 1128, load writeback done for thread 88, reg 23, current load done 353, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1128, constant access from tid 88, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1129, cgra_core 0 executed thread 86 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1129: SCOREBOARD - Core 0 - Release register - warp:86, reg: 14
GPGPU-Sim Cycle 1129: SCOREBOARD - Core 0 - Release register - warp:86, reg: 2
GPGPU-Sim Cycle 1129: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 24
DICE Sim: [WRITEBACK]: cycle 1129, load writeback done for thread 88, reg 24, current load done 354, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1129, constant access from tid 88, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1130: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 15
DICE Sim: [WRITEBACK]: cycle 1130, load writeback done for thread 88, reg 15, current load done 355, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1130, constant access from tid 88, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1131: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 4
DICE Sim: [WRITEBACK]: cycle 1131, load writeback done for thread 88, reg 4, current load done 356, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1131, constant access from tid 88, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1131, operands ready of thread 88 for dice block id = 1
GPGPU-Sim Cycle 1131: SCOREBOARD - Core 0 - Reserved Register - warp:88, reg: 14
GPGPU-Sim Cycle 1131: SCOREBOARD - Core 0 - Reserved Register - warp:88, reg: 2
GPGPU-Sim Cycle 1131: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 5
GPGPU-Sim Cycle 1132: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 23
DICE Sim: [WRITEBACK]: cycle 1132, load writeback done for thread 89, reg 23, current load done 357, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1132, constant access from tid 89, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1133, cgra_core 0 executed thread 87 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1133: SCOREBOARD - Core 0 - Release register - warp:87, reg: 14
GPGPU-Sim Cycle 1133: SCOREBOARD - Core 0 - Release register - warp:87, reg: 2
GPGPU-Sim Cycle 1133: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 24
DICE Sim: [WRITEBACK]: cycle 1133, load writeback done for thread 89, reg 24, current load done 358, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1133, constant access from tid 89, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1134: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 15
DICE Sim: [WRITEBACK]: cycle 1134, load writeback done for thread 89, reg 15, current load done 359, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1134, constant access from tid 89, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1135: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 4
DICE Sim: [WRITEBACK]: cycle 1135, load writeback done for thread 89, reg 4, current load done 360, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1135, constant access from tid 89, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1135, operands ready of thread 89 for dice block id = 1
GPGPU-Sim Cycle 1135: SCOREBOARD - Core 0 - Reserved Register - warp:89, reg: 14
GPGPU-Sim Cycle 1135: SCOREBOARD - Core 0 - Reserved Register - warp:89, reg: 2
GPGPU-Sim Cycle 1135: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 5
GPGPU-Sim Cycle 1136: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 23
DICE Sim: [WRITEBACK]: cycle 1136, load writeback done for thread 90, reg 23, current load done 361, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1136, constant access from tid 90, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1137, cgra_core 0 executed thread 88 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1137: SCOREBOARD - Core 0 - Release register - warp:88, reg: 14
GPGPU-Sim Cycle 1137: SCOREBOARD - Core 0 - Release register - warp:88, reg: 2
GPGPU-Sim Cycle 1137: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 24
DICE Sim: [WRITEBACK]: cycle 1137, load writeback done for thread 90, reg 24, current load done 362, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1137, constant access from tid 90, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1138: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 15
DICE Sim: [WRITEBACK]: cycle 1138, load writeback done for thread 90, reg 15, current load done 363, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1138, constant access from tid 90, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1139: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 4
DICE Sim: [WRITEBACK]: cycle 1139, load writeback done for thread 90, reg 4, current load done 364, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1139, constant access from tid 90, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1139, operands ready of thread 90 for dice block id = 1
GPGPU-Sim Cycle 1139: SCOREBOARD - Core 0 - Reserved Register - warp:90, reg: 14
GPGPU-Sim Cycle 1139: SCOREBOARD - Core 0 - Reserved Register - warp:90, reg: 2
GPGPU-Sim Cycle 1139: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 5
GPGPU-Sim Cycle 1140: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 23
DICE Sim: [WRITEBACK]: cycle 1140, load writeback done for thread 91, reg 23, current load done 365, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1140, constant access from tid 91, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1141, cgra_core 0 executed thread 89 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1141: SCOREBOARD - Core 0 - Release register - warp:89, reg: 14
GPGPU-Sim Cycle 1141: SCOREBOARD - Core 0 - Release register - warp:89, reg: 2
GPGPU-Sim Cycle 1141: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 24
DICE Sim: [WRITEBACK]: cycle 1141, load writeback done for thread 91, reg 24, current load done 366, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1141, constant access from tid 91, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1142: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 15
DICE Sim: [WRITEBACK]: cycle 1142, load writeback done for thread 91, reg 15, current load done 367, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1142, constant access from tid 91, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1143: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 4
DICE Sim: [WRITEBACK]: cycle 1143, load writeback done for thread 91, reg 4, current load done 368, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1143, constant access from tid 91, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1143, operands ready of thread 91 for dice block id = 1
GPGPU-Sim Cycle 1143: SCOREBOARD - Core 0 - Reserved Register - warp:91, reg: 14
GPGPU-Sim Cycle 1143: SCOREBOARD - Core 0 - Reserved Register - warp:91, reg: 2
GPGPU-Sim Cycle 1143: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 5
GPGPU-Sim Cycle 1144: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 23
DICE Sim: [WRITEBACK]: cycle 1144, load writeback done for thread 92, reg 23, current load done 369, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1144, constant access from tid 92, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1145, cgra_core 0 executed thread 90 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1145: SCOREBOARD - Core 0 - Release register - warp:90, reg: 14
GPGPU-Sim Cycle 1145: SCOREBOARD - Core 0 - Release register - warp:90, reg: 2
GPGPU-Sim Cycle 1145: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 24
DICE Sim: [WRITEBACK]: cycle 1145, load writeback done for thread 92, reg 24, current load done 370, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1145, constant access from tid 92, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1146: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 15
DICE Sim: [WRITEBACK]: cycle 1146, load writeback done for thread 92, reg 15, current load done 371, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1146, constant access from tid 92, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1147: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 4
DICE Sim: [WRITEBACK]: cycle 1147, load writeback done for thread 92, reg 4, current load done 372, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1147, constant access from tid 92, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1147, operands ready of thread 92 for dice block id = 1
GPGPU-Sim Cycle 1147: SCOREBOARD - Core 0 - Reserved Register - warp:92, reg: 14
GPGPU-Sim Cycle 1147: SCOREBOARD - Core 0 - Reserved Register - warp:92, reg: 2
GPGPU-Sim Cycle 1147: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 5
GPGPU-Sim Cycle 1148: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 23
DICE Sim: [WRITEBACK]: cycle 1148, load writeback done for thread 93, reg 23, current load done 373, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1148, constant access from tid 93, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1149, cgra_core 0 executed thread 91 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1149: SCOREBOARD - Core 0 - Release register - warp:91, reg: 14
GPGPU-Sim Cycle 1149: SCOREBOARD - Core 0 - Release register - warp:91, reg: 2
GPGPU-Sim Cycle 1149: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 24
DICE Sim: [WRITEBACK]: cycle 1149, load writeback done for thread 93, reg 24, current load done 374, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1149, constant access from tid 93, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1150: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 15
DICE Sim: [WRITEBACK]: cycle 1150, load writeback done for thread 93, reg 15, current load done 375, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1150, constant access from tid 93, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1151: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 4
DICE Sim: [WRITEBACK]: cycle 1151, load writeback done for thread 93, reg 4, current load done 376, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1151, constant access from tid 93, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1151, operands ready of thread 93 for dice block id = 1
GPGPU-Sim Cycle 1151: SCOREBOARD - Core 0 - Reserved Register - warp:93, reg: 14
GPGPU-Sim Cycle 1151: SCOREBOARD - Core 0 - Reserved Register - warp:93, reg: 2
GPGPU-Sim Cycle 1151: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 5
GPGPU-Sim Cycle 1152: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 23
DICE Sim: [WRITEBACK]: cycle 1152, load writeback done for thread 94, reg 23, current load done 377, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1152, constant access from tid 94, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1153, cgra_core 0 executed thread 92 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1153: SCOREBOARD - Core 0 - Release register - warp:92, reg: 14
GPGPU-Sim Cycle 1153: SCOREBOARD - Core 0 - Release register - warp:92, reg: 2
GPGPU-Sim Cycle 1153: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 24
DICE Sim: [WRITEBACK]: cycle 1153, load writeback done for thread 94, reg 24, current load done 378, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1153, constant access from tid 94, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1154: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 15
DICE Sim: [WRITEBACK]: cycle 1154, load writeback done for thread 94, reg 15, current load done 379, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1154, constant access from tid 94, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1155: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 4
DICE Sim: [WRITEBACK]: cycle 1155, load writeback done for thread 94, reg 4, current load done 380, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1155, constant access from tid 94, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1155, operands ready of thread 94 for dice block id = 1
GPGPU-Sim Cycle 1155: SCOREBOARD - Core 0 - Reserved Register - warp:94, reg: 14
GPGPU-Sim Cycle 1155: SCOREBOARD - Core 0 - Reserved Register - warp:94, reg: 2
GPGPU-Sim Cycle 1155: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 5
GPGPU-Sim Cycle 1156: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 23
DICE Sim: [WRITEBACK]: cycle 1156, load writeback done for thread 95, reg 23, current load done 381, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1156, constant access from tid 95, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1157, cgra_core 0 executed thread 93 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1157: SCOREBOARD - Core 0 - Release register - warp:93, reg: 14
GPGPU-Sim Cycle 1157: SCOREBOARD - Core 0 - Release register - warp:93, reg: 2
GPGPU-Sim Cycle 1157: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 24
DICE Sim: [WRITEBACK]: cycle 1157, load writeback done for thread 95, reg 24, current load done 382, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1157, constant access from tid 95, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1158: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 15
DICE Sim: [WRITEBACK]: cycle 1158, load writeback done for thread 95, reg 15, current load done 383, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1158, constant access from tid 95, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1159: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 4
DICE Sim: [WRITEBACK]: cycle 1159, load writeback done for thread 95, reg 4, current load done 384, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1159, constant access from tid 95, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1159, operands ready of thread 95 for dice block id = 1
GPGPU-Sim Cycle 1159: SCOREBOARD - Core 0 - Reserved Register - warp:95, reg: 14
GPGPU-Sim Cycle 1159: SCOREBOARD - Core 0 - Reserved Register - warp:95, reg: 2
GPGPU-Sim Cycle 1159: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 5
GPGPU-Sim Cycle 1160: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 23
DICE Sim: [WRITEBACK]: cycle 1160, load writeback done for thread 96, reg 23, current load done 385, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1160, constant access from tid 96, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1161, cgra_core 0 executed thread 94 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1161: SCOREBOARD - Core 0 - Release register - warp:94, reg: 14
GPGPU-Sim Cycle 1161: SCOREBOARD - Core 0 - Release register - warp:94, reg: 2
GPGPU-Sim Cycle 1161: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 24
DICE Sim: [WRITEBACK]: cycle 1161, load writeback done for thread 96, reg 24, current load done 386, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1161, constant access from tid 96, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1162: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 15
DICE Sim: [WRITEBACK]: cycle 1162, load writeback done for thread 96, reg 15, current load done 387, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1162, constant access from tid 96, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1163: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 4
DICE Sim: [WRITEBACK]: cycle 1163, load writeback done for thread 96, reg 4, current load done 388, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1163, constant access from tid 96, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1163, operands ready of thread 96 for dice block id = 1
GPGPU-Sim Cycle 1163: SCOREBOARD - Core 0 - Reserved Register - warp:96, reg: 14
GPGPU-Sim Cycle 1163: SCOREBOARD - Core 0 - Reserved Register - warp:96, reg: 2
GPGPU-Sim Cycle 1163: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 5
GPGPU-Sim Cycle 1164: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 23
DICE Sim: [WRITEBACK]: cycle 1164, load writeback done for thread 97, reg 23, current load done 389, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1164, constant access from tid 97, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1165, cgra_core 0 executed thread 95 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1165: SCOREBOARD - Core 0 - Release register - warp:95, reg: 14
GPGPU-Sim Cycle 1165: SCOREBOARD - Core 0 - Release register - warp:95, reg: 2
GPGPU-Sim Cycle 1165: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 24
DICE Sim: [WRITEBACK]: cycle 1165, load writeback done for thread 97, reg 24, current load done 390, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1165, constant access from tid 97, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1166: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 15
DICE Sim: [WRITEBACK]: cycle 1166, load writeback done for thread 97, reg 15, current load done 391, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1166, constant access from tid 97, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1167: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 4
DICE Sim: [WRITEBACK]: cycle 1167, load writeback done for thread 97, reg 4, current load done 392, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1167, constant access from tid 97, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1167, operands ready of thread 97 for dice block id = 1
GPGPU-Sim Cycle 1167: SCOREBOARD - Core 0 - Reserved Register - warp:97, reg: 14
GPGPU-Sim Cycle 1167: SCOREBOARD - Core 0 - Reserved Register - warp:97, reg: 2
GPGPU-Sim Cycle 1167: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 5
GPGPU-Sim Cycle 1168: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 23
DICE Sim: [WRITEBACK]: cycle 1168, load writeback done for thread 98, reg 23, current load done 393, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1168, constant access from tid 98, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1169, cgra_core 0 executed thread 96 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1169: SCOREBOARD - Core 0 - Release register - warp:96, reg: 14
GPGPU-Sim Cycle 1169: SCOREBOARD - Core 0 - Release register - warp:96, reg: 2
GPGPU-Sim Cycle 1169: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 24
DICE Sim: [WRITEBACK]: cycle 1169, load writeback done for thread 98, reg 24, current load done 394, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1169, constant access from tid 98, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1170: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 15
DICE Sim: [WRITEBACK]: cycle 1170, load writeback done for thread 98, reg 15, current load done 395, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1170, constant access from tid 98, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1171: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 4
DICE Sim: [WRITEBACK]: cycle 1171, load writeback done for thread 98, reg 4, current load done 396, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1171, constant access from tid 98, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1171, operands ready of thread 98 for dice block id = 1
GPGPU-Sim Cycle 1171: SCOREBOARD - Core 0 - Reserved Register - warp:98, reg: 14
GPGPU-Sim Cycle 1171: SCOREBOARD - Core 0 - Reserved Register - warp:98, reg: 2
GPGPU-Sim Cycle 1171: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 5
GPGPU-Sim Cycle 1172: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 23
DICE Sim: [WRITEBACK]: cycle 1172, load writeback done for thread 99, reg 23, current load done 397, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1172, constant access from tid 99, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1173, cgra_core 0 executed thread 97 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1173: SCOREBOARD - Core 0 - Release register - warp:97, reg: 14
GPGPU-Sim Cycle 1173: SCOREBOARD - Core 0 - Release register - warp:97, reg: 2
GPGPU-Sim Cycle 1173: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 24
DICE Sim: [WRITEBACK]: cycle 1173, load writeback done for thread 99, reg 24, current load done 398, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1173, constant access from tid 99, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1174: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 15
DICE Sim: [WRITEBACK]: cycle 1174, load writeback done for thread 99, reg 15, current load done 399, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1174, constant access from tid 99, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1175: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 4
DICE Sim: [WRITEBACK]: cycle 1175, load writeback done for thread 99, reg 4, current load done 400, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1175, constant access from tid 99, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1175, operands ready of thread 99 for dice block id = 1
GPGPU-Sim Cycle 1175: SCOREBOARD - Core 0 - Reserved Register - warp:99, reg: 14
GPGPU-Sim Cycle 1175: SCOREBOARD - Core 0 - Reserved Register - warp:99, reg: 2
GPGPU-Sim Cycle 1175: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 5
GPGPU-Sim Cycle 1176: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 23
DICE Sim: [WRITEBACK]: cycle 1176, load writeback done for thread 100, reg 23, current load done 401, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1176, constant access from tid 100, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1177, cgra_core 0 executed thread 98 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1177: SCOREBOARD - Core 0 - Release register - warp:98, reg: 14
GPGPU-Sim Cycle 1177: SCOREBOARD - Core 0 - Release register - warp:98, reg: 2
GPGPU-Sim Cycle 1177: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 24
DICE Sim: [WRITEBACK]: cycle 1177, load writeback done for thread 100, reg 24, current load done 402, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1177, constant access from tid 100, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1178: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 15
DICE Sim: [WRITEBACK]: cycle 1178, load writeback done for thread 100, reg 15, current load done 403, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1178, constant access from tid 100, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1179: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 4
DICE Sim: [WRITEBACK]: cycle 1179, load writeback done for thread 100, reg 4, current load done 404, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1179, constant access from tid 100, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1179, operands ready of thread 100 for dice block id = 1
GPGPU-Sim Cycle 1179: SCOREBOARD - Core 0 - Reserved Register - warp:100, reg: 14
GPGPU-Sim Cycle 1179: SCOREBOARD - Core 0 - Reserved Register - warp:100, reg: 2
GPGPU-Sim Cycle 1179: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 5
GPGPU-Sim Cycle 1180: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 23
DICE Sim: [WRITEBACK]: cycle 1180, load writeback done for thread 101, reg 23, current load done 405, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1180, constant access from tid 101, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1181, cgra_core 0 executed thread 99 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1181: SCOREBOARD - Core 0 - Release register - warp:99, reg: 14
GPGPU-Sim Cycle 1181: SCOREBOARD - Core 0 - Release register - warp:99, reg: 2
GPGPU-Sim Cycle 1181: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 24
DICE Sim: [WRITEBACK]: cycle 1181, load writeback done for thread 101, reg 24, current load done 406, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1181, constant access from tid 101, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1182: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 15
DICE Sim: [WRITEBACK]: cycle 1182, load writeback done for thread 101, reg 15, current load done 407, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1182, constant access from tid 101, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1183: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 4
DICE Sim: [WRITEBACK]: cycle 1183, load writeback done for thread 101, reg 4, current load done 408, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1183, constant access from tid 101, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1183, operands ready of thread 101 for dice block id = 1
GPGPU-Sim Cycle 1183: SCOREBOARD - Core 0 - Reserved Register - warp:101, reg: 14
GPGPU-Sim Cycle 1183: SCOREBOARD - Core 0 - Reserved Register - warp:101, reg: 2
GPGPU-Sim Cycle 1183: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 5
GPGPU-Sim Cycle 1184: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 23
DICE Sim: [WRITEBACK]: cycle 1184, load writeback done for thread 102, reg 23, current load done 409, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1184, constant access from tid 102, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1185, cgra_core 0 executed thread 100 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1185: SCOREBOARD - Core 0 - Release register - warp:100, reg: 14
GPGPU-Sim Cycle 1185: SCOREBOARD - Core 0 - Release register - warp:100, reg: 2
GPGPU-Sim Cycle 1185: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 24
DICE Sim: [WRITEBACK]: cycle 1185, load writeback done for thread 102, reg 24, current load done 410, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1185, constant access from tid 102, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1186: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 15
DICE Sim: [WRITEBACK]: cycle 1186, load writeback done for thread 102, reg 15, current load done 411, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1186, constant access from tid 102, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1187: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 4
DICE Sim: [WRITEBACK]: cycle 1187, load writeback done for thread 102, reg 4, current load done 412, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1187, constant access from tid 102, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1187, operands ready of thread 102 for dice block id = 1
GPGPU-Sim Cycle 1187: SCOREBOARD - Core 0 - Reserved Register - warp:102, reg: 14
GPGPU-Sim Cycle 1187: SCOREBOARD - Core 0 - Reserved Register - warp:102, reg: 2
GPGPU-Sim Cycle 1187: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 5
GPGPU-Sim Cycle 1188: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 23
DICE Sim: [WRITEBACK]: cycle 1188, load writeback done for thread 103, reg 23, current load done 413, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1188, constant access from tid 103, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1189, cgra_core 0 executed thread 101 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1189: SCOREBOARD - Core 0 - Release register - warp:101, reg: 14
GPGPU-Sim Cycle 1189: SCOREBOARD - Core 0 - Release register - warp:101, reg: 2
GPGPU-Sim Cycle 1189: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 24
DICE Sim: [WRITEBACK]: cycle 1189, load writeback done for thread 103, reg 24, current load done 414, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1189, constant access from tid 103, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1190: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 15
DICE Sim: [WRITEBACK]: cycle 1190, load writeback done for thread 103, reg 15, current load done 415, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1190, constant access from tid 103, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1191: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 4
DICE Sim: [WRITEBACK]: cycle 1191, load writeback done for thread 103, reg 4, current load done 416, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1191, constant access from tid 103, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1191, operands ready of thread 103 for dice block id = 1
GPGPU-Sim Cycle 1191: SCOREBOARD - Core 0 - Reserved Register - warp:103, reg: 14
GPGPU-Sim Cycle 1191: SCOREBOARD - Core 0 - Reserved Register - warp:103, reg: 2
GPGPU-Sim Cycle 1191: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 5
GPGPU-Sim Cycle 1192: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 23
DICE Sim: [WRITEBACK]: cycle 1192, load writeback done for thread 104, reg 23, current load done 417, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1192, constant access from tid 104, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1193, cgra_core 0 executed thread 102 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1193: SCOREBOARD - Core 0 - Release register - warp:102, reg: 14
GPGPU-Sim Cycle 1193: SCOREBOARD - Core 0 - Release register - warp:102, reg: 2
GPGPU-Sim Cycle 1193: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 24
DICE Sim: [WRITEBACK]: cycle 1193, load writeback done for thread 104, reg 24, current load done 418, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1193, constant access from tid 104, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1194: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 15
DICE Sim: [WRITEBACK]: cycle 1194, load writeback done for thread 104, reg 15, current load done 419, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1194, constant access from tid 104, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1195: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 4
DICE Sim: [WRITEBACK]: cycle 1195, load writeback done for thread 104, reg 4, current load done 420, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1195, constant access from tid 104, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1195, operands ready of thread 104 for dice block id = 1
GPGPU-Sim Cycle 1195: SCOREBOARD - Core 0 - Reserved Register - warp:104, reg: 14
GPGPU-Sim Cycle 1195: SCOREBOARD - Core 0 - Reserved Register - warp:104, reg: 2
GPGPU-Sim Cycle 1195: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 5
GPGPU-Sim Cycle 1196: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 23
DICE Sim: [WRITEBACK]: cycle 1196, load writeback done for thread 105, reg 23, current load done 421, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1196, constant access from tid 105, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1197, cgra_core 0 executed thread 103 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1197: SCOREBOARD - Core 0 - Release register - warp:103, reg: 14
GPGPU-Sim Cycle 1197: SCOREBOARD - Core 0 - Release register - warp:103, reg: 2
GPGPU-Sim Cycle 1197: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 24
DICE Sim: [WRITEBACK]: cycle 1197, load writeback done for thread 105, reg 24, current load done 422, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1197, constant access from tid 105, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1198: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 15
DICE Sim: [WRITEBACK]: cycle 1198, load writeback done for thread 105, reg 15, current load done 423, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1198, constant access from tid 105, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1199: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 4
DICE Sim: [WRITEBACK]: cycle 1199, load writeback done for thread 105, reg 4, current load done 424, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1199, constant access from tid 105, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1199, operands ready of thread 105 for dice block id = 1
GPGPU-Sim Cycle 1199: SCOREBOARD - Core 0 - Reserved Register - warp:105, reg: 14
GPGPU-Sim Cycle 1199: SCOREBOARD - Core 0 - Reserved Register - warp:105, reg: 2
GPGPU-Sim Cycle 1199: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 5
GPGPU-Sim Cycle 1200: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 23
DICE Sim: [WRITEBACK]: cycle 1200, load writeback done for thread 106, reg 23, current load done 425, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1200, constant access from tid 106, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1201, cgra_core 0 executed thread 104 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1201: SCOREBOARD - Core 0 - Release register - warp:104, reg: 14
GPGPU-Sim Cycle 1201: SCOREBOARD - Core 0 - Release register - warp:104, reg: 2
GPGPU-Sim Cycle 1201: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 24
DICE Sim: [WRITEBACK]: cycle 1201, load writeback done for thread 106, reg 24, current load done 426, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1201, constant access from tid 106, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1202: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 15
DICE Sim: [WRITEBACK]: cycle 1202, load writeback done for thread 106, reg 15, current load done 427, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1202, constant access from tid 106, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1203: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 4
DICE Sim: [WRITEBACK]: cycle 1203, load writeback done for thread 106, reg 4, current load done 428, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1203, constant access from tid 106, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1203, operands ready of thread 106 for dice block id = 1
GPGPU-Sim Cycle 1203: SCOREBOARD - Core 0 - Reserved Register - warp:106, reg: 14
GPGPU-Sim Cycle 1203: SCOREBOARD - Core 0 - Reserved Register - warp:106, reg: 2
GPGPU-Sim Cycle 1203: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 5
GPGPU-Sim Cycle 1204: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 23
DICE Sim: [WRITEBACK]: cycle 1204, load writeback done for thread 107, reg 23, current load done 429, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1204, constant access from tid 107, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1205, cgra_core 0 executed thread 105 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1205: SCOREBOARD - Core 0 - Release register - warp:105, reg: 14
GPGPU-Sim Cycle 1205: SCOREBOARD - Core 0 - Release register - warp:105, reg: 2
GPGPU-Sim Cycle 1205: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 24
DICE Sim: [WRITEBACK]: cycle 1205, load writeback done for thread 107, reg 24, current load done 430, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1205, constant access from tid 107, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1206: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 15
DICE Sim: [WRITEBACK]: cycle 1206, load writeback done for thread 107, reg 15, current load done 431, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1206, constant access from tid 107, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1207: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 4
DICE Sim: [WRITEBACK]: cycle 1207, load writeback done for thread 107, reg 4, current load done 432, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1207, constant access from tid 107, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1207, operands ready of thread 107 for dice block id = 1
GPGPU-Sim Cycle 1207: SCOREBOARD - Core 0 - Reserved Register - warp:107, reg: 14
GPGPU-Sim Cycle 1207: SCOREBOARD - Core 0 - Reserved Register - warp:107, reg: 2
GPGPU-Sim Cycle 1207: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 5
GPGPU-Sim Cycle 1208: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 23
DICE Sim: [WRITEBACK]: cycle 1208, load writeback done for thread 108, reg 23, current load done 433, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1208, constant access from tid 108, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1209, cgra_core 0 executed thread 106 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1209: SCOREBOARD - Core 0 - Release register - warp:106, reg: 14
GPGPU-Sim Cycle 1209: SCOREBOARD - Core 0 - Release register - warp:106, reg: 2
GPGPU-Sim Cycle 1209: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 24
DICE Sim: [WRITEBACK]: cycle 1209, load writeback done for thread 108, reg 24, current load done 434, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1209, constant access from tid 108, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1210: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 15
DICE Sim: [WRITEBACK]: cycle 1210, load writeback done for thread 108, reg 15, current load done 435, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1210, constant access from tid 108, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1211: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 4
DICE Sim: [WRITEBACK]: cycle 1211, load writeback done for thread 108, reg 4, current load done 436, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1211, constant access from tid 108, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1211, operands ready of thread 108 for dice block id = 1
GPGPU-Sim Cycle 1211: SCOREBOARD - Core 0 - Reserved Register - warp:108, reg: 14
GPGPU-Sim Cycle 1211: SCOREBOARD - Core 0 - Reserved Register - warp:108, reg: 2
GPGPU-Sim Cycle 1211: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 5
GPGPU-Sim Cycle 1212: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 23
DICE Sim: [WRITEBACK]: cycle 1212, load writeback done for thread 109, reg 23, current load done 437, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1212, constant access from tid 109, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1213, cgra_core 0 executed thread 107 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1213: SCOREBOARD - Core 0 - Release register - warp:107, reg: 14
GPGPU-Sim Cycle 1213: SCOREBOARD - Core 0 - Release register - warp:107, reg: 2
GPGPU-Sim Cycle 1213: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 24
DICE Sim: [WRITEBACK]: cycle 1213, load writeback done for thread 109, reg 24, current load done 438, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1213, constant access from tid 109, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1214: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 15
DICE Sim: [WRITEBACK]: cycle 1214, load writeback done for thread 109, reg 15, current load done 439, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1214, constant access from tid 109, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1215: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 4
DICE Sim: [WRITEBACK]: cycle 1215, load writeback done for thread 109, reg 4, current load done 440, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1215, constant access from tid 109, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1215, operands ready of thread 109 for dice block id = 1
GPGPU-Sim Cycle 1215: SCOREBOARD - Core 0 - Reserved Register - warp:109, reg: 14
GPGPU-Sim Cycle 1215: SCOREBOARD - Core 0 - Reserved Register - warp:109, reg: 2
GPGPU-Sim Cycle 1215: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 5
GPGPU-Sim Cycle 1216: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 23
DICE Sim: [WRITEBACK]: cycle 1216, load writeback done for thread 110, reg 23, current load done 441, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1216, constant access from tid 110, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1217, cgra_core 0 executed thread 108 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1217: SCOREBOARD - Core 0 - Release register - warp:108, reg: 14
GPGPU-Sim Cycle 1217: SCOREBOARD - Core 0 - Release register - warp:108, reg: 2
GPGPU-Sim Cycle 1217: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 24
DICE Sim: [WRITEBACK]: cycle 1217, load writeback done for thread 110, reg 24, current load done 442, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1217, constant access from tid 110, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1218: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 15
DICE Sim: [WRITEBACK]: cycle 1218, load writeback done for thread 110, reg 15, current load done 443, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1218, constant access from tid 110, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1219: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 4
DICE Sim: [WRITEBACK]: cycle 1219, load writeback done for thread 110, reg 4, current load done 444, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1219, constant access from tid 110, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1219, operands ready of thread 110 for dice block id = 1
GPGPU-Sim Cycle 1219: SCOREBOARD - Core 0 - Reserved Register - warp:110, reg: 14
GPGPU-Sim Cycle 1219: SCOREBOARD - Core 0 - Reserved Register - warp:110, reg: 2
GPGPU-Sim Cycle 1219: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 5
GPGPU-Sim Cycle 1220: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 23
DICE Sim: [WRITEBACK]: cycle 1220, load writeback done for thread 111, reg 23, current load done 445, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1220, constant access from tid 111, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1221, cgra_core 0 executed thread 109 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1221: SCOREBOARD - Core 0 - Release register - warp:109, reg: 14
GPGPU-Sim Cycle 1221: SCOREBOARD - Core 0 - Release register - warp:109, reg: 2
GPGPU-Sim Cycle 1221: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 24
DICE Sim: [WRITEBACK]: cycle 1221, load writeback done for thread 111, reg 24, current load done 446, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1221, constant access from tid 111, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1222: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 15
DICE Sim: [WRITEBACK]: cycle 1222, load writeback done for thread 111, reg 15, current load done 447, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1222, constant access from tid 111, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1223: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 4
DICE Sim: [WRITEBACK]: cycle 1223, load writeback done for thread 111, reg 4, current load done 448, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1223, constant access from tid 111, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1223, operands ready of thread 111 for dice block id = 1
GPGPU-Sim Cycle 1223: SCOREBOARD - Core 0 - Reserved Register - warp:111, reg: 14
GPGPU-Sim Cycle 1223: SCOREBOARD - Core 0 - Reserved Register - warp:111, reg: 2
GPGPU-Sim Cycle 1223: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 5
GPGPU-Sim Cycle 1224: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 23
DICE Sim: [WRITEBACK]: cycle 1224, load writeback done for thread 112, reg 23, current load done 449, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1224, constant access from tid 112, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1225, cgra_core 0 executed thread 110 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1225: SCOREBOARD - Core 0 - Release register - warp:110, reg: 14
GPGPU-Sim Cycle 1225: SCOREBOARD - Core 0 - Release register - warp:110, reg: 2
GPGPU-Sim Cycle 1225: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 24
DICE Sim: [WRITEBACK]: cycle 1225, load writeback done for thread 112, reg 24, current load done 450, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1225, constant access from tid 112, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1226: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 15
DICE Sim: [WRITEBACK]: cycle 1226, load writeback done for thread 112, reg 15, current load done 451, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1226, constant access from tid 112, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1227: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 4
DICE Sim: [WRITEBACK]: cycle 1227, load writeback done for thread 112, reg 4, current load done 452, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1227, constant access from tid 112, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1227, operands ready of thread 112 for dice block id = 1
GPGPU-Sim Cycle 1227: SCOREBOARD - Core 0 - Reserved Register - warp:112, reg: 14
GPGPU-Sim Cycle 1227: SCOREBOARD - Core 0 - Reserved Register - warp:112, reg: 2
GPGPU-Sim Cycle 1227: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 5
GPGPU-Sim Cycle 1228: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 23
DICE Sim: [WRITEBACK]: cycle 1228, load writeback done for thread 113, reg 23, current load done 453, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1228, constant access from tid 113, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1229, cgra_core 0 executed thread 111 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1229: SCOREBOARD - Core 0 - Release register - warp:111, reg: 14
GPGPU-Sim Cycle 1229: SCOREBOARD - Core 0 - Release register - warp:111, reg: 2
GPGPU-Sim Cycle 1229: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 24
DICE Sim: [WRITEBACK]: cycle 1229, load writeback done for thread 113, reg 24, current load done 454, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1229, constant access from tid 113, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1230: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 15
DICE Sim: [WRITEBACK]: cycle 1230, load writeback done for thread 113, reg 15, current load done 455, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1230, constant access from tid 113, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1231: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 4
DICE Sim: [WRITEBACK]: cycle 1231, load writeback done for thread 113, reg 4, current load done 456, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1231, constant access from tid 113, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1231, operands ready of thread 113 for dice block id = 1
GPGPU-Sim Cycle 1231: SCOREBOARD - Core 0 - Reserved Register - warp:113, reg: 14
GPGPU-Sim Cycle 1231: SCOREBOARD - Core 0 - Reserved Register - warp:113, reg: 2
GPGPU-Sim Cycle 1231: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 5
GPGPU-Sim Cycle 1232: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 23
DICE Sim: [WRITEBACK]: cycle 1232, load writeback done for thread 114, reg 23, current load done 457, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1232, constant access from tid 114, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1233, cgra_core 0 executed thread 112 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1233: SCOREBOARD - Core 0 - Release register - warp:112, reg: 14
GPGPU-Sim Cycle 1233: SCOREBOARD - Core 0 - Release register - warp:112, reg: 2
GPGPU-Sim Cycle 1233: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 24
DICE Sim: [WRITEBACK]: cycle 1233, load writeback done for thread 114, reg 24, current load done 458, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1233, constant access from tid 114, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1234: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 15
DICE Sim: [WRITEBACK]: cycle 1234, load writeback done for thread 114, reg 15, current load done 459, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1234, constant access from tid 114, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1235: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 4
DICE Sim: [WRITEBACK]: cycle 1235, load writeback done for thread 114, reg 4, current load done 460, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1235, constant access from tid 114, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1235, operands ready of thread 114 for dice block id = 1
GPGPU-Sim Cycle 1235: SCOREBOARD - Core 0 - Reserved Register - warp:114, reg: 14
GPGPU-Sim Cycle 1235: SCOREBOARD - Core 0 - Reserved Register - warp:114, reg: 2
GPGPU-Sim Cycle 1235: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 5
GPGPU-Sim Cycle 1236: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 23
DICE Sim: [WRITEBACK]: cycle 1236, load writeback done for thread 115, reg 23, current load done 461, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1236, constant access from tid 115, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1237, cgra_core 0 executed thread 113 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1237: SCOREBOARD - Core 0 - Release register - warp:113, reg: 14
GPGPU-Sim Cycle 1237: SCOREBOARD - Core 0 - Release register - warp:113, reg: 2
GPGPU-Sim Cycle 1237: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 24
DICE Sim: [WRITEBACK]: cycle 1237, load writeback done for thread 115, reg 24, current load done 462, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1237, constant access from tid 115, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1238: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 15
DICE Sim: [WRITEBACK]: cycle 1238, load writeback done for thread 115, reg 15, current load done 463, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1238, constant access from tid 115, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1239: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 4
DICE Sim: [WRITEBACK]: cycle 1239, load writeback done for thread 115, reg 4, current load done 464, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1239, constant access from tid 115, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1239, operands ready of thread 115 for dice block id = 1
GPGPU-Sim Cycle 1239: SCOREBOARD - Core 0 - Reserved Register - warp:115, reg: 14
GPGPU-Sim Cycle 1239: SCOREBOARD - Core 0 - Reserved Register - warp:115, reg: 2
GPGPU-Sim Cycle 1239: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 5
GPGPU-Sim Cycle 1240: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 23
DICE Sim: [WRITEBACK]: cycle 1240, load writeback done for thread 116, reg 23, current load done 465, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1240, constant access from tid 116, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1241, cgra_core 0 executed thread 114 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1241: SCOREBOARD - Core 0 - Release register - warp:114, reg: 14
GPGPU-Sim Cycle 1241: SCOREBOARD - Core 0 - Release register - warp:114, reg: 2
GPGPU-Sim Cycle 1241: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 24
DICE Sim: [WRITEBACK]: cycle 1241, load writeback done for thread 116, reg 24, current load done 466, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1241, constant access from tid 116, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1242: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 15
DICE Sim: [WRITEBACK]: cycle 1242, load writeback done for thread 116, reg 15, current load done 467, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1242, constant access from tid 116, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1243: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 4
DICE Sim: [WRITEBACK]: cycle 1243, load writeback done for thread 116, reg 4, current load done 468, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1243, constant access from tid 116, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1243, operands ready of thread 116 for dice block id = 1
GPGPU-Sim Cycle 1243: SCOREBOARD - Core 0 - Reserved Register - warp:116, reg: 14
GPGPU-Sim Cycle 1243: SCOREBOARD - Core 0 - Reserved Register - warp:116, reg: 2
GPGPU-Sim Cycle 1243: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 5
GPGPU-Sim Cycle 1244: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 23
DICE Sim: [WRITEBACK]: cycle 1244, load writeback done for thread 117, reg 23, current load done 469, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1244, constant access from tid 117, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1245, cgra_core 0 executed thread 115 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1245: SCOREBOARD - Core 0 - Release register - warp:115, reg: 14
GPGPU-Sim Cycle 1245: SCOREBOARD - Core 0 - Release register - warp:115, reg: 2
GPGPU-Sim Cycle 1245: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 24
DICE Sim: [WRITEBACK]: cycle 1245, load writeback done for thread 117, reg 24, current load done 470, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1245, constant access from tid 117, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1246: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 15
DICE Sim: [WRITEBACK]: cycle 1246, load writeback done for thread 117, reg 15, current load done 471, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1246, constant access from tid 117, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1247: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 4
DICE Sim: [WRITEBACK]: cycle 1247, load writeback done for thread 117, reg 4, current load done 472, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1247, constant access from tid 117, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1247, operands ready of thread 117 for dice block id = 1
GPGPU-Sim Cycle 1247: SCOREBOARD - Core 0 - Reserved Register - warp:117, reg: 14
GPGPU-Sim Cycle 1247: SCOREBOARD - Core 0 - Reserved Register - warp:117, reg: 2
GPGPU-Sim Cycle 1247: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 5
GPGPU-Sim Cycle 1248: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 23
DICE Sim: [WRITEBACK]: cycle 1248, load writeback done for thread 118, reg 23, current load done 473, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1248, constant access from tid 118, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1249, cgra_core 0 executed thread 116 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1249: SCOREBOARD - Core 0 - Release register - warp:116, reg: 14
GPGPU-Sim Cycle 1249: SCOREBOARD - Core 0 - Release register - warp:116, reg: 2
GPGPU-Sim Cycle 1249: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 24
DICE Sim: [WRITEBACK]: cycle 1249, load writeback done for thread 118, reg 24, current load done 474, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1249, constant access from tid 118, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1250: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 15
DICE Sim: [WRITEBACK]: cycle 1250, load writeback done for thread 118, reg 15, current load done 475, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1250, constant access from tid 118, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1251: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 4
DICE Sim: [WRITEBACK]: cycle 1251, load writeback done for thread 118, reg 4, current load done 476, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1251, constant access from tid 118, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1251, operands ready of thread 118 for dice block id = 1
GPGPU-Sim Cycle 1251: SCOREBOARD - Core 0 - Reserved Register - warp:118, reg: 14
GPGPU-Sim Cycle 1251: SCOREBOARD - Core 0 - Reserved Register - warp:118, reg: 2
GPGPU-Sim Cycle 1251: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 5
GPGPU-Sim Cycle 1252: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 23
DICE Sim: [WRITEBACK]: cycle 1252, load writeback done for thread 119, reg 23, current load done 477, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1252, constant access from tid 119, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1253, cgra_core 0 executed thread 117 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1253: SCOREBOARD - Core 0 - Release register - warp:117, reg: 14
GPGPU-Sim Cycle 1253: SCOREBOARD - Core 0 - Release register - warp:117, reg: 2
GPGPU-Sim Cycle 1253: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 24
DICE Sim: [WRITEBACK]: cycle 1253, load writeback done for thread 119, reg 24, current load done 478, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1253, constant access from tid 119, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1254: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 15
DICE Sim: [WRITEBACK]: cycle 1254, load writeback done for thread 119, reg 15, current load done 479, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1254, constant access from tid 119, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1255: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 4
DICE Sim: [WRITEBACK]: cycle 1255, load writeback done for thread 119, reg 4, current load done 480, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1255, constant access from tid 119, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1255, operands ready of thread 119 for dice block id = 1
GPGPU-Sim Cycle 1255: SCOREBOARD - Core 0 - Reserved Register - warp:119, reg: 14
GPGPU-Sim Cycle 1255: SCOREBOARD - Core 0 - Reserved Register - warp:119, reg: 2
GPGPU-Sim Cycle 1255: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 5
GPGPU-Sim Cycle 1256: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 23
DICE Sim: [WRITEBACK]: cycle 1256, load writeback done for thread 120, reg 23, current load done 481, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1256, constant access from tid 120, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1257, cgra_core 0 executed thread 118 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1257: SCOREBOARD - Core 0 - Release register - warp:118, reg: 14
GPGPU-Sim Cycle 1257: SCOREBOARD - Core 0 - Release register - warp:118, reg: 2
GPGPU-Sim Cycle 1257: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 24
DICE Sim: [WRITEBACK]: cycle 1257, load writeback done for thread 120, reg 24, current load done 482, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1257, constant access from tid 120, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1258: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 15
DICE Sim: [WRITEBACK]: cycle 1258, load writeback done for thread 120, reg 15, current load done 483, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1258, constant access from tid 120, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1259: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 4
DICE Sim: [WRITEBACK]: cycle 1259, load writeback done for thread 120, reg 4, current load done 484, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1259, constant access from tid 120, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1259, operands ready of thread 120 for dice block id = 1
GPGPU-Sim Cycle 1259: SCOREBOARD - Core 0 - Reserved Register - warp:120, reg: 14
GPGPU-Sim Cycle 1259: SCOREBOARD - Core 0 - Reserved Register - warp:120, reg: 2
GPGPU-Sim Cycle 1259: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 5
GPGPU-Sim Cycle 1260: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 23
DICE Sim: [WRITEBACK]: cycle 1260, load writeback done for thread 121, reg 23, current load done 485, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1260, constant access from tid 121, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1261, cgra_core 0 executed thread 119 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1261: SCOREBOARD - Core 0 - Release register - warp:119, reg: 14
GPGPU-Sim Cycle 1261: SCOREBOARD - Core 0 - Release register - warp:119, reg: 2
GPGPU-Sim Cycle 1261: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 24
DICE Sim: [WRITEBACK]: cycle 1261, load writeback done for thread 121, reg 24, current load done 486, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1261, constant access from tid 121, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1262: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 15
DICE Sim: [WRITEBACK]: cycle 1262, load writeback done for thread 121, reg 15, current load done 487, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1262, constant access from tid 121, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1263: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 4
DICE Sim: [WRITEBACK]: cycle 1263, load writeback done for thread 121, reg 4, current load done 488, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1263, constant access from tid 121, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1263, operands ready of thread 121 for dice block id = 1
GPGPU-Sim Cycle 1263: SCOREBOARD - Core 0 - Reserved Register - warp:121, reg: 14
GPGPU-Sim Cycle 1263: SCOREBOARD - Core 0 - Reserved Register - warp:121, reg: 2
GPGPU-Sim Cycle 1263: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 5
GPGPU-Sim Cycle 1264: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 23
DICE Sim: [WRITEBACK]: cycle 1264, load writeback done for thread 122, reg 23, current load done 489, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1264, constant access from tid 122, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1265, cgra_core 0 executed thread 120 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1265: SCOREBOARD - Core 0 - Release register - warp:120, reg: 14
GPGPU-Sim Cycle 1265: SCOREBOARD - Core 0 - Release register - warp:120, reg: 2
GPGPU-Sim Cycle 1265: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 24
DICE Sim: [WRITEBACK]: cycle 1265, load writeback done for thread 122, reg 24, current load done 490, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1265, constant access from tid 122, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1266: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 15
DICE Sim: [WRITEBACK]: cycle 1266, load writeback done for thread 122, reg 15, current load done 491, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1266, constant access from tid 122, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1267: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 4
DICE Sim: [WRITEBACK]: cycle 1267, load writeback done for thread 122, reg 4, current load done 492, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1267, constant access from tid 122, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1267, operands ready of thread 122 for dice block id = 1
GPGPU-Sim Cycle 1267: SCOREBOARD - Core 0 - Reserved Register - warp:122, reg: 14
GPGPU-Sim Cycle 1267: SCOREBOARD - Core 0 - Reserved Register - warp:122, reg: 2
GPGPU-Sim Cycle 1267: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 5
GPGPU-Sim Cycle 1268: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 23
DICE Sim: [WRITEBACK]: cycle 1268, load writeback done for thread 123, reg 23, current load done 493, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1268, constant access from tid 123, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1269, cgra_core 0 executed thread 121 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1269: SCOREBOARD - Core 0 - Release register - warp:121, reg: 14
GPGPU-Sim Cycle 1269: SCOREBOARD - Core 0 - Release register - warp:121, reg: 2
GPGPU-Sim Cycle 1269: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 24
DICE Sim: [WRITEBACK]: cycle 1269, load writeback done for thread 123, reg 24, current load done 494, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1269, constant access from tid 123, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1270: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 15
DICE Sim: [WRITEBACK]: cycle 1270, load writeback done for thread 123, reg 15, current load done 495, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1270, constant access from tid 123, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1271: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 4
DICE Sim: [WRITEBACK]: cycle 1271, load writeback done for thread 123, reg 4, current load done 496, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1271, constant access from tid 123, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1271, operands ready of thread 123 for dice block id = 1
GPGPU-Sim Cycle 1271: SCOREBOARD - Core 0 - Reserved Register - warp:123, reg: 14
GPGPU-Sim Cycle 1271: SCOREBOARD - Core 0 - Reserved Register - warp:123, reg: 2
GPGPU-Sim Cycle 1271: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 5
GPGPU-Sim Cycle 1272: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 23
DICE Sim: [WRITEBACK]: cycle 1272, load writeback done for thread 124, reg 23, current load done 497, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1272, constant access from tid 124, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1273, cgra_core 0 executed thread 122 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1273: SCOREBOARD - Core 0 - Release register - warp:122, reg: 14
GPGPU-Sim Cycle 1273: SCOREBOARD - Core 0 - Release register - warp:122, reg: 2
GPGPU-Sim Cycle 1273: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 24
DICE Sim: [WRITEBACK]: cycle 1273, load writeback done for thread 124, reg 24, current load done 498, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1273, constant access from tid 124, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1274: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 15
DICE Sim: [WRITEBACK]: cycle 1274, load writeback done for thread 124, reg 15, current load done 499, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1274, constant access from tid 124, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1275: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 4
DICE Sim: [WRITEBACK]: cycle 1275, load writeback done for thread 124, reg 4, current load done 500, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1275, constant access from tid 124, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1275, operands ready of thread 124 for dice block id = 1
GPGPU-Sim Cycle 1275: SCOREBOARD - Core 0 - Reserved Register - warp:124, reg: 14
GPGPU-Sim Cycle 1275: SCOREBOARD - Core 0 - Reserved Register - warp:124, reg: 2
GPGPU-Sim Cycle 1275: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 5
GPGPU-Sim Cycle 1276: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 23
DICE Sim: [WRITEBACK]: cycle 1276, load writeback done for thread 125, reg 23, current load done 501, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1276, constant access from tid 125, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1277, cgra_core 0 executed thread 123 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1277: SCOREBOARD - Core 0 - Release register - warp:123, reg: 14
GPGPU-Sim Cycle 1277: SCOREBOARD - Core 0 - Release register - warp:123, reg: 2
GPGPU-Sim Cycle 1277: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 24
DICE Sim: [WRITEBACK]: cycle 1277, load writeback done for thread 125, reg 24, current load done 502, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1277, constant access from tid 125, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1278: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 15
DICE Sim: [WRITEBACK]: cycle 1278, load writeback done for thread 125, reg 15, current load done 503, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1278, constant access from tid 125, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1279: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 4
DICE Sim: [WRITEBACK]: cycle 1279, load writeback done for thread 125, reg 4, current load done 504, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1279, constant access from tid 125, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1279, operands ready of thread 125 for dice block id = 1
GPGPU-Sim Cycle 1279: SCOREBOARD - Core 0 - Reserved Register - warp:125, reg: 14
GPGPU-Sim Cycle 1279: SCOREBOARD - Core 0 - Reserved Register - warp:125, reg: 2
GPGPU-Sim Cycle 1279: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 5
GPGPU-Sim Cycle 1280: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 23
DICE Sim: [WRITEBACK]: cycle 1280, load writeback done for thread 126, reg 23, current load done 505, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1280, constant access from tid 126, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1281, cgra_core 0 executed thread 124 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1281: SCOREBOARD - Core 0 - Release register - warp:124, reg: 14
GPGPU-Sim Cycle 1281: SCOREBOARD - Core 0 - Release register - warp:124, reg: 2
GPGPU-Sim Cycle 1281: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 24
DICE Sim: [WRITEBACK]: cycle 1281, load writeback done for thread 126, reg 24, current load done 506, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1281, constant access from tid 126, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1282: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 15
DICE Sim: [WRITEBACK]: cycle 1282, load writeback done for thread 126, reg 15, current load done 507, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1282, constant access from tid 126, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1283: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 4
DICE Sim: [WRITEBACK]: cycle 1283, load writeback done for thread 126, reg 4, current load done 508, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1283, constant access from tid 126, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1283, operands ready of thread 126 for dice block id = 1
GPGPU-Sim Cycle 1283: SCOREBOARD - Core 0 - Reserved Register - warp:126, reg: 14
GPGPU-Sim Cycle 1283: SCOREBOARD - Core 0 - Reserved Register - warp:126, reg: 2
GPGPU-Sim Cycle 1283: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 5
GPGPU-Sim Cycle 1284: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 23
DICE Sim: [WRITEBACK]: cycle 1284, load writeback done for thread 127, reg 23, current load done 509, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1284, constant access from tid 127, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1285, cgra_core 0 executed thread 125 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1285: SCOREBOARD - Core 0 - Release register - warp:125, reg: 14
GPGPU-Sim Cycle 1285: SCOREBOARD - Core 0 - Release register - warp:125, reg: 2
GPGPU-Sim Cycle 1285: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 24
DICE Sim: [WRITEBACK]: cycle 1285, load writeback done for thread 127, reg 24, current load done 510, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1285, constant access from tid 127, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1286: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 15
DICE Sim: [WRITEBACK]: cycle 1286, load writeback done for thread 127, reg 15, current load done 511, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1286, constant access from tid 127, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1287: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 4
DICE Sim: [WRITEBACK]: cycle 1287, load writeback done for thread 127, reg 4, current load done 512, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1287, constant access from tid 127, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1287, operands ready of thread 127 for dice block id = 1
GPGPU-Sim Cycle 1287: SCOREBOARD - Core 0 - Reserved Register - warp:127, reg: 14
GPGPU-Sim Cycle 1287: SCOREBOARD - Core 0 - Reserved Register - warp:127, reg: 2
GPGPU-Sim Cycle 1287: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 5
GPGPU-Sim Cycle 1288: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 23
DICE Sim: [WRITEBACK]: cycle 1288, load writeback done for thread 128, reg 23, current load done 513, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1288, constant access from tid 128, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1289, cgra_core 0 executed thread 126 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1289: SCOREBOARD - Core 0 - Release register - warp:126, reg: 14
GPGPU-Sim Cycle 1289: SCOREBOARD - Core 0 - Release register - warp:126, reg: 2
GPGPU-Sim Cycle 1289: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 24
DICE Sim: [WRITEBACK]: cycle 1289, load writeback done for thread 128, reg 24, current load done 514, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1289, constant access from tid 128, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1290: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 15
DICE Sim: [WRITEBACK]: cycle 1290, load writeback done for thread 128, reg 15, current load done 515, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1290, constant access from tid 128, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1291: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 4
DICE Sim: [WRITEBACK]: cycle 1291, load writeback done for thread 128, reg 4, current load done 516, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1291, constant access from tid 128, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1291, operands ready of thread 128 for dice block id = 1
GPGPU-Sim Cycle 1291: SCOREBOARD - Core 0 - Reserved Register - warp:128, reg: 14
GPGPU-Sim Cycle 1291: SCOREBOARD - Core 0 - Reserved Register - warp:128, reg: 2
GPGPU-Sim Cycle 1291: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 5
GPGPU-Sim Cycle 1292: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 23
DICE Sim: [WRITEBACK]: cycle 1292, load writeback done for thread 129, reg 23, current load done 517, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1292, constant access from tid 129, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1293, cgra_core 0 executed thread 127 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1293: SCOREBOARD - Core 0 - Release register - warp:127, reg: 14
GPGPU-Sim Cycle 1293: SCOREBOARD - Core 0 - Release register - warp:127, reg: 2
GPGPU-Sim Cycle 1293: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 24
DICE Sim: [WRITEBACK]: cycle 1293, load writeback done for thread 129, reg 24, current load done 518, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1293, constant access from tid 129, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1294: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 15
DICE Sim: [WRITEBACK]: cycle 1294, load writeback done for thread 129, reg 15, current load done 519, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1294, constant access from tid 129, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1295: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 4
DICE Sim: [WRITEBACK]: cycle 1295, load writeback done for thread 129, reg 4, current load done 520, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1295, constant access from tid 129, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1295, operands ready of thread 129 for dice block id = 1
GPGPU-Sim Cycle 1295: SCOREBOARD - Core 0 - Reserved Register - warp:129, reg: 14
GPGPU-Sim Cycle 1295: SCOREBOARD - Core 0 - Reserved Register - warp:129, reg: 2
GPGPU-Sim Cycle 1295: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 5
GPGPU-Sim Cycle 1296: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 23
DICE Sim: [WRITEBACK]: cycle 1296, load writeback done for thread 130, reg 23, current load done 521, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1296, constant access from tid 130, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1297, cgra_core 0 executed thread 128 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1297: SCOREBOARD - Core 0 - Release register - warp:128, reg: 14
GPGPU-Sim Cycle 1297: SCOREBOARD - Core 0 - Release register - warp:128, reg: 2
GPGPU-Sim Cycle 1297: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 24
DICE Sim: [WRITEBACK]: cycle 1297, load writeback done for thread 130, reg 24, current load done 522, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1297, constant access from tid 130, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1298: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 15
DICE Sim: [WRITEBACK]: cycle 1298, load writeback done for thread 130, reg 15, current load done 523, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1298, constant access from tid 130, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1299: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 4
DICE Sim: [WRITEBACK]: cycle 1299, load writeback done for thread 130, reg 4, current load done 524, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1299, constant access from tid 130, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1299, operands ready of thread 130 for dice block id = 1
GPGPU-Sim Cycle 1299: SCOREBOARD - Core 0 - Reserved Register - warp:130, reg: 14
GPGPU-Sim Cycle 1299: SCOREBOARD - Core 0 - Reserved Register - warp:130, reg: 2
GPGPU-Sim Cycle 1299: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 5
GPGPU-Sim Cycle 1300: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 23
DICE Sim: [WRITEBACK]: cycle 1300, load writeback done for thread 131, reg 23, current load done 525, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1300, constant access from tid 131, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1301, cgra_core 0 executed thread 129 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1301: SCOREBOARD - Core 0 - Release register - warp:129, reg: 14
GPGPU-Sim Cycle 1301: SCOREBOARD - Core 0 - Release register - warp:129, reg: 2
GPGPU-Sim Cycle 1301: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 24
DICE Sim: [WRITEBACK]: cycle 1301, load writeback done for thread 131, reg 24, current load done 526, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1301, constant access from tid 131, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1302: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 15
DICE Sim: [WRITEBACK]: cycle 1302, load writeback done for thread 131, reg 15, current load done 527, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1302, constant access from tid 131, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1303: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 4
DICE Sim: [WRITEBACK]: cycle 1303, load writeback done for thread 131, reg 4, current load done 528, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1303, constant access from tid 131, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1303, operands ready of thread 131 for dice block id = 1
GPGPU-Sim Cycle 1303: SCOREBOARD - Core 0 - Reserved Register - warp:131, reg: 14
GPGPU-Sim Cycle 1303: SCOREBOARD - Core 0 - Reserved Register - warp:131, reg: 2
GPGPU-Sim Cycle 1303: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 5
GPGPU-Sim Cycle 1304: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 23
DICE Sim: [WRITEBACK]: cycle 1304, load writeback done for thread 132, reg 23, current load done 529, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1304, constant access from tid 132, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1305, cgra_core 0 executed thread 130 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1305: SCOREBOARD - Core 0 - Release register - warp:130, reg: 14
GPGPU-Sim Cycle 1305: SCOREBOARD - Core 0 - Release register - warp:130, reg: 2
GPGPU-Sim Cycle 1305: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 24
DICE Sim: [WRITEBACK]: cycle 1305, load writeback done for thread 132, reg 24, current load done 530, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1305, constant access from tid 132, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1306: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 15
DICE Sim: [WRITEBACK]: cycle 1306, load writeback done for thread 132, reg 15, current load done 531, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1306, constant access from tid 132, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1307: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 4
DICE Sim: [WRITEBACK]: cycle 1307, load writeback done for thread 132, reg 4, current load done 532, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1307, constant access from tid 132, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1307, operands ready of thread 132 for dice block id = 1
GPGPU-Sim Cycle 1307: SCOREBOARD - Core 0 - Reserved Register - warp:132, reg: 14
GPGPU-Sim Cycle 1307: SCOREBOARD - Core 0 - Reserved Register - warp:132, reg: 2
GPGPU-Sim Cycle 1307: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 5
GPGPU-Sim Cycle 1308: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 23
DICE Sim: [WRITEBACK]: cycle 1308, load writeback done for thread 133, reg 23, current load done 533, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1308, constant access from tid 133, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1309, cgra_core 0 executed thread 131 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1309: SCOREBOARD - Core 0 - Release register - warp:131, reg: 14
GPGPU-Sim Cycle 1309: SCOREBOARD - Core 0 - Release register - warp:131, reg: 2
GPGPU-Sim Cycle 1309: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 24
DICE Sim: [WRITEBACK]: cycle 1309, load writeback done for thread 133, reg 24, current load done 534, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1309, constant access from tid 133, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1310: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 15
DICE Sim: [WRITEBACK]: cycle 1310, load writeback done for thread 133, reg 15, current load done 535, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1310, constant access from tid 133, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1311: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 4
DICE Sim: [WRITEBACK]: cycle 1311, load writeback done for thread 133, reg 4, current load done 536, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1311, constant access from tid 133, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1311, operands ready of thread 133 for dice block id = 1
GPGPU-Sim Cycle 1311: SCOREBOARD - Core 0 - Reserved Register - warp:133, reg: 14
GPGPU-Sim Cycle 1311: SCOREBOARD - Core 0 - Reserved Register - warp:133, reg: 2
GPGPU-Sim Cycle 1311: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 5
GPGPU-Sim Cycle 1312: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 23
DICE Sim: [WRITEBACK]: cycle 1312, load writeback done for thread 134, reg 23, current load done 537, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1312, constant access from tid 134, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1313, cgra_core 0 executed thread 132 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1313: SCOREBOARD - Core 0 - Release register - warp:132, reg: 14
GPGPU-Sim Cycle 1313: SCOREBOARD - Core 0 - Release register - warp:132, reg: 2
GPGPU-Sim Cycle 1313: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 24
DICE Sim: [WRITEBACK]: cycle 1313, load writeback done for thread 134, reg 24, current load done 538, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1313, constant access from tid 134, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1314: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 15
DICE Sim: [WRITEBACK]: cycle 1314, load writeback done for thread 134, reg 15, current load done 539, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1314, constant access from tid 134, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1315: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 4
DICE Sim: [WRITEBACK]: cycle 1315, load writeback done for thread 134, reg 4, current load done 540, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1315, constant access from tid 134, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1315, operands ready of thread 134 for dice block id = 1
GPGPU-Sim Cycle 1315: SCOREBOARD - Core 0 - Reserved Register - warp:134, reg: 14
GPGPU-Sim Cycle 1315: SCOREBOARD - Core 0 - Reserved Register - warp:134, reg: 2
GPGPU-Sim Cycle 1315: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 5
GPGPU-Sim Cycle 1316: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 23
DICE Sim: [WRITEBACK]: cycle 1316, load writeback done for thread 135, reg 23, current load done 541, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1316, constant access from tid 135, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1317, cgra_core 0 executed thread 133 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1317: SCOREBOARD - Core 0 - Release register - warp:133, reg: 14
GPGPU-Sim Cycle 1317: SCOREBOARD - Core 0 - Release register - warp:133, reg: 2
GPGPU-Sim Cycle 1317: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 24
DICE Sim: [WRITEBACK]: cycle 1317, load writeback done for thread 135, reg 24, current load done 542, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1317, constant access from tid 135, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1318: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 15
DICE Sim: [WRITEBACK]: cycle 1318, load writeback done for thread 135, reg 15, current load done 543, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1318, constant access from tid 135, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1319: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 4
DICE Sim: [WRITEBACK]: cycle 1319, load writeback done for thread 135, reg 4, current load done 544, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1319, constant access from tid 135, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1319, operands ready of thread 135 for dice block id = 1
GPGPU-Sim Cycle 1319: SCOREBOARD - Core 0 - Reserved Register - warp:135, reg: 14
GPGPU-Sim Cycle 1319: SCOREBOARD - Core 0 - Reserved Register - warp:135, reg: 2
GPGPU-Sim Cycle 1319: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 5
GPGPU-Sim Cycle 1320: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 23
DICE Sim: [WRITEBACK]: cycle 1320, load writeback done for thread 136, reg 23, current load done 545, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1320, constant access from tid 136, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1321, cgra_core 0 executed thread 134 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1321: SCOREBOARD - Core 0 - Release register - warp:134, reg: 14
GPGPU-Sim Cycle 1321: SCOREBOARD - Core 0 - Release register - warp:134, reg: 2
GPGPU-Sim Cycle 1321: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 24
DICE Sim: [WRITEBACK]: cycle 1321, load writeback done for thread 136, reg 24, current load done 546, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1321, constant access from tid 136, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1322: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 15
DICE Sim: [WRITEBACK]: cycle 1322, load writeback done for thread 136, reg 15, current load done 547, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1322, constant access from tid 136, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1323: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 4
DICE Sim: [WRITEBACK]: cycle 1323, load writeback done for thread 136, reg 4, current load done 548, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1323, constant access from tid 136, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1323, operands ready of thread 136 for dice block id = 1
GPGPU-Sim Cycle 1323: SCOREBOARD - Core 0 - Reserved Register - warp:136, reg: 14
GPGPU-Sim Cycle 1323: SCOREBOARD - Core 0 - Reserved Register - warp:136, reg: 2
GPGPU-Sim Cycle 1323: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 5
GPGPU-Sim Cycle 1324: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 23
DICE Sim: [WRITEBACK]: cycle 1324, load writeback done for thread 137, reg 23, current load done 549, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1324, constant access from tid 137, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1325, cgra_core 0 executed thread 135 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1325: SCOREBOARD - Core 0 - Release register - warp:135, reg: 14
GPGPU-Sim Cycle 1325: SCOREBOARD - Core 0 - Release register - warp:135, reg: 2
GPGPU-Sim Cycle 1325: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 24
DICE Sim: [WRITEBACK]: cycle 1325, load writeback done for thread 137, reg 24, current load done 550, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1325, constant access from tid 137, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1326: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 15
DICE Sim: [WRITEBACK]: cycle 1326, load writeback done for thread 137, reg 15, current load done 551, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1326, constant access from tid 137, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1327: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 4
DICE Sim: [WRITEBACK]: cycle 1327, load writeback done for thread 137, reg 4, current load done 552, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1327, constant access from tid 137, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1327, operands ready of thread 137 for dice block id = 1
GPGPU-Sim Cycle 1327: SCOREBOARD - Core 0 - Reserved Register - warp:137, reg: 14
GPGPU-Sim Cycle 1327: SCOREBOARD - Core 0 - Reserved Register - warp:137, reg: 2
GPGPU-Sim Cycle 1327: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 5
GPGPU-Sim Cycle 1328: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 23
DICE Sim: [WRITEBACK]: cycle 1328, load writeback done for thread 138, reg 23, current load done 553, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1328, constant access from tid 138, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1329, cgra_core 0 executed thread 136 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1329: SCOREBOARD - Core 0 - Release register - warp:136, reg: 14
GPGPU-Sim Cycle 1329: SCOREBOARD - Core 0 - Release register - warp:136, reg: 2
GPGPU-Sim Cycle 1329: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 24
DICE Sim: [WRITEBACK]: cycle 1329, load writeback done for thread 138, reg 24, current load done 554, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1329, constant access from tid 138, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1330: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 15
DICE Sim: [WRITEBACK]: cycle 1330, load writeback done for thread 138, reg 15, current load done 555, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1330, constant access from tid 138, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1331: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 4
DICE Sim: [WRITEBACK]: cycle 1331, load writeback done for thread 138, reg 4, current load done 556, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1331, constant access from tid 138, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1331, operands ready of thread 138 for dice block id = 1
GPGPU-Sim Cycle 1331: SCOREBOARD - Core 0 - Reserved Register - warp:138, reg: 14
GPGPU-Sim Cycle 1331: SCOREBOARD - Core 0 - Reserved Register - warp:138, reg: 2
GPGPU-Sim Cycle 1331: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 5
GPGPU-Sim Cycle 1332: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 23
DICE Sim: [WRITEBACK]: cycle 1332, load writeback done for thread 139, reg 23, current load done 557, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1332, constant access from tid 139, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1333, cgra_core 0 executed thread 137 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1333: SCOREBOARD - Core 0 - Release register - warp:137, reg: 14
GPGPU-Sim Cycle 1333: SCOREBOARD - Core 0 - Release register - warp:137, reg: 2
GPGPU-Sim Cycle 1333: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 24
DICE Sim: [WRITEBACK]: cycle 1333, load writeback done for thread 139, reg 24, current load done 558, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1333, constant access from tid 139, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1334: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 15
DICE Sim: [WRITEBACK]: cycle 1334, load writeback done for thread 139, reg 15, current load done 559, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1334, constant access from tid 139, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1335: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 4
DICE Sim: [WRITEBACK]: cycle 1335, load writeback done for thread 139, reg 4, current load done 560, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1335, constant access from tid 139, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1335, operands ready of thread 139 for dice block id = 1
GPGPU-Sim Cycle 1335: SCOREBOARD - Core 0 - Reserved Register - warp:139, reg: 14
GPGPU-Sim Cycle 1335: SCOREBOARD - Core 0 - Reserved Register - warp:139, reg: 2
GPGPU-Sim Cycle 1335: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 5
GPGPU-Sim Cycle 1336: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 23
DICE Sim: [WRITEBACK]: cycle 1336, load writeback done for thread 140, reg 23, current load done 561, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1336, constant access from tid 140, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1337, cgra_core 0 executed thread 138 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1337: SCOREBOARD - Core 0 - Release register - warp:138, reg: 14
GPGPU-Sim Cycle 1337: SCOREBOARD - Core 0 - Release register - warp:138, reg: 2
GPGPU-Sim Cycle 1337: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 24
DICE Sim: [WRITEBACK]: cycle 1337, load writeback done for thread 140, reg 24, current load done 562, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1337, constant access from tid 140, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1338: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 15
DICE Sim: [WRITEBACK]: cycle 1338, load writeback done for thread 140, reg 15, current load done 563, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1338, constant access from tid 140, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1339: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 4
DICE Sim: [WRITEBACK]: cycle 1339, load writeback done for thread 140, reg 4, current load done 564, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1339, constant access from tid 140, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1339, operands ready of thread 140 for dice block id = 1
GPGPU-Sim Cycle 1339: SCOREBOARD - Core 0 - Reserved Register - warp:140, reg: 14
GPGPU-Sim Cycle 1339: SCOREBOARD - Core 0 - Reserved Register - warp:140, reg: 2
GPGPU-Sim Cycle 1339: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 5
GPGPU-Sim Cycle 1340: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 23
DICE Sim: [WRITEBACK]: cycle 1340, load writeback done for thread 141, reg 23, current load done 565, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1340, constant access from tid 141, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1341, cgra_core 0 executed thread 139 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1341: SCOREBOARD - Core 0 - Release register - warp:139, reg: 14
GPGPU-Sim Cycle 1341: SCOREBOARD - Core 0 - Release register - warp:139, reg: 2
GPGPU-Sim Cycle 1341: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 24
DICE Sim: [WRITEBACK]: cycle 1341, load writeback done for thread 141, reg 24, current load done 566, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1341, constant access from tid 141, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1342: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 15
DICE Sim: [WRITEBACK]: cycle 1342, load writeback done for thread 141, reg 15, current load done 567, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1342, constant access from tid 141, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1343: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 4
DICE Sim: [WRITEBACK]: cycle 1343, load writeback done for thread 141, reg 4, current load done 568, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1343, constant access from tid 141, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1343, operands ready of thread 141 for dice block id = 1
GPGPU-Sim Cycle 1343: SCOREBOARD - Core 0 - Reserved Register - warp:141, reg: 14
GPGPU-Sim Cycle 1343: SCOREBOARD - Core 0 - Reserved Register - warp:141, reg: 2
GPGPU-Sim Cycle 1343: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 5
GPGPU-Sim Cycle 1344: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 23
DICE Sim: [WRITEBACK]: cycle 1344, load writeback done for thread 142, reg 23, current load done 569, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1344, constant access from tid 142, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1345, cgra_core 0 executed thread 140 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1345: SCOREBOARD - Core 0 - Release register - warp:140, reg: 14
GPGPU-Sim Cycle 1345: SCOREBOARD - Core 0 - Release register - warp:140, reg: 2
GPGPU-Sim Cycle 1345: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 24
DICE Sim: [WRITEBACK]: cycle 1345, load writeback done for thread 142, reg 24, current load done 570, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1345, constant access from tid 142, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1346: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 15
DICE Sim: [WRITEBACK]: cycle 1346, load writeback done for thread 142, reg 15, current load done 571, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1346, constant access from tid 142, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1347: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 4
DICE Sim: [WRITEBACK]: cycle 1347, load writeback done for thread 142, reg 4, current load done 572, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1347, constant access from tid 142, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1347, operands ready of thread 142 for dice block id = 1
GPGPU-Sim Cycle 1347: SCOREBOARD - Core 0 - Reserved Register - warp:142, reg: 14
GPGPU-Sim Cycle 1347: SCOREBOARD - Core 0 - Reserved Register - warp:142, reg: 2
GPGPU-Sim Cycle 1347: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 5
GPGPU-Sim Cycle 1348: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 23
DICE Sim: [WRITEBACK]: cycle 1348, load writeback done for thread 143, reg 23, current load done 573, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1348, constant access from tid 143, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1349, cgra_core 0 executed thread 141 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1349: SCOREBOARD - Core 0 - Release register - warp:141, reg: 14
GPGPU-Sim Cycle 1349: SCOREBOARD - Core 0 - Release register - warp:141, reg: 2
GPGPU-Sim Cycle 1349: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 24
DICE Sim: [WRITEBACK]: cycle 1349, load writeback done for thread 143, reg 24, current load done 574, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1349, constant access from tid 143, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1350: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 15
DICE Sim: [WRITEBACK]: cycle 1350, load writeback done for thread 143, reg 15, current load done 575, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1350, constant access from tid 143, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1351: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 4
DICE Sim: [WRITEBACK]: cycle 1351, load writeback done for thread 143, reg 4, current load done 576, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1351, constant access from tid 143, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1351, operands ready of thread 143 for dice block id = 1
GPGPU-Sim Cycle 1351: SCOREBOARD - Core 0 - Reserved Register - warp:143, reg: 14
GPGPU-Sim Cycle 1351: SCOREBOARD - Core 0 - Reserved Register - warp:143, reg: 2
GPGPU-Sim Cycle 1351: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 5
GPGPU-Sim Cycle 1352: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 23
DICE Sim: [WRITEBACK]: cycle 1352, load writeback done for thread 144, reg 23, current load done 577, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1352, constant access from tid 144, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1353, cgra_core 0 executed thread 142 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1353: SCOREBOARD - Core 0 - Release register - warp:142, reg: 14
GPGPU-Sim Cycle 1353: SCOREBOARD - Core 0 - Release register - warp:142, reg: 2
GPGPU-Sim Cycle 1353: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 24
DICE Sim: [WRITEBACK]: cycle 1353, load writeback done for thread 144, reg 24, current load done 578, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1353, constant access from tid 144, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1354: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 15
DICE Sim: [WRITEBACK]: cycle 1354, load writeback done for thread 144, reg 15, current load done 579, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1354, constant access from tid 144, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1355: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 4
DICE Sim: [WRITEBACK]: cycle 1355, load writeback done for thread 144, reg 4, current load done 580, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1355, constant access from tid 144, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1355, operands ready of thread 144 for dice block id = 1
GPGPU-Sim Cycle 1355: SCOREBOARD - Core 0 - Reserved Register - warp:144, reg: 14
GPGPU-Sim Cycle 1355: SCOREBOARD - Core 0 - Reserved Register - warp:144, reg: 2
GPGPU-Sim Cycle 1355: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 5
GPGPU-Sim Cycle 1356: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 23
DICE Sim: [WRITEBACK]: cycle 1356, load writeback done for thread 145, reg 23, current load done 581, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1356, constant access from tid 145, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1357, cgra_core 0 executed thread 143 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1357: SCOREBOARD - Core 0 - Release register - warp:143, reg: 14
GPGPU-Sim Cycle 1357: SCOREBOARD - Core 0 - Release register - warp:143, reg: 2
GPGPU-Sim Cycle 1357: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 24
DICE Sim: [WRITEBACK]: cycle 1357, load writeback done for thread 145, reg 24, current load done 582, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1357, constant access from tid 145, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1358: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 15
DICE Sim: [WRITEBACK]: cycle 1358, load writeback done for thread 145, reg 15, current load done 583, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1358, constant access from tid 145, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1359: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 4
DICE Sim: [WRITEBACK]: cycle 1359, load writeback done for thread 145, reg 4, current load done 584, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1359, constant access from tid 145, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1359, operands ready of thread 145 for dice block id = 1
GPGPU-Sim Cycle 1359: SCOREBOARD - Core 0 - Reserved Register - warp:145, reg: 14
GPGPU-Sim Cycle 1359: SCOREBOARD - Core 0 - Reserved Register - warp:145, reg: 2
GPGPU-Sim Cycle 1359: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 5
GPGPU-Sim Cycle 1360: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 23
DICE Sim: [WRITEBACK]: cycle 1360, load writeback done for thread 146, reg 23, current load done 585, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1360, constant access from tid 146, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1361, cgra_core 0 executed thread 144 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1361: SCOREBOARD - Core 0 - Release register - warp:144, reg: 14
GPGPU-Sim Cycle 1361: SCOREBOARD - Core 0 - Release register - warp:144, reg: 2
GPGPU-Sim Cycle 1361: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 24
DICE Sim: [WRITEBACK]: cycle 1361, load writeback done for thread 146, reg 24, current load done 586, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1361, constant access from tid 146, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1362: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 15
DICE Sim: [WRITEBACK]: cycle 1362, load writeback done for thread 146, reg 15, current load done 587, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1362, constant access from tid 146, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1363: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 4
DICE Sim: [WRITEBACK]: cycle 1363, load writeback done for thread 146, reg 4, current load done 588, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1363, constant access from tid 146, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1363, operands ready of thread 146 for dice block id = 1
GPGPU-Sim Cycle 1363: SCOREBOARD - Core 0 - Reserved Register - warp:146, reg: 14
GPGPU-Sim Cycle 1363: SCOREBOARD - Core 0 - Reserved Register - warp:146, reg: 2
GPGPU-Sim Cycle 1363: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 5
GPGPU-Sim Cycle 1364: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 23
DICE Sim: [WRITEBACK]: cycle 1364, load writeback done for thread 147, reg 23, current load done 589, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1364, constant access from tid 147, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1365, cgra_core 0 executed thread 145 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1365: SCOREBOARD - Core 0 - Release register - warp:145, reg: 14
GPGPU-Sim Cycle 1365: SCOREBOARD - Core 0 - Release register - warp:145, reg: 2
GPGPU-Sim Cycle 1365: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 24
DICE Sim: [WRITEBACK]: cycle 1365, load writeback done for thread 147, reg 24, current load done 590, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1365, constant access from tid 147, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1366: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 15
DICE Sim: [WRITEBACK]: cycle 1366, load writeback done for thread 147, reg 15, current load done 591, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1366, constant access from tid 147, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1367: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 4
DICE Sim: [WRITEBACK]: cycle 1367, load writeback done for thread 147, reg 4, current load done 592, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1367, constant access from tid 147, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1367, operands ready of thread 147 for dice block id = 1
GPGPU-Sim Cycle 1367: SCOREBOARD - Core 0 - Reserved Register - warp:147, reg: 14
GPGPU-Sim Cycle 1367: SCOREBOARD - Core 0 - Reserved Register - warp:147, reg: 2
GPGPU-Sim Cycle 1367: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 5
GPGPU-Sim Cycle 1368: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 23
DICE Sim: [WRITEBACK]: cycle 1368, load writeback done for thread 148, reg 23, current load done 593, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1368, constant access from tid 148, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1369, cgra_core 0 executed thread 146 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1369: SCOREBOARD - Core 0 - Release register - warp:146, reg: 14
GPGPU-Sim Cycle 1369: SCOREBOARD - Core 0 - Release register - warp:146, reg: 2
GPGPU-Sim Cycle 1369: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 24
DICE Sim: [WRITEBACK]: cycle 1369, load writeback done for thread 148, reg 24, current load done 594, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1369, constant access from tid 148, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1370: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 15
DICE Sim: [WRITEBACK]: cycle 1370, load writeback done for thread 148, reg 15, current load done 595, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1370, constant access from tid 148, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1371: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 4
DICE Sim: [WRITEBACK]: cycle 1371, load writeback done for thread 148, reg 4, current load done 596, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1371, constant access from tid 148, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1371, operands ready of thread 148 for dice block id = 1
GPGPU-Sim Cycle 1371: SCOREBOARD - Core 0 - Reserved Register - warp:148, reg: 14
GPGPU-Sim Cycle 1371: SCOREBOARD - Core 0 - Reserved Register - warp:148, reg: 2
GPGPU-Sim Cycle 1371: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 5
GPGPU-Sim Cycle 1372: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 23
DICE Sim: [WRITEBACK]: cycle 1372, load writeback done for thread 149, reg 23, current load done 597, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1372, constant access from tid 149, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1373, cgra_core 0 executed thread 147 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1373: SCOREBOARD - Core 0 - Release register - warp:147, reg: 14
GPGPU-Sim Cycle 1373: SCOREBOARD - Core 0 - Release register - warp:147, reg: 2
GPGPU-Sim Cycle 1373: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 24
DICE Sim: [WRITEBACK]: cycle 1373, load writeback done for thread 149, reg 24, current load done 598, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1373, constant access from tid 149, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1374: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 15
DICE Sim: [WRITEBACK]: cycle 1374, load writeback done for thread 149, reg 15, current load done 599, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1374, constant access from tid 149, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1375: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 4
DICE Sim: [WRITEBACK]: cycle 1375, load writeback done for thread 149, reg 4, current load done 600, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1375, constant access from tid 149, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1375, operands ready of thread 149 for dice block id = 1
GPGPU-Sim Cycle 1375: SCOREBOARD - Core 0 - Reserved Register - warp:149, reg: 14
GPGPU-Sim Cycle 1375: SCOREBOARD - Core 0 - Reserved Register - warp:149, reg: 2
GPGPU-Sim Cycle 1375: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 5
GPGPU-Sim Cycle 1376: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 23
DICE Sim: [WRITEBACK]: cycle 1376, load writeback done for thread 150, reg 23, current load done 601, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1376, constant access from tid 150, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1377, cgra_core 0 executed thread 148 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1377: SCOREBOARD - Core 0 - Release register - warp:148, reg: 14
GPGPU-Sim Cycle 1377: SCOREBOARD - Core 0 - Release register - warp:148, reg: 2
GPGPU-Sim Cycle 1377: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 24
DICE Sim: [WRITEBACK]: cycle 1377, load writeback done for thread 150, reg 24, current load done 602, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1377, constant access from tid 150, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1378: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 15
DICE Sim: [WRITEBACK]: cycle 1378, load writeback done for thread 150, reg 15, current load done 603, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1378, constant access from tid 150, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1379: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 4
DICE Sim: [WRITEBACK]: cycle 1379, load writeback done for thread 150, reg 4, current load done 604, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1379, constant access from tid 150, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1379, operands ready of thread 150 for dice block id = 1
GPGPU-Sim Cycle 1379: SCOREBOARD - Core 0 - Reserved Register - warp:150, reg: 14
GPGPU-Sim Cycle 1379: SCOREBOARD - Core 0 - Reserved Register - warp:150, reg: 2
GPGPU-Sim Cycle 1379: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 5
GPGPU-Sim Cycle 1380: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 23
DICE Sim: [WRITEBACK]: cycle 1380, load writeback done for thread 151, reg 23, current load done 605, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1380, constant access from tid 151, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1381, cgra_core 0 executed thread 149 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1381: SCOREBOARD - Core 0 - Release register - warp:149, reg: 14
GPGPU-Sim Cycle 1381: SCOREBOARD - Core 0 - Release register - warp:149, reg: 2
GPGPU-Sim Cycle 1381: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 24
DICE Sim: [WRITEBACK]: cycle 1381, load writeback done for thread 151, reg 24, current load done 606, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1381, constant access from tid 151, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1382: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 15
DICE Sim: [WRITEBACK]: cycle 1382, load writeback done for thread 151, reg 15, current load done 607, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1382, constant access from tid 151, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1383: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 4
DICE Sim: [WRITEBACK]: cycle 1383, load writeback done for thread 151, reg 4, current load done 608, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1383, constant access from tid 151, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1383, operands ready of thread 151 for dice block id = 1
GPGPU-Sim Cycle 1383: SCOREBOARD - Core 0 - Reserved Register - warp:151, reg: 14
GPGPU-Sim Cycle 1383: SCOREBOARD - Core 0 - Reserved Register - warp:151, reg: 2
GPGPU-Sim Cycle 1383: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 5
GPGPU-Sim Cycle 1384: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 23
DICE Sim: [WRITEBACK]: cycle 1384, load writeback done for thread 152, reg 23, current load done 609, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1384, constant access from tid 152, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1385, cgra_core 0 executed thread 150 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1385: SCOREBOARD - Core 0 - Release register - warp:150, reg: 14
GPGPU-Sim Cycle 1385: SCOREBOARD - Core 0 - Release register - warp:150, reg: 2
GPGPU-Sim Cycle 1385: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 24
DICE Sim: [WRITEBACK]: cycle 1385, load writeback done for thread 152, reg 24, current load done 610, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1385, constant access from tid 152, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1386: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 15
DICE Sim: [WRITEBACK]: cycle 1386, load writeback done for thread 152, reg 15, current load done 611, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1386, constant access from tid 152, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1387: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 4
DICE Sim: [WRITEBACK]: cycle 1387, load writeback done for thread 152, reg 4, current load done 612, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1387, constant access from tid 152, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1387, operands ready of thread 152 for dice block id = 1
GPGPU-Sim Cycle 1387: SCOREBOARD - Core 0 - Reserved Register - warp:152, reg: 14
GPGPU-Sim Cycle 1387: SCOREBOARD - Core 0 - Reserved Register - warp:152, reg: 2
GPGPU-Sim Cycle 1387: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 5
GPGPU-Sim Cycle 1388: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 23
DICE Sim: [WRITEBACK]: cycle 1388, load writeback done for thread 153, reg 23, current load done 613, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1388, constant access from tid 153, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1389, cgra_core 0 executed thread 151 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1389: SCOREBOARD - Core 0 - Release register - warp:151, reg: 14
GPGPU-Sim Cycle 1389: SCOREBOARD - Core 0 - Release register - warp:151, reg: 2
GPGPU-Sim Cycle 1389: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 24
DICE Sim: [WRITEBACK]: cycle 1389, load writeback done for thread 153, reg 24, current load done 614, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1389, constant access from tid 153, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1390: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 15
DICE Sim: [WRITEBACK]: cycle 1390, load writeback done for thread 153, reg 15, current load done 615, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1390, constant access from tid 153, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1391: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 4
DICE Sim: [WRITEBACK]: cycle 1391, load writeback done for thread 153, reg 4, current load done 616, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1391, constant access from tid 153, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1391, operands ready of thread 153 for dice block id = 1
GPGPU-Sim Cycle 1391: SCOREBOARD - Core 0 - Reserved Register - warp:153, reg: 14
GPGPU-Sim Cycle 1391: SCOREBOARD - Core 0 - Reserved Register - warp:153, reg: 2
GPGPU-Sim Cycle 1391: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 5
GPGPU-Sim Cycle 1392: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 23
DICE Sim: [WRITEBACK]: cycle 1392, load writeback done for thread 154, reg 23, current load done 617, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1392, constant access from tid 154, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1393, cgra_core 0 executed thread 152 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1393: SCOREBOARD - Core 0 - Release register - warp:152, reg: 14
GPGPU-Sim Cycle 1393: SCOREBOARD - Core 0 - Release register - warp:152, reg: 2
GPGPU-Sim Cycle 1393: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 24
DICE Sim: [WRITEBACK]: cycle 1393, load writeback done for thread 154, reg 24, current load done 618, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1393, constant access from tid 154, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1394: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 15
DICE Sim: [WRITEBACK]: cycle 1394, load writeback done for thread 154, reg 15, current load done 619, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1394, constant access from tid 154, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1395: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 4
DICE Sim: [WRITEBACK]: cycle 1395, load writeback done for thread 154, reg 4, current load done 620, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1395, constant access from tid 154, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1395, operands ready of thread 154 for dice block id = 1
GPGPU-Sim Cycle 1395: SCOREBOARD - Core 0 - Reserved Register - warp:154, reg: 14
GPGPU-Sim Cycle 1395: SCOREBOARD - Core 0 - Reserved Register - warp:154, reg: 2
GPGPU-Sim Cycle 1395: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 5
GPGPU-Sim Cycle 1396: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 23
DICE Sim: [WRITEBACK]: cycle 1396, load writeback done for thread 155, reg 23, current load done 621, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1396, constant access from tid 155, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1397, cgra_core 0 executed thread 153 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1397: SCOREBOARD - Core 0 - Release register - warp:153, reg: 14
GPGPU-Sim Cycle 1397: SCOREBOARD - Core 0 - Release register - warp:153, reg: 2
GPGPU-Sim Cycle 1397: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 24
DICE Sim: [WRITEBACK]: cycle 1397, load writeback done for thread 155, reg 24, current load done 622, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1397, constant access from tid 155, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1398: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 15
DICE Sim: [WRITEBACK]: cycle 1398, load writeback done for thread 155, reg 15, current load done 623, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1398, constant access from tid 155, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1399: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 4
DICE Sim: [WRITEBACK]: cycle 1399, load writeback done for thread 155, reg 4, current load done 624, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1399, constant access from tid 155, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1399, operands ready of thread 155 for dice block id = 1
GPGPU-Sim Cycle 1399: SCOREBOARD - Core 0 - Reserved Register - warp:155, reg: 14
GPGPU-Sim Cycle 1399: SCOREBOARD - Core 0 - Reserved Register - warp:155, reg: 2
GPGPU-Sim Cycle 1399: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 5
GPGPU-Sim Cycle 1400: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 23
DICE Sim: [WRITEBACK]: cycle 1400, load writeback done for thread 156, reg 23, current load done 625, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1400, constant access from tid 156, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1401, cgra_core 0 executed thread 154 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1401: SCOREBOARD - Core 0 - Release register - warp:154, reg: 14
GPGPU-Sim Cycle 1401: SCOREBOARD - Core 0 - Release register - warp:154, reg: 2
GPGPU-Sim Cycle 1401: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 24
DICE Sim: [WRITEBACK]: cycle 1401, load writeback done for thread 156, reg 24, current load done 626, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1401, constant access from tid 156, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1402: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 15
DICE Sim: [WRITEBACK]: cycle 1402, load writeback done for thread 156, reg 15, current load done 627, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1402, constant access from tid 156, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1403: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 4
DICE Sim: [WRITEBACK]: cycle 1403, load writeback done for thread 156, reg 4, current load done 628, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1403, constant access from tid 156, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1403, operands ready of thread 156 for dice block id = 1
GPGPU-Sim Cycle 1403: SCOREBOARD - Core 0 - Reserved Register - warp:156, reg: 14
GPGPU-Sim Cycle 1403: SCOREBOARD - Core 0 - Reserved Register - warp:156, reg: 2
GPGPU-Sim Cycle 1403: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 5
GPGPU-Sim Cycle 1404: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 23
DICE Sim: [WRITEBACK]: cycle 1404, load writeback done for thread 157, reg 23, current load done 629, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1404, constant access from tid 157, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1405, cgra_core 0 executed thread 155 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1405: SCOREBOARD - Core 0 - Release register - warp:155, reg: 14
GPGPU-Sim Cycle 1405: SCOREBOARD - Core 0 - Release register - warp:155, reg: 2
GPGPU-Sim Cycle 1405: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 24
DICE Sim: [WRITEBACK]: cycle 1405, load writeback done for thread 157, reg 24, current load done 630, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1405, constant access from tid 157, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1406: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 15
DICE Sim: [WRITEBACK]: cycle 1406, load writeback done for thread 157, reg 15, current load done 631, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1406, constant access from tid 157, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1407: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 4
DICE Sim: [WRITEBACK]: cycle 1407, load writeback done for thread 157, reg 4, current load done 632, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1407, constant access from tid 157, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1407, operands ready of thread 157 for dice block id = 1
GPGPU-Sim Cycle 1407: SCOREBOARD - Core 0 - Reserved Register - warp:157, reg: 14
GPGPU-Sim Cycle 1407: SCOREBOARD - Core 0 - Reserved Register - warp:157, reg: 2
GPGPU-Sim Cycle 1407: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 5
GPGPU-Sim Cycle 1408: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 23
DICE Sim: [WRITEBACK]: cycle 1408, load writeback done for thread 158, reg 23, current load done 633, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1408, constant access from tid 158, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1409, cgra_core 0 executed thread 156 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1409: SCOREBOARD - Core 0 - Release register - warp:156, reg: 14
GPGPU-Sim Cycle 1409: SCOREBOARD - Core 0 - Release register - warp:156, reg: 2
GPGPU-Sim Cycle 1409: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 24
DICE Sim: [WRITEBACK]: cycle 1409, load writeback done for thread 158, reg 24, current load done 634, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1409, constant access from tid 158, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1410: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 15
DICE Sim: [WRITEBACK]: cycle 1410, load writeback done for thread 158, reg 15, current load done 635, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1410, constant access from tid 158, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1411: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 4
DICE Sim: [WRITEBACK]: cycle 1411, load writeback done for thread 158, reg 4, current load done 636, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1411, constant access from tid 158, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1411, operands ready of thread 158 for dice block id = 1
GPGPU-Sim Cycle 1411: SCOREBOARD - Core 0 - Reserved Register - warp:158, reg: 14
GPGPU-Sim Cycle 1411: SCOREBOARD - Core 0 - Reserved Register - warp:158, reg: 2
GPGPU-Sim Cycle 1411: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 5
GPGPU-Sim Cycle 1412: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 23
DICE Sim: [WRITEBACK]: cycle 1412, load writeback done for thread 159, reg 23, current load done 637, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1412, constant access from tid 159, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1413, cgra_core 0 executed thread 157 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1413: SCOREBOARD - Core 0 - Release register - warp:157, reg: 14
GPGPU-Sim Cycle 1413: SCOREBOARD - Core 0 - Release register - warp:157, reg: 2
GPGPU-Sim Cycle 1413: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 24
DICE Sim: [WRITEBACK]: cycle 1413, load writeback done for thread 159, reg 24, current load done 638, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1413, constant access from tid 159, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1414: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 15
DICE Sim: [WRITEBACK]: cycle 1414, load writeback done for thread 159, reg 15, current load done 639, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1414, constant access from tid 159, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1415: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 4
DICE Sim: [WRITEBACK]: cycle 1415, load writeback done for thread 159, reg 4, current load done 640, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1415, constant access from tid 159, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1415, operands ready of thread 159 for dice block id = 1
GPGPU-Sim Cycle 1415: SCOREBOARD - Core 0 - Reserved Register - warp:159, reg: 14
GPGPU-Sim Cycle 1415: SCOREBOARD - Core 0 - Reserved Register - warp:159, reg: 2
GPGPU-Sim Cycle 1415: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 5
GPGPU-Sim Cycle 1416: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 23
DICE Sim: [WRITEBACK]: cycle 1416, load writeback done for thread 160, reg 23, current load done 641, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1416, constant access from tid 160, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1417, cgra_core 0 executed thread 158 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1417: SCOREBOARD - Core 0 - Release register - warp:158, reg: 14
GPGPU-Sim Cycle 1417: SCOREBOARD - Core 0 - Release register - warp:158, reg: 2
GPGPU-Sim Cycle 1417: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 24
DICE Sim: [WRITEBACK]: cycle 1417, load writeback done for thread 160, reg 24, current load done 642, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1417, constant access from tid 160, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1418: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 15
DICE Sim: [WRITEBACK]: cycle 1418, load writeback done for thread 160, reg 15, current load done 643, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1418, constant access from tid 160, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1419: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 4
DICE Sim: [WRITEBACK]: cycle 1419, load writeback done for thread 160, reg 4, current load done 644, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1419, constant access from tid 160, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1419, operands ready of thread 160 for dice block id = 1
GPGPU-Sim Cycle 1419: SCOREBOARD - Core 0 - Reserved Register - warp:160, reg: 14
GPGPU-Sim Cycle 1419: SCOREBOARD - Core 0 - Reserved Register - warp:160, reg: 2
GPGPU-Sim Cycle 1419: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 5
GPGPU-Sim Cycle 1420: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 23
DICE Sim: [WRITEBACK]: cycle 1420, load writeback done for thread 161, reg 23, current load done 645, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1420, constant access from tid 161, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1421, cgra_core 0 executed thread 159 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1421: SCOREBOARD - Core 0 - Release register - warp:159, reg: 14
GPGPU-Sim Cycle 1421: SCOREBOARD - Core 0 - Release register - warp:159, reg: 2
GPGPU-Sim Cycle 1421: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 24
DICE Sim: [WRITEBACK]: cycle 1421, load writeback done for thread 161, reg 24, current load done 646, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1421, constant access from tid 161, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1422: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 15
DICE Sim: [WRITEBACK]: cycle 1422, load writeback done for thread 161, reg 15, current load done 647, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1422, constant access from tid 161, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1423: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 4
DICE Sim: [WRITEBACK]: cycle 1423, load writeback done for thread 161, reg 4, current load done 648, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1423, constant access from tid 161, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1423, operands ready of thread 161 for dice block id = 1
GPGPU-Sim Cycle 1423: SCOREBOARD - Core 0 - Reserved Register - warp:161, reg: 14
GPGPU-Sim Cycle 1423: SCOREBOARD - Core 0 - Reserved Register - warp:161, reg: 2
GPGPU-Sim Cycle 1423: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 5
GPGPU-Sim Cycle 1424: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 23
DICE Sim: [WRITEBACK]: cycle 1424, load writeback done for thread 162, reg 23, current load done 649, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1424, constant access from tid 162, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1425, cgra_core 0 executed thread 160 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1425: SCOREBOARD - Core 0 - Release register - warp:160, reg: 14
GPGPU-Sim Cycle 1425: SCOREBOARD - Core 0 - Release register - warp:160, reg: 2
GPGPU-Sim Cycle 1425: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 24
DICE Sim: [WRITEBACK]: cycle 1425, load writeback done for thread 162, reg 24, current load done 650, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1425, constant access from tid 162, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1426: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 15
DICE Sim: [WRITEBACK]: cycle 1426, load writeback done for thread 162, reg 15, current load done 651, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1426, constant access from tid 162, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1427: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 4
DICE Sim: [WRITEBACK]: cycle 1427, load writeback done for thread 162, reg 4, current load done 652, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1427, constant access from tid 162, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1427, operands ready of thread 162 for dice block id = 1
GPGPU-Sim Cycle 1427: SCOREBOARD - Core 0 - Reserved Register - warp:162, reg: 14
GPGPU-Sim Cycle 1427: SCOREBOARD - Core 0 - Reserved Register - warp:162, reg: 2
GPGPU-Sim Cycle 1427: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 5
GPGPU-Sim Cycle 1428: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 23
DICE Sim: [WRITEBACK]: cycle 1428, load writeback done for thread 163, reg 23, current load done 653, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1428, constant access from tid 163, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1429, cgra_core 0 executed thread 161 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1429: SCOREBOARD - Core 0 - Release register - warp:161, reg: 14
GPGPU-Sim Cycle 1429: SCOREBOARD - Core 0 - Release register - warp:161, reg: 2
GPGPU-Sim Cycle 1429: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 24
DICE Sim: [WRITEBACK]: cycle 1429, load writeback done for thread 163, reg 24, current load done 654, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1429, constant access from tid 163, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1430: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 15
DICE Sim: [WRITEBACK]: cycle 1430, load writeback done for thread 163, reg 15, current load done 655, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1430, constant access from tid 163, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1431: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 4
DICE Sim: [WRITEBACK]: cycle 1431, load writeback done for thread 163, reg 4, current load done 656, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1431, constant access from tid 163, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1431, operands ready of thread 163 for dice block id = 1
GPGPU-Sim Cycle 1431: SCOREBOARD - Core 0 - Reserved Register - warp:163, reg: 14
GPGPU-Sim Cycle 1431: SCOREBOARD - Core 0 - Reserved Register - warp:163, reg: 2
GPGPU-Sim Cycle 1431: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 5
GPGPU-Sim Cycle 1432: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 23
DICE Sim: [WRITEBACK]: cycle 1432, load writeback done for thread 164, reg 23, current load done 657, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1432, constant access from tid 164, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1433, cgra_core 0 executed thread 162 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1433: SCOREBOARD - Core 0 - Release register - warp:162, reg: 14
GPGPU-Sim Cycle 1433: SCOREBOARD - Core 0 - Release register - warp:162, reg: 2
GPGPU-Sim Cycle 1433: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 24
DICE Sim: [WRITEBACK]: cycle 1433, load writeback done for thread 164, reg 24, current load done 658, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1433, constant access from tid 164, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1434: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 15
DICE Sim: [WRITEBACK]: cycle 1434, load writeback done for thread 164, reg 15, current load done 659, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1434, constant access from tid 164, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1435: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 4
DICE Sim: [WRITEBACK]: cycle 1435, load writeback done for thread 164, reg 4, current load done 660, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1435, constant access from tid 164, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1435, operands ready of thread 164 for dice block id = 1
GPGPU-Sim Cycle 1435: SCOREBOARD - Core 0 - Reserved Register - warp:164, reg: 14
GPGPU-Sim Cycle 1435: SCOREBOARD - Core 0 - Reserved Register - warp:164, reg: 2
GPGPU-Sim Cycle 1435: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 5
GPGPU-Sim Cycle 1436: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 23
DICE Sim: [WRITEBACK]: cycle 1436, load writeback done for thread 165, reg 23, current load done 661, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1436, constant access from tid 165, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1437, cgra_core 0 executed thread 163 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1437: SCOREBOARD - Core 0 - Release register - warp:163, reg: 14
GPGPU-Sim Cycle 1437: SCOREBOARD - Core 0 - Release register - warp:163, reg: 2
GPGPU-Sim Cycle 1437: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 24
DICE Sim: [WRITEBACK]: cycle 1437, load writeback done for thread 165, reg 24, current load done 662, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1437, constant access from tid 165, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1438: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 15
DICE Sim: [WRITEBACK]: cycle 1438, load writeback done for thread 165, reg 15, current load done 663, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1438, constant access from tid 165, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1439: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 4
DICE Sim: [WRITEBACK]: cycle 1439, load writeback done for thread 165, reg 4, current load done 664, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1439, constant access from tid 165, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1439, operands ready of thread 165 for dice block id = 1
GPGPU-Sim Cycle 1439: SCOREBOARD - Core 0 - Reserved Register - warp:165, reg: 14
GPGPU-Sim Cycle 1439: SCOREBOARD - Core 0 - Reserved Register - warp:165, reg: 2
GPGPU-Sim Cycle 1439: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 5
GPGPU-Sim Cycle 1440: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 23
DICE Sim: [WRITEBACK]: cycle 1440, load writeback done for thread 166, reg 23, current load done 665, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1440, constant access from tid 166, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1441, cgra_core 0 executed thread 164 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1441: SCOREBOARD - Core 0 - Release register - warp:164, reg: 14
GPGPU-Sim Cycle 1441: SCOREBOARD - Core 0 - Release register - warp:164, reg: 2
GPGPU-Sim Cycle 1441: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 24
DICE Sim: [WRITEBACK]: cycle 1441, load writeback done for thread 166, reg 24, current load done 666, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1441, constant access from tid 166, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1442: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 15
DICE Sim: [WRITEBACK]: cycle 1442, load writeback done for thread 166, reg 15, current load done 667, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1442, constant access from tid 166, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1443: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 4
DICE Sim: [WRITEBACK]: cycle 1443, load writeback done for thread 166, reg 4, current load done 668, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1443, constant access from tid 166, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1443, operands ready of thread 166 for dice block id = 1
GPGPU-Sim Cycle 1443: SCOREBOARD - Core 0 - Reserved Register - warp:166, reg: 14
GPGPU-Sim Cycle 1443: SCOREBOARD - Core 0 - Reserved Register - warp:166, reg: 2
GPGPU-Sim Cycle 1443: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 5
GPGPU-Sim Cycle 1444: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 23
DICE Sim: [WRITEBACK]: cycle 1444, load writeback done for thread 167, reg 23, current load done 669, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1444, constant access from tid 167, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1445, cgra_core 0 executed thread 165 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1445: SCOREBOARD - Core 0 - Release register - warp:165, reg: 14
GPGPU-Sim Cycle 1445: SCOREBOARD - Core 0 - Release register - warp:165, reg: 2
GPGPU-Sim Cycle 1445: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 24
DICE Sim: [WRITEBACK]: cycle 1445, load writeback done for thread 167, reg 24, current load done 670, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1445, constant access from tid 167, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1446: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 15
DICE Sim: [WRITEBACK]: cycle 1446, load writeback done for thread 167, reg 15, current load done 671, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1446, constant access from tid 167, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1447: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 4
DICE Sim: [WRITEBACK]: cycle 1447, load writeback done for thread 167, reg 4, current load done 672, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1447, constant access from tid 167, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1447, operands ready of thread 167 for dice block id = 1
GPGPU-Sim Cycle 1447: SCOREBOARD - Core 0 - Reserved Register - warp:167, reg: 14
GPGPU-Sim Cycle 1447: SCOREBOARD - Core 0 - Reserved Register - warp:167, reg: 2
GPGPU-Sim Cycle 1447: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 5
GPGPU-Sim Cycle 1448: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 23
DICE Sim: [WRITEBACK]: cycle 1448, load writeback done for thread 168, reg 23, current load done 673, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1448, constant access from tid 168, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1449, cgra_core 0 executed thread 166 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1449: SCOREBOARD - Core 0 - Release register - warp:166, reg: 14
GPGPU-Sim Cycle 1449: SCOREBOARD - Core 0 - Release register - warp:166, reg: 2
GPGPU-Sim Cycle 1449: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 24
DICE Sim: [WRITEBACK]: cycle 1449, load writeback done for thread 168, reg 24, current load done 674, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1449, constant access from tid 168, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1450: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 15
DICE Sim: [WRITEBACK]: cycle 1450, load writeback done for thread 168, reg 15, current load done 675, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1450, constant access from tid 168, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1451: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 4
DICE Sim: [WRITEBACK]: cycle 1451, load writeback done for thread 168, reg 4, current load done 676, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1451, constant access from tid 168, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1451, operands ready of thread 168 for dice block id = 1
GPGPU-Sim Cycle 1451: SCOREBOARD - Core 0 - Reserved Register - warp:168, reg: 14
GPGPU-Sim Cycle 1451: SCOREBOARD - Core 0 - Reserved Register - warp:168, reg: 2
GPGPU-Sim Cycle 1451: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 5
GPGPU-Sim Cycle 1452: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 23
DICE Sim: [WRITEBACK]: cycle 1452, load writeback done for thread 169, reg 23, current load done 677, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1452, constant access from tid 169, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1453, cgra_core 0 executed thread 167 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1453: SCOREBOARD - Core 0 - Release register - warp:167, reg: 14
GPGPU-Sim Cycle 1453: SCOREBOARD - Core 0 - Release register - warp:167, reg: 2
GPGPU-Sim Cycle 1453: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 24
DICE Sim: [WRITEBACK]: cycle 1453, load writeback done for thread 169, reg 24, current load done 678, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1453, constant access from tid 169, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1454: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 15
DICE Sim: [WRITEBACK]: cycle 1454, load writeback done for thread 169, reg 15, current load done 679, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1454, constant access from tid 169, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1455: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 4
DICE Sim: [WRITEBACK]: cycle 1455, load writeback done for thread 169, reg 4, current load done 680, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1455, constant access from tid 169, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1455, operands ready of thread 169 for dice block id = 1
GPGPU-Sim Cycle 1455: SCOREBOARD - Core 0 - Reserved Register - warp:169, reg: 14
GPGPU-Sim Cycle 1455: SCOREBOARD - Core 0 - Reserved Register - warp:169, reg: 2
GPGPU-Sim Cycle 1455: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 5
GPGPU-Sim Cycle 1456: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 23
DICE Sim: [WRITEBACK]: cycle 1456, load writeback done for thread 170, reg 23, current load done 681, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1456, constant access from tid 170, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1457, cgra_core 0 executed thread 168 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1457: SCOREBOARD - Core 0 - Release register - warp:168, reg: 14
GPGPU-Sim Cycle 1457: SCOREBOARD - Core 0 - Release register - warp:168, reg: 2
GPGPU-Sim Cycle 1457: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 24
DICE Sim: [WRITEBACK]: cycle 1457, load writeback done for thread 170, reg 24, current load done 682, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1457, constant access from tid 170, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1458: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 15
DICE Sim: [WRITEBACK]: cycle 1458, load writeback done for thread 170, reg 15, current load done 683, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1458, constant access from tid 170, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1459: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 4
DICE Sim: [WRITEBACK]: cycle 1459, load writeback done for thread 170, reg 4, current load done 684, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1459, constant access from tid 170, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1459, operands ready of thread 170 for dice block id = 1
GPGPU-Sim Cycle 1459: SCOREBOARD - Core 0 - Reserved Register - warp:170, reg: 14
GPGPU-Sim Cycle 1459: SCOREBOARD - Core 0 - Reserved Register - warp:170, reg: 2
GPGPU-Sim Cycle 1459: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 5
GPGPU-Sim Cycle 1460: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 23
DICE Sim: [WRITEBACK]: cycle 1460, load writeback done for thread 171, reg 23, current load done 685, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1460, constant access from tid 171, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1461, cgra_core 0 executed thread 169 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1461: SCOREBOARD - Core 0 - Release register - warp:169, reg: 14
GPGPU-Sim Cycle 1461: SCOREBOARD - Core 0 - Release register - warp:169, reg: 2
GPGPU-Sim Cycle 1461: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 24
DICE Sim: [WRITEBACK]: cycle 1461, load writeback done for thread 171, reg 24, current load done 686, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1461, constant access from tid 171, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1462: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 15
DICE Sim: [WRITEBACK]: cycle 1462, load writeback done for thread 171, reg 15, current load done 687, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1462, constant access from tid 171, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1463: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 4
DICE Sim: [WRITEBACK]: cycle 1463, load writeback done for thread 171, reg 4, current load done 688, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1463, constant access from tid 171, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1463, operands ready of thread 171 for dice block id = 1
GPGPU-Sim Cycle 1463: SCOREBOARD - Core 0 - Reserved Register - warp:171, reg: 14
GPGPU-Sim Cycle 1463: SCOREBOARD - Core 0 - Reserved Register - warp:171, reg: 2
GPGPU-Sim Cycle 1463: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 5
GPGPU-Sim Cycle 1464: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 23
DICE Sim: [WRITEBACK]: cycle 1464, load writeback done for thread 172, reg 23, current load done 689, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1464, constant access from tid 172, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1465, cgra_core 0 executed thread 170 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1465: SCOREBOARD - Core 0 - Release register - warp:170, reg: 14
GPGPU-Sim Cycle 1465: SCOREBOARD - Core 0 - Release register - warp:170, reg: 2
GPGPU-Sim Cycle 1465: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 24
DICE Sim: [WRITEBACK]: cycle 1465, load writeback done for thread 172, reg 24, current load done 690, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1465, constant access from tid 172, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1466: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 15
DICE Sim: [WRITEBACK]: cycle 1466, load writeback done for thread 172, reg 15, current load done 691, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1466, constant access from tid 172, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1467: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 4
DICE Sim: [WRITEBACK]: cycle 1467, load writeback done for thread 172, reg 4, current load done 692, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1467, constant access from tid 172, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1467, operands ready of thread 172 for dice block id = 1
GPGPU-Sim Cycle 1467: SCOREBOARD - Core 0 - Reserved Register - warp:172, reg: 14
GPGPU-Sim Cycle 1467: SCOREBOARD - Core 0 - Reserved Register - warp:172, reg: 2
GPGPU-Sim Cycle 1467: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 5
GPGPU-Sim Cycle 1468: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 23
DICE Sim: [WRITEBACK]: cycle 1468, load writeback done for thread 173, reg 23, current load done 693, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1468, constant access from tid 173, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1469, cgra_core 0 executed thread 171 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1469: SCOREBOARD - Core 0 - Release register - warp:171, reg: 14
GPGPU-Sim Cycle 1469: SCOREBOARD - Core 0 - Release register - warp:171, reg: 2
GPGPU-Sim Cycle 1469: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 24
DICE Sim: [WRITEBACK]: cycle 1469, load writeback done for thread 173, reg 24, current load done 694, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1469, constant access from tid 173, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1470: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 15
DICE Sim: [WRITEBACK]: cycle 1470, load writeback done for thread 173, reg 15, current load done 695, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1470, constant access from tid 173, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1471: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 4
DICE Sim: [WRITEBACK]: cycle 1471, load writeback done for thread 173, reg 4, current load done 696, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1471, constant access from tid 173, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1471, operands ready of thread 173 for dice block id = 1
GPGPU-Sim Cycle 1471: SCOREBOARD - Core 0 - Reserved Register - warp:173, reg: 14
GPGPU-Sim Cycle 1471: SCOREBOARD - Core 0 - Reserved Register - warp:173, reg: 2
GPGPU-Sim Cycle 1471: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 5
GPGPU-Sim Cycle 1472: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 23
DICE Sim: [WRITEBACK]: cycle 1472, load writeback done for thread 174, reg 23, current load done 697, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1472, constant access from tid 174, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1473, cgra_core 0 executed thread 172 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1473: SCOREBOARD - Core 0 - Release register - warp:172, reg: 14
GPGPU-Sim Cycle 1473: SCOREBOARD - Core 0 - Release register - warp:172, reg: 2
GPGPU-Sim Cycle 1473: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 24
DICE Sim: [WRITEBACK]: cycle 1473, load writeback done for thread 174, reg 24, current load done 698, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1473, constant access from tid 174, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1474: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 15
DICE Sim: [WRITEBACK]: cycle 1474, load writeback done for thread 174, reg 15, current load done 699, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1474, constant access from tid 174, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1475: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 4
DICE Sim: [WRITEBACK]: cycle 1475, load writeback done for thread 174, reg 4, current load done 700, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1475, constant access from tid 174, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1475, operands ready of thread 174 for dice block id = 1
GPGPU-Sim Cycle 1475: SCOREBOARD - Core 0 - Reserved Register - warp:174, reg: 14
GPGPU-Sim Cycle 1475: SCOREBOARD - Core 0 - Reserved Register - warp:174, reg: 2
GPGPU-Sim Cycle 1475: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 5
GPGPU-Sim Cycle 1476: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 23
DICE Sim: [WRITEBACK]: cycle 1476, load writeback done for thread 175, reg 23, current load done 701, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1476, constant access from tid 175, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1477, cgra_core 0 executed thread 173 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1477: SCOREBOARD - Core 0 - Release register - warp:173, reg: 14
GPGPU-Sim Cycle 1477: SCOREBOARD - Core 0 - Release register - warp:173, reg: 2
GPGPU-Sim Cycle 1477: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 24
DICE Sim: [WRITEBACK]: cycle 1477, load writeback done for thread 175, reg 24, current load done 702, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1477, constant access from tid 175, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1478: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 15
DICE Sim: [WRITEBACK]: cycle 1478, load writeback done for thread 175, reg 15, current load done 703, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1478, constant access from tid 175, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1479: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 4
DICE Sim: [WRITEBACK]: cycle 1479, load writeback done for thread 175, reg 4, current load done 704, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1479, constant access from tid 175, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1479, operands ready of thread 175 for dice block id = 1
GPGPU-Sim Cycle 1479: SCOREBOARD - Core 0 - Reserved Register - warp:175, reg: 14
GPGPU-Sim Cycle 1479: SCOREBOARD - Core 0 - Reserved Register - warp:175, reg: 2
GPGPU-Sim Cycle 1479: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 5
GPGPU-Sim Cycle 1480: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 23
DICE Sim: [WRITEBACK]: cycle 1480, load writeback done for thread 176, reg 23, current load done 705, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1480, constant access from tid 176, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1481, cgra_core 0 executed thread 174 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1481: SCOREBOARD - Core 0 - Release register - warp:174, reg: 14
GPGPU-Sim Cycle 1481: SCOREBOARD - Core 0 - Release register - warp:174, reg: 2
GPGPU-Sim Cycle 1481: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 24
DICE Sim: [WRITEBACK]: cycle 1481, load writeback done for thread 176, reg 24, current load done 706, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1481, constant access from tid 176, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1482: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 15
DICE Sim: [WRITEBACK]: cycle 1482, load writeback done for thread 176, reg 15, current load done 707, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1482, constant access from tid 176, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1483: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 4
DICE Sim: [WRITEBACK]: cycle 1483, load writeback done for thread 176, reg 4, current load done 708, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1483, constant access from tid 176, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1483, operands ready of thread 176 for dice block id = 1
GPGPU-Sim Cycle 1483: SCOREBOARD - Core 0 - Reserved Register - warp:176, reg: 14
GPGPU-Sim Cycle 1483: SCOREBOARD - Core 0 - Reserved Register - warp:176, reg: 2
GPGPU-Sim Cycle 1483: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 5
GPGPU-Sim Cycle 1484: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 23
DICE Sim: [WRITEBACK]: cycle 1484, load writeback done for thread 177, reg 23, current load done 709, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1484, constant access from tid 177, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1485, cgra_core 0 executed thread 175 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1485: SCOREBOARD - Core 0 - Release register - warp:175, reg: 14
GPGPU-Sim Cycle 1485: SCOREBOARD - Core 0 - Release register - warp:175, reg: 2
GPGPU-Sim Cycle 1485: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 24
DICE Sim: [WRITEBACK]: cycle 1485, load writeback done for thread 177, reg 24, current load done 710, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1485, constant access from tid 177, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1486: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 15
DICE Sim: [WRITEBACK]: cycle 1486, load writeback done for thread 177, reg 15, current load done 711, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1486, constant access from tid 177, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1487: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 4
DICE Sim: [WRITEBACK]: cycle 1487, load writeback done for thread 177, reg 4, current load done 712, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1487, constant access from tid 177, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1487, operands ready of thread 177 for dice block id = 1
GPGPU-Sim Cycle 1487: SCOREBOARD - Core 0 - Reserved Register - warp:177, reg: 14
GPGPU-Sim Cycle 1487: SCOREBOARD - Core 0 - Reserved Register - warp:177, reg: 2
GPGPU-Sim Cycle 1487: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 5
GPGPU-Sim Cycle 1488: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 23
DICE Sim: [WRITEBACK]: cycle 1488, load writeback done for thread 178, reg 23, current load done 713, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1488, constant access from tid 178, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1489, cgra_core 0 executed thread 176 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1489: SCOREBOARD - Core 0 - Release register - warp:176, reg: 14
GPGPU-Sim Cycle 1489: SCOREBOARD - Core 0 - Release register - warp:176, reg: 2
GPGPU-Sim Cycle 1489: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 24
DICE Sim: [WRITEBACK]: cycle 1489, load writeback done for thread 178, reg 24, current load done 714, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1489, constant access from tid 178, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1490: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 15
DICE Sim: [WRITEBACK]: cycle 1490, load writeback done for thread 178, reg 15, current load done 715, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1490, constant access from tid 178, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1491: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 4
DICE Sim: [WRITEBACK]: cycle 1491, load writeback done for thread 178, reg 4, current load done 716, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1491, constant access from tid 178, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1491, operands ready of thread 178 for dice block id = 1
GPGPU-Sim Cycle 1491: SCOREBOARD - Core 0 - Reserved Register - warp:178, reg: 14
GPGPU-Sim Cycle 1491: SCOREBOARD - Core 0 - Reserved Register - warp:178, reg: 2
GPGPU-Sim Cycle 1491: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 5
GPGPU-Sim Cycle 1492: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 23
DICE Sim: [WRITEBACK]: cycle 1492, load writeback done for thread 179, reg 23, current load done 717, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1492, constant access from tid 179, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1493, cgra_core 0 executed thread 177 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1493: SCOREBOARD - Core 0 - Release register - warp:177, reg: 14
GPGPU-Sim Cycle 1493: SCOREBOARD - Core 0 - Release register - warp:177, reg: 2
GPGPU-Sim Cycle 1493: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 24
DICE Sim: [WRITEBACK]: cycle 1493, load writeback done for thread 179, reg 24, current load done 718, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1493, constant access from tid 179, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1494: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 15
DICE Sim: [WRITEBACK]: cycle 1494, load writeback done for thread 179, reg 15, current load done 719, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1494, constant access from tid 179, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1495: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 4
DICE Sim: [WRITEBACK]: cycle 1495, load writeback done for thread 179, reg 4, current load done 720, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1495, constant access from tid 179, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1495, operands ready of thread 179 for dice block id = 1
GPGPU-Sim Cycle 1495: SCOREBOARD - Core 0 - Reserved Register - warp:179, reg: 14
GPGPU-Sim Cycle 1495: SCOREBOARD - Core 0 - Reserved Register - warp:179, reg: 2
GPGPU-Sim Cycle 1495: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 5
GPGPU-Sim Cycle 1496: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 23
DICE Sim: [WRITEBACK]: cycle 1496, load writeback done for thread 180, reg 23, current load done 721, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1496, constant access from tid 180, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1497, cgra_core 0 executed thread 178 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1497: SCOREBOARD - Core 0 - Release register - warp:178, reg: 14
GPGPU-Sim Cycle 1497: SCOREBOARD - Core 0 - Release register - warp:178, reg: 2
GPGPU-Sim Cycle 1497: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 24
DICE Sim: [WRITEBACK]: cycle 1497, load writeback done for thread 180, reg 24, current load done 722, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1497, constant access from tid 180, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1498: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 15
DICE Sim: [WRITEBACK]: cycle 1498, load writeback done for thread 180, reg 15, current load done 723, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1498, constant access from tid 180, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1499: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 4
DICE Sim: [WRITEBACK]: cycle 1499, load writeback done for thread 180, reg 4, current load done 724, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1499, constant access from tid 180, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1499, operands ready of thread 180 for dice block id = 1
GPGPU-Sim Cycle 1499: SCOREBOARD - Core 0 - Reserved Register - warp:180, reg: 14
GPGPU-Sim Cycle 1499: SCOREBOARD - Core 0 - Reserved Register - warp:180, reg: 2
GPGPU-Sim Cycle 1499: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 5
GPGPU-Sim Cycle 1500: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 23
DICE Sim: [WRITEBACK]: cycle 1500, load writeback done for thread 181, reg 23, current load done 725, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1500, constant access from tid 181, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1501, cgra_core 0 executed thread 179 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1501: SCOREBOARD - Core 0 - Release register - warp:179, reg: 14
GPGPU-Sim Cycle 1501: SCOREBOARD - Core 0 - Release register - warp:179, reg: 2
GPGPU-Sim Cycle 1501: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 24
DICE Sim: [WRITEBACK]: cycle 1501, load writeback done for thread 181, reg 24, current load done 726, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1501, constant access from tid 181, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1502: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 15
DICE Sim: [WRITEBACK]: cycle 1502, load writeback done for thread 181, reg 15, current load done 727, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1502, constant access from tid 181, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1503: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 4
DICE Sim: [WRITEBACK]: cycle 1503, load writeback done for thread 181, reg 4, current load done 728, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1503, constant access from tid 181, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1503, operands ready of thread 181 for dice block id = 1
GPGPU-Sim Cycle 1503: SCOREBOARD - Core 0 - Reserved Register - warp:181, reg: 14
GPGPU-Sim Cycle 1503: SCOREBOARD - Core 0 - Reserved Register - warp:181, reg: 2
GPGPU-Sim Cycle 1503: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 5
GPGPU-Sim Cycle 1504: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 23
DICE Sim: [WRITEBACK]: cycle 1504, load writeback done for thread 182, reg 23, current load done 729, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1504, constant access from tid 182, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1505, cgra_core 0 executed thread 180 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1505: SCOREBOARD - Core 0 - Release register - warp:180, reg: 14
GPGPU-Sim Cycle 1505: SCOREBOARD - Core 0 - Release register - warp:180, reg: 2
GPGPU-Sim Cycle 1505: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 24
DICE Sim: [WRITEBACK]: cycle 1505, load writeback done for thread 182, reg 24, current load done 730, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1505, constant access from tid 182, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1506: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 15
DICE Sim: [WRITEBACK]: cycle 1506, load writeback done for thread 182, reg 15, current load done 731, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1506, constant access from tid 182, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1507: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 4
DICE Sim: [WRITEBACK]: cycle 1507, load writeback done for thread 182, reg 4, current load done 732, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1507, constant access from tid 182, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1507, operands ready of thread 182 for dice block id = 1
GPGPU-Sim Cycle 1507: SCOREBOARD - Core 0 - Reserved Register - warp:182, reg: 14
GPGPU-Sim Cycle 1507: SCOREBOARD - Core 0 - Reserved Register - warp:182, reg: 2
GPGPU-Sim Cycle 1507: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 5
GPGPU-Sim Cycle 1508: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 23
DICE Sim: [WRITEBACK]: cycle 1508, load writeback done for thread 183, reg 23, current load done 733, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1508, constant access from tid 183, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1509, cgra_core 0 executed thread 181 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1509: SCOREBOARD - Core 0 - Release register - warp:181, reg: 14
GPGPU-Sim Cycle 1509: SCOREBOARD - Core 0 - Release register - warp:181, reg: 2
GPGPU-Sim Cycle 1509: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 24
DICE Sim: [WRITEBACK]: cycle 1509, load writeback done for thread 183, reg 24, current load done 734, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1509, constant access from tid 183, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1510: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 15
DICE Sim: [WRITEBACK]: cycle 1510, load writeback done for thread 183, reg 15, current load done 735, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1510, constant access from tid 183, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1511: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 4
DICE Sim: [WRITEBACK]: cycle 1511, load writeback done for thread 183, reg 4, current load done 736, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1511, constant access from tid 183, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1511, operands ready of thread 183 for dice block id = 1
GPGPU-Sim Cycle 1511: SCOREBOARD - Core 0 - Reserved Register - warp:183, reg: 14
GPGPU-Sim Cycle 1511: SCOREBOARD - Core 0 - Reserved Register - warp:183, reg: 2
GPGPU-Sim Cycle 1511: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 5
GPGPU-Sim Cycle 1512: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 23
DICE Sim: [WRITEBACK]: cycle 1512, load writeback done for thread 184, reg 23, current load done 737, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1512, constant access from tid 184, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1513, cgra_core 0 executed thread 182 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1513: SCOREBOARD - Core 0 - Release register - warp:182, reg: 14
GPGPU-Sim Cycle 1513: SCOREBOARD - Core 0 - Release register - warp:182, reg: 2
GPGPU-Sim Cycle 1513: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 24
DICE Sim: [WRITEBACK]: cycle 1513, load writeback done for thread 184, reg 24, current load done 738, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1513, constant access from tid 184, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1514: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 15
DICE Sim: [WRITEBACK]: cycle 1514, load writeback done for thread 184, reg 15, current load done 739, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1514, constant access from tid 184, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1515: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 4
DICE Sim: [WRITEBACK]: cycle 1515, load writeback done for thread 184, reg 4, current load done 740, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1515, constant access from tid 184, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1515, operands ready of thread 184 for dice block id = 1
GPGPU-Sim Cycle 1515: SCOREBOARD - Core 0 - Reserved Register - warp:184, reg: 14
GPGPU-Sim Cycle 1515: SCOREBOARD - Core 0 - Reserved Register - warp:184, reg: 2
GPGPU-Sim Cycle 1515: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 5
GPGPU-Sim Cycle 1516: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 23
DICE Sim: [WRITEBACK]: cycle 1516, load writeback done for thread 185, reg 23, current load done 741, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1516, constant access from tid 185, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1517, cgra_core 0 executed thread 183 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1517: SCOREBOARD - Core 0 - Release register - warp:183, reg: 14
GPGPU-Sim Cycle 1517: SCOREBOARD - Core 0 - Release register - warp:183, reg: 2
GPGPU-Sim Cycle 1517: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 24
DICE Sim: [WRITEBACK]: cycle 1517, load writeback done for thread 185, reg 24, current load done 742, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1517, constant access from tid 185, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1518: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 15
DICE Sim: [WRITEBACK]: cycle 1518, load writeback done for thread 185, reg 15, current load done 743, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1518, constant access from tid 185, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1519: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 4
DICE Sim: [WRITEBACK]: cycle 1519, load writeback done for thread 185, reg 4, current load done 744, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1519, constant access from tid 185, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1519, operands ready of thread 185 for dice block id = 1
GPGPU-Sim Cycle 1519: SCOREBOARD - Core 0 - Reserved Register - warp:185, reg: 14
GPGPU-Sim Cycle 1519: SCOREBOARD - Core 0 - Reserved Register - warp:185, reg: 2
GPGPU-Sim Cycle 1519: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 5
GPGPU-Sim Cycle 1520: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 23
DICE Sim: [WRITEBACK]: cycle 1520, load writeback done for thread 186, reg 23, current load done 745, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1520, constant access from tid 186, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1521, cgra_core 0 executed thread 184 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1521: SCOREBOARD - Core 0 - Release register - warp:184, reg: 14
GPGPU-Sim Cycle 1521: SCOREBOARD - Core 0 - Release register - warp:184, reg: 2
GPGPU-Sim Cycle 1521: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 24
DICE Sim: [WRITEBACK]: cycle 1521, load writeback done for thread 186, reg 24, current load done 746, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1521, constant access from tid 186, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1522: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 15
DICE Sim: [WRITEBACK]: cycle 1522, load writeback done for thread 186, reg 15, current load done 747, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1522, constant access from tid 186, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1523: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 4
DICE Sim: [WRITEBACK]: cycle 1523, load writeback done for thread 186, reg 4, current load done 748, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1523, constant access from tid 186, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1523, operands ready of thread 186 for dice block id = 1
GPGPU-Sim Cycle 1523: SCOREBOARD - Core 0 - Reserved Register - warp:186, reg: 14
GPGPU-Sim Cycle 1523: SCOREBOARD - Core 0 - Reserved Register - warp:186, reg: 2
GPGPU-Sim Cycle 1523: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 5
GPGPU-Sim Cycle 1524: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 23
DICE Sim: [WRITEBACK]: cycle 1524, load writeback done for thread 187, reg 23, current load done 749, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1524, constant access from tid 187, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1525, cgra_core 0 executed thread 185 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1525: SCOREBOARD - Core 0 - Release register - warp:185, reg: 14
GPGPU-Sim Cycle 1525: SCOREBOARD - Core 0 - Release register - warp:185, reg: 2
GPGPU-Sim Cycle 1525: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 24
DICE Sim: [WRITEBACK]: cycle 1525, load writeback done for thread 187, reg 24, current load done 750, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1525, constant access from tid 187, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1526: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 15
DICE Sim: [WRITEBACK]: cycle 1526, load writeback done for thread 187, reg 15, current load done 751, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1526, constant access from tid 187, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1527: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 4
DICE Sim: [WRITEBACK]: cycle 1527, load writeback done for thread 187, reg 4, current load done 752, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1527, constant access from tid 187, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1527, operands ready of thread 187 for dice block id = 1
GPGPU-Sim Cycle 1527: SCOREBOARD - Core 0 - Reserved Register - warp:187, reg: 14
GPGPU-Sim Cycle 1527: SCOREBOARD - Core 0 - Reserved Register - warp:187, reg: 2
GPGPU-Sim Cycle 1527: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 5
GPGPU-Sim Cycle 1528: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 23
DICE Sim: [WRITEBACK]: cycle 1528, load writeback done for thread 188, reg 23, current load done 753, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1528, constant access from tid 188, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1529, cgra_core 0 executed thread 186 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1529: SCOREBOARD - Core 0 - Release register - warp:186, reg: 14
GPGPU-Sim Cycle 1529: SCOREBOARD - Core 0 - Release register - warp:186, reg: 2
GPGPU-Sim Cycle 1529: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 24
DICE Sim: [WRITEBACK]: cycle 1529, load writeback done for thread 188, reg 24, current load done 754, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1529, constant access from tid 188, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1530: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 15
DICE Sim: [WRITEBACK]: cycle 1530, load writeback done for thread 188, reg 15, current load done 755, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1530, constant access from tid 188, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1531: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 4
DICE Sim: [WRITEBACK]: cycle 1531, load writeback done for thread 188, reg 4, current load done 756, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1531, constant access from tid 188, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1531, operands ready of thread 188 for dice block id = 1
GPGPU-Sim Cycle 1531: SCOREBOARD - Core 0 - Reserved Register - warp:188, reg: 14
GPGPU-Sim Cycle 1531: SCOREBOARD - Core 0 - Reserved Register - warp:188, reg: 2
GPGPU-Sim Cycle 1531: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 5
GPGPU-Sim Cycle 1532: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 23
DICE Sim: [WRITEBACK]: cycle 1532, load writeback done for thread 189, reg 23, current load done 757, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1532, constant access from tid 189, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1533, cgra_core 0 executed thread 187 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1533: SCOREBOARD - Core 0 - Release register - warp:187, reg: 14
GPGPU-Sim Cycle 1533: SCOREBOARD - Core 0 - Release register - warp:187, reg: 2
GPGPU-Sim Cycle 1533: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 24
DICE Sim: [WRITEBACK]: cycle 1533, load writeback done for thread 189, reg 24, current load done 758, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1533, constant access from tid 189, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1534: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 15
DICE Sim: [WRITEBACK]: cycle 1534, load writeback done for thread 189, reg 15, current load done 759, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1534, constant access from tid 189, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1535: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 4
DICE Sim: [WRITEBACK]: cycle 1535, load writeback done for thread 189, reg 4, current load done 760, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1535, constant access from tid 189, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1535, operands ready of thread 189 for dice block id = 1
GPGPU-Sim Cycle 1535: SCOREBOARD - Core 0 - Reserved Register - warp:189, reg: 14
GPGPU-Sim Cycle 1535: SCOREBOARD - Core 0 - Reserved Register - warp:189, reg: 2
GPGPU-Sim Cycle 1535: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 5
GPGPU-Sim Cycle 1536: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 23
DICE Sim: [WRITEBACK]: cycle 1536, load writeback done for thread 190, reg 23, current load done 761, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1536, constant access from tid 190, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1537, cgra_core 0 executed thread 188 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1537: SCOREBOARD - Core 0 - Release register - warp:188, reg: 14
GPGPU-Sim Cycle 1537: SCOREBOARD - Core 0 - Release register - warp:188, reg: 2
GPGPU-Sim Cycle 1537: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 24
DICE Sim: [WRITEBACK]: cycle 1537, load writeback done for thread 190, reg 24, current load done 762, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1537, constant access from tid 190, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1538: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 15
DICE Sim: [WRITEBACK]: cycle 1538, load writeback done for thread 190, reg 15, current load done 763, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1538, constant access from tid 190, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1539: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 4
DICE Sim: [WRITEBACK]: cycle 1539, load writeback done for thread 190, reg 4, current load done 764, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1539, constant access from tid 190, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1539, operands ready of thread 190 for dice block id = 1
GPGPU-Sim Cycle 1539: SCOREBOARD - Core 0 - Reserved Register - warp:190, reg: 14
GPGPU-Sim Cycle 1539: SCOREBOARD - Core 0 - Reserved Register - warp:190, reg: 2
GPGPU-Sim Cycle 1539: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 5
GPGPU-Sim Cycle 1540: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 23
DICE Sim: [WRITEBACK]: cycle 1540, load writeback done for thread 191, reg 23, current load done 765, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1540, constant access from tid 191, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1541, cgra_core 0 executed thread 189 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1541: SCOREBOARD - Core 0 - Release register - warp:189, reg: 14
GPGPU-Sim Cycle 1541: SCOREBOARD - Core 0 - Release register - warp:189, reg: 2
GPGPU-Sim Cycle 1541: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 24
DICE Sim: [WRITEBACK]: cycle 1541, load writeback done for thread 191, reg 24, current load done 766, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1541, constant access from tid 191, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1542: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 15
DICE Sim: [WRITEBACK]: cycle 1542, load writeback done for thread 191, reg 15, current load done 767, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1542, constant access from tid 191, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1543: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 4
DICE Sim: [WRITEBACK]: cycle 1543, load writeback done for thread 191, reg 4, current load done 768, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1543, constant access from tid 191, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1543, operands ready of thread 191 for dice block id = 1
GPGPU-Sim Cycle 1543: SCOREBOARD - Core 0 - Reserved Register - warp:191, reg: 14
GPGPU-Sim Cycle 1543: SCOREBOARD - Core 0 - Reserved Register - warp:191, reg: 2
GPGPU-Sim Cycle 1543: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 5
GPGPU-Sim Cycle 1544: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 23
DICE Sim: [WRITEBACK]: cycle 1544, load writeback done for thread 192, reg 23, current load done 769, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1544, constant access from tid 192, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1545, cgra_core 0 executed thread 190 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1545: SCOREBOARD - Core 0 - Release register - warp:190, reg: 14
GPGPU-Sim Cycle 1545: SCOREBOARD - Core 0 - Release register - warp:190, reg: 2
GPGPU-Sim Cycle 1545: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 24
DICE Sim: [WRITEBACK]: cycle 1545, load writeback done for thread 192, reg 24, current load done 770, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1545, constant access from tid 192, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1546: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 15
DICE Sim: [WRITEBACK]: cycle 1546, load writeback done for thread 192, reg 15, current load done 771, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1546, constant access from tid 192, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1547: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 4
DICE Sim: [WRITEBACK]: cycle 1547, load writeback done for thread 192, reg 4, current load done 772, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1547, constant access from tid 192, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1547, operands ready of thread 192 for dice block id = 1
GPGPU-Sim Cycle 1547: SCOREBOARD - Core 0 - Reserved Register - warp:192, reg: 14
GPGPU-Sim Cycle 1547: SCOREBOARD - Core 0 - Reserved Register - warp:192, reg: 2
GPGPU-Sim Cycle 1547: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 5
GPGPU-Sim Cycle 1548: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 23
DICE Sim: [WRITEBACK]: cycle 1548, load writeback done for thread 193, reg 23, current load done 773, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1548, constant access from tid 193, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1549, cgra_core 0 executed thread 191 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1549: SCOREBOARD - Core 0 - Release register - warp:191, reg: 14
GPGPU-Sim Cycle 1549: SCOREBOARD - Core 0 - Release register - warp:191, reg: 2
GPGPU-Sim Cycle 1549: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 24
DICE Sim: [WRITEBACK]: cycle 1549, load writeback done for thread 193, reg 24, current load done 774, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1549, constant access from tid 193, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1550: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 15
DICE Sim: [WRITEBACK]: cycle 1550, load writeback done for thread 193, reg 15, current load done 775, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1550, constant access from tid 193, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1551: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 4
DICE Sim: [WRITEBACK]: cycle 1551, load writeback done for thread 193, reg 4, current load done 776, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1551, constant access from tid 193, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1551, operands ready of thread 193 for dice block id = 1
GPGPU-Sim Cycle 1551: SCOREBOARD - Core 0 - Reserved Register - warp:193, reg: 14
GPGPU-Sim Cycle 1551: SCOREBOARD - Core 0 - Reserved Register - warp:193, reg: 2
GPGPU-Sim Cycle 1551: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 5
GPGPU-Sim Cycle 1552: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 23
DICE Sim: [WRITEBACK]: cycle 1552, load writeback done for thread 194, reg 23, current load done 777, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1552, constant access from tid 194, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1553, cgra_core 0 executed thread 192 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1553: SCOREBOARD - Core 0 - Release register - warp:192, reg: 14
GPGPU-Sim Cycle 1553: SCOREBOARD - Core 0 - Release register - warp:192, reg: 2
GPGPU-Sim Cycle 1553: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 24
DICE Sim: [WRITEBACK]: cycle 1553, load writeback done for thread 194, reg 24, current load done 778, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1553, constant access from tid 194, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1554: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 15
DICE Sim: [WRITEBACK]: cycle 1554, load writeback done for thread 194, reg 15, current load done 779, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1554, constant access from tid 194, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1555: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 4
DICE Sim: [WRITEBACK]: cycle 1555, load writeback done for thread 194, reg 4, current load done 780, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1555, constant access from tid 194, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1555, operands ready of thread 194 for dice block id = 1
GPGPU-Sim Cycle 1555: SCOREBOARD - Core 0 - Reserved Register - warp:194, reg: 14
GPGPU-Sim Cycle 1555: SCOREBOARD - Core 0 - Reserved Register - warp:194, reg: 2
GPGPU-Sim Cycle 1555: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 5
GPGPU-Sim Cycle 1556: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 23
DICE Sim: [WRITEBACK]: cycle 1556, load writeback done for thread 195, reg 23, current load done 781, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1556, constant access from tid 195, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1557, cgra_core 0 executed thread 193 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1557: SCOREBOARD - Core 0 - Release register - warp:193, reg: 14
GPGPU-Sim Cycle 1557: SCOREBOARD - Core 0 - Release register - warp:193, reg: 2
GPGPU-Sim Cycle 1557: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 24
DICE Sim: [WRITEBACK]: cycle 1557, load writeback done for thread 195, reg 24, current load done 782, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1557, constant access from tid 195, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1558: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 15
DICE Sim: [WRITEBACK]: cycle 1558, load writeback done for thread 195, reg 15, current load done 783, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1558, constant access from tid 195, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1559: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 4
DICE Sim: [WRITEBACK]: cycle 1559, load writeback done for thread 195, reg 4, current load done 784, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1559, constant access from tid 195, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1559, operands ready of thread 195 for dice block id = 1
GPGPU-Sim Cycle 1559: SCOREBOARD - Core 0 - Reserved Register - warp:195, reg: 14
GPGPU-Sim Cycle 1559: SCOREBOARD - Core 0 - Reserved Register - warp:195, reg: 2
GPGPU-Sim Cycle 1559: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 5
GPGPU-Sim Cycle 1560: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 23
DICE Sim: [WRITEBACK]: cycle 1560, load writeback done for thread 196, reg 23, current load done 785, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1560, constant access from tid 196, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1561, cgra_core 0 executed thread 194 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1561: SCOREBOARD - Core 0 - Release register - warp:194, reg: 14
GPGPU-Sim Cycle 1561: SCOREBOARD - Core 0 - Release register - warp:194, reg: 2
GPGPU-Sim Cycle 1561: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 24
DICE Sim: [WRITEBACK]: cycle 1561, load writeback done for thread 196, reg 24, current load done 786, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1561, constant access from tid 196, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1562: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 15
DICE Sim: [WRITEBACK]: cycle 1562, load writeback done for thread 196, reg 15, current load done 787, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1562, constant access from tid 196, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1563: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 4
DICE Sim: [WRITEBACK]: cycle 1563, load writeback done for thread 196, reg 4, current load done 788, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1563, constant access from tid 196, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1563, operands ready of thread 196 for dice block id = 1
GPGPU-Sim Cycle 1563: SCOREBOARD - Core 0 - Reserved Register - warp:196, reg: 14
GPGPU-Sim Cycle 1563: SCOREBOARD - Core 0 - Reserved Register - warp:196, reg: 2
GPGPU-Sim Cycle 1563: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 5
GPGPU-Sim Cycle 1564: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 23
DICE Sim: [WRITEBACK]: cycle 1564, load writeback done for thread 197, reg 23, current load done 789, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1564, constant access from tid 197, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1565, cgra_core 0 executed thread 195 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1565: SCOREBOARD - Core 0 - Release register - warp:195, reg: 14
GPGPU-Sim Cycle 1565: SCOREBOARD - Core 0 - Release register - warp:195, reg: 2
GPGPU-Sim Cycle 1565: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 24
DICE Sim: [WRITEBACK]: cycle 1565, load writeback done for thread 197, reg 24, current load done 790, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1565, constant access from tid 197, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1566: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 15
DICE Sim: [WRITEBACK]: cycle 1566, load writeback done for thread 197, reg 15, current load done 791, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1566, constant access from tid 197, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1567: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 4
DICE Sim: [WRITEBACK]: cycle 1567, load writeback done for thread 197, reg 4, current load done 792, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1567, constant access from tid 197, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1567, operands ready of thread 197 for dice block id = 1
GPGPU-Sim Cycle 1567: SCOREBOARD - Core 0 - Reserved Register - warp:197, reg: 14
GPGPU-Sim Cycle 1567: SCOREBOARD - Core 0 - Reserved Register - warp:197, reg: 2
GPGPU-Sim Cycle 1567: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 5
GPGPU-Sim Cycle 1568: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 23
DICE Sim: [WRITEBACK]: cycle 1568, load writeback done for thread 198, reg 23, current load done 793, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1568, constant access from tid 198, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1569, cgra_core 0 executed thread 196 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1569: SCOREBOARD - Core 0 - Release register - warp:196, reg: 14
GPGPU-Sim Cycle 1569: SCOREBOARD - Core 0 - Release register - warp:196, reg: 2
GPGPU-Sim Cycle 1569: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 24
DICE Sim: [WRITEBACK]: cycle 1569, load writeback done for thread 198, reg 24, current load done 794, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1569, constant access from tid 198, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1570: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 15
DICE Sim: [WRITEBACK]: cycle 1570, load writeback done for thread 198, reg 15, current load done 795, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1570, constant access from tid 198, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1571: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 4
DICE Sim: [WRITEBACK]: cycle 1571, load writeback done for thread 198, reg 4, current load done 796, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1571, constant access from tid 198, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1571, operands ready of thread 198 for dice block id = 1
GPGPU-Sim Cycle 1571: SCOREBOARD - Core 0 - Reserved Register - warp:198, reg: 14
GPGPU-Sim Cycle 1571: SCOREBOARD - Core 0 - Reserved Register - warp:198, reg: 2
GPGPU-Sim Cycle 1571: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 5
GPGPU-Sim Cycle 1572: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 23
DICE Sim: [WRITEBACK]: cycle 1572, load writeback done for thread 199, reg 23, current load done 797, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1572, constant access from tid 199, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1573, cgra_core 0 executed thread 197 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1573: SCOREBOARD - Core 0 - Release register - warp:197, reg: 14
GPGPU-Sim Cycle 1573: SCOREBOARD - Core 0 - Release register - warp:197, reg: 2
GPGPU-Sim Cycle 1573: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 24
DICE Sim: [WRITEBACK]: cycle 1573, load writeback done for thread 199, reg 24, current load done 798, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1573, constant access from tid 199, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1574: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 15
DICE Sim: [WRITEBACK]: cycle 1574, load writeback done for thread 199, reg 15, current load done 799, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1574, constant access from tid 199, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1575: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 4
DICE Sim: [WRITEBACK]: cycle 1575, load writeback done for thread 199, reg 4, current load done 800, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1575, constant access from tid 199, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1575, operands ready of thread 199 for dice block id = 1
GPGPU-Sim Cycle 1575: SCOREBOARD - Core 0 - Reserved Register - warp:199, reg: 14
GPGPU-Sim Cycle 1575: SCOREBOARD - Core 0 - Reserved Register - warp:199, reg: 2
GPGPU-Sim Cycle 1575: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 5
GPGPU-Sim Cycle 1576: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 23
DICE Sim: [WRITEBACK]: cycle 1576, load writeback done for thread 200, reg 23, current load done 801, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1576, constant access from tid 200, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1577, cgra_core 0 executed thread 198 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1577: SCOREBOARD - Core 0 - Release register - warp:198, reg: 14
GPGPU-Sim Cycle 1577: SCOREBOARD - Core 0 - Release register - warp:198, reg: 2
GPGPU-Sim Cycle 1577: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 24
DICE Sim: [WRITEBACK]: cycle 1577, load writeback done for thread 200, reg 24, current load done 802, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1577, constant access from tid 200, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1578: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 15
DICE Sim: [WRITEBACK]: cycle 1578, load writeback done for thread 200, reg 15, current load done 803, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1578, constant access from tid 200, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1579: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 4
DICE Sim: [WRITEBACK]: cycle 1579, load writeback done for thread 200, reg 4, current load done 804, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1579, constant access from tid 200, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1579, operands ready of thread 200 for dice block id = 1
GPGPU-Sim Cycle 1579: SCOREBOARD - Core 0 - Reserved Register - warp:200, reg: 14
GPGPU-Sim Cycle 1579: SCOREBOARD - Core 0 - Reserved Register - warp:200, reg: 2
GPGPU-Sim Cycle 1579: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 5
GPGPU-Sim Cycle 1580: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 23
DICE Sim: [WRITEBACK]: cycle 1580, load writeback done for thread 201, reg 23, current load done 805, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1580, constant access from tid 201, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1581, cgra_core 0 executed thread 199 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1581: SCOREBOARD - Core 0 - Release register - warp:199, reg: 14
GPGPU-Sim Cycle 1581: SCOREBOARD - Core 0 - Release register - warp:199, reg: 2
GPGPU-Sim Cycle 1581: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 24
DICE Sim: [WRITEBACK]: cycle 1581, load writeback done for thread 201, reg 24, current load done 806, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1581, constant access from tid 201, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1582: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 15
DICE Sim: [WRITEBACK]: cycle 1582, load writeback done for thread 201, reg 15, current load done 807, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1582, constant access from tid 201, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1583: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 4
DICE Sim: [WRITEBACK]: cycle 1583, load writeback done for thread 201, reg 4, current load done 808, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1583, constant access from tid 201, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1583, operands ready of thread 201 for dice block id = 1
GPGPU-Sim Cycle 1583: SCOREBOARD - Core 0 - Reserved Register - warp:201, reg: 14
GPGPU-Sim Cycle 1583: SCOREBOARD - Core 0 - Reserved Register - warp:201, reg: 2
GPGPU-Sim Cycle 1583: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 5
GPGPU-Sim Cycle 1584: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 23
DICE Sim: [WRITEBACK]: cycle 1584, load writeback done for thread 202, reg 23, current load done 809, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1584, constant access from tid 202, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1585, cgra_core 0 executed thread 200 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1585: SCOREBOARD - Core 0 - Release register - warp:200, reg: 14
GPGPU-Sim Cycle 1585: SCOREBOARD - Core 0 - Release register - warp:200, reg: 2
GPGPU-Sim Cycle 1585: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 24
DICE Sim: [WRITEBACK]: cycle 1585, load writeback done for thread 202, reg 24, current load done 810, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1585, constant access from tid 202, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1586: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 15
DICE Sim: [WRITEBACK]: cycle 1586, load writeback done for thread 202, reg 15, current load done 811, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1586, constant access from tid 202, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1587: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 4
DICE Sim: [WRITEBACK]: cycle 1587, load writeback done for thread 202, reg 4, current load done 812, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1587, constant access from tid 202, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1587, operands ready of thread 202 for dice block id = 1
GPGPU-Sim Cycle 1587: SCOREBOARD - Core 0 - Reserved Register - warp:202, reg: 14
GPGPU-Sim Cycle 1587: SCOREBOARD - Core 0 - Reserved Register - warp:202, reg: 2
GPGPU-Sim Cycle 1587: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 5
GPGPU-Sim Cycle 1588: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 23
DICE Sim: [WRITEBACK]: cycle 1588, load writeback done for thread 203, reg 23, current load done 813, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1588, constant access from tid 203, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1589, cgra_core 0 executed thread 201 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1589: SCOREBOARD - Core 0 - Release register - warp:201, reg: 14
GPGPU-Sim Cycle 1589: SCOREBOARD - Core 0 - Release register - warp:201, reg: 2
GPGPU-Sim Cycle 1589: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 24
DICE Sim: [WRITEBACK]: cycle 1589, load writeback done for thread 203, reg 24, current load done 814, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1589, constant access from tid 203, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1590: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 15
DICE Sim: [WRITEBACK]: cycle 1590, load writeback done for thread 203, reg 15, current load done 815, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1590, constant access from tid 203, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1591: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 4
DICE Sim: [WRITEBACK]: cycle 1591, load writeback done for thread 203, reg 4, current load done 816, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1591, constant access from tid 203, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1591, operands ready of thread 203 for dice block id = 1
GPGPU-Sim Cycle 1591: SCOREBOARD - Core 0 - Reserved Register - warp:203, reg: 14
GPGPU-Sim Cycle 1591: SCOREBOARD - Core 0 - Reserved Register - warp:203, reg: 2
GPGPU-Sim Cycle 1591: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 5
GPGPU-Sim Cycle 1592: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 23
DICE Sim: [WRITEBACK]: cycle 1592, load writeback done for thread 204, reg 23, current load done 817, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1592, constant access from tid 204, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1593, cgra_core 0 executed thread 202 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1593: SCOREBOARD - Core 0 - Release register - warp:202, reg: 14
GPGPU-Sim Cycle 1593: SCOREBOARD - Core 0 - Release register - warp:202, reg: 2
GPGPU-Sim Cycle 1593: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 24
DICE Sim: [WRITEBACK]: cycle 1593, load writeback done for thread 204, reg 24, current load done 818, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1593, constant access from tid 204, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1594: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 15
DICE Sim: [WRITEBACK]: cycle 1594, load writeback done for thread 204, reg 15, current load done 819, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1594, constant access from tid 204, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1595: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 4
DICE Sim: [WRITEBACK]: cycle 1595, load writeback done for thread 204, reg 4, current load done 820, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1595, constant access from tid 204, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1595, operands ready of thread 204 for dice block id = 1
GPGPU-Sim Cycle 1595: SCOREBOARD - Core 0 - Reserved Register - warp:204, reg: 14
GPGPU-Sim Cycle 1595: SCOREBOARD - Core 0 - Reserved Register - warp:204, reg: 2
GPGPU-Sim Cycle 1595: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 5
GPGPU-Sim Cycle 1596: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 23
DICE Sim: [WRITEBACK]: cycle 1596, load writeback done for thread 205, reg 23, current load done 821, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1596, constant access from tid 205, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1597, cgra_core 0 executed thread 203 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1597: SCOREBOARD - Core 0 - Release register - warp:203, reg: 14
GPGPU-Sim Cycle 1597: SCOREBOARD - Core 0 - Release register - warp:203, reg: 2
GPGPU-Sim Cycle 1597: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 24
DICE Sim: [WRITEBACK]: cycle 1597, load writeback done for thread 205, reg 24, current load done 822, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1597, constant access from tid 205, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1598: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 15
DICE Sim: [WRITEBACK]: cycle 1598, load writeback done for thread 205, reg 15, current load done 823, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1598, constant access from tid 205, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1599: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 4
DICE Sim: [WRITEBACK]: cycle 1599, load writeback done for thread 205, reg 4, current load done 824, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1599, constant access from tid 205, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1599, operands ready of thread 205 for dice block id = 1
GPGPU-Sim Cycle 1599: SCOREBOARD - Core 0 - Reserved Register - warp:205, reg: 14
GPGPU-Sim Cycle 1599: SCOREBOARD - Core 0 - Reserved Register - warp:205, reg: 2
GPGPU-Sim Cycle 1599: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 5
GPGPU-Sim Cycle 1600: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 23
DICE Sim: [WRITEBACK]: cycle 1600, load writeback done for thread 206, reg 23, current load done 825, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1600, constant access from tid 206, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1601, cgra_core 0 executed thread 204 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1601: SCOREBOARD - Core 0 - Release register - warp:204, reg: 14
GPGPU-Sim Cycle 1601: SCOREBOARD - Core 0 - Release register - warp:204, reg: 2
GPGPU-Sim Cycle 1601: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 24
DICE Sim: [WRITEBACK]: cycle 1601, load writeback done for thread 206, reg 24, current load done 826, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1601, constant access from tid 206, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1602: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 15
DICE Sim: [WRITEBACK]: cycle 1602, load writeback done for thread 206, reg 15, current load done 827, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1602, constant access from tid 206, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1603: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 4
DICE Sim: [WRITEBACK]: cycle 1603, load writeback done for thread 206, reg 4, current load done 828, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1603, constant access from tid 206, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1603, operands ready of thread 206 for dice block id = 1
GPGPU-Sim Cycle 1603: SCOREBOARD - Core 0 - Reserved Register - warp:206, reg: 14
GPGPU-Sim Cycle 1603: SCOREBOARD - Core 0 - Reserved Register - warp:206, reg: 2
GPGPU-Sim Cycle 1603: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 5
GPGPU-Sim Cycle 1604: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 23
DICE Sim: [WRITEBACK]: cycle 1604, load writeback done for thread 207, reg 23, current load done 829, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1604, constant access from tid 207, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1605, cgra_core 0 executed thread 205 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1605: SCOREBOARD - Core 0 - Release register - warp:205, reg: 14
GPGPU-Sim Cycle 1605: SCOREBOARD - Core 0 - Release register - warp:205, reg: 2
GPGPU-Sim Cycle 1605: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 24
DICE Sim: [WRITEBACK]: cycle 1605, load writeback done for thread 207, reg 24, current load done 830, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1605, constant access from tid 207, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1606: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 15
DICE Sim: [WRITEBACK]: cycle 1606, load writeback done for thread 207, reg 15, current load done 831, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1606, constant access from tid 207, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1607: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 4
DICE Sim: [WRITEBACK]: cycle 1607, load writeback done for thread 207, reg 4, current load done 832, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1607, constant access from tid 207, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1607, operands ready of thread 207 for dice block id = 1
GPGPU-Sim Cycle 1607: SCOREBOARD - Core 0 - Reserved Register - warp:207, reg: 14
GPGPU-Sim Cycle 1607: SCOREBOARD - Core 0 - Reserved Register - warp:207, reg: 2
GPGPU-Sim Cycle 1607: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 5
GPGPU-Sim Cycle 1608: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 23
DICE Sim: [WRITEBACK]: cycle 1608, load writeback done for thread 208, reg 23, current load done 833, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1608, constant access from tid 208, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1609, cgra_core 0 executed thread 206 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1609: SCOREBOARD - Core 0 - Release register - warp:206, reg: 14
GPGPU-Sim Cycle 1609: SCOREBOARD - Core 0 - Release register - warp:206, reg: 2
GPGPU-Sim Cycle 1609: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 24
DICE Sim: [WRITEBACK]: cycle 1609, load writeback done for thread 208, reg 24, current load done 834, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1609, constant access from tid 208, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1610: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 15
DICE Sim: [WRITEBACK]: cycle 1610, load writeback done for thread 208, reg 15, current load done 835, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1610, constant access from tid 208, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1611: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 4
DICE Sim: [WRITEBACK]: cycle 1611, load writeback done for thread 208, reg 4, current load done 836, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1611, constant access from tid 208, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1611, operands ready of thread 208 for dice block id = 1
GPGPU-Sim Cycle 1611: SCOREBOARD - Core 0 - Reserved Register - warp:208, reg: 14
GPGPU-Sim Cycle 1611: SCOREBOARD - Core 0 - Reserved Register - warp:208, reg: 2
GPGPU-Sim Cycle 1611: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 5
GPGPU-Sim Cycle 1612: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 23
DICE Sim: [WRITEBACK]: cycle 1612, load writeback done for thread 209, reg 23, current load done 837, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1612, constant access from tid 209, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1613, cgra_core 0 executed thread 207 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1613: SCOREBOARD - Core 0 - Release register - warp:207, reg: 14
GPGPU-Sim Cycle 1613: SCOREBOARD - Core 0 - Release register - warp:207, reg: 2
GPGPU-Sim Cycle 1613: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 24
DICE Sim: [WRITEBACK]: cycle 1613, load writeback done for thread 209, reg 24, current load done 838, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1613, constant access from tid 209, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1614: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 15
DICE Sim: [WRITEBACK]: cycle 1614, load writeback done for thread 209, reg 15, current load done 839, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1614, constant access from tid 209, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1615: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 4
DICE Sim: [WRITEBACK]: cycle 1615, load writeback done for thread 209, reg 4, current load done 840, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1615, constant access from tid 209, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1615, operands ready of thread 209 for dice block id = 1
GPGPU-Sim Cycle 1615: SCOREBOARD - Core 0 - Reserved Register - warp:209, reg: 14
GPGPU-Sim Cycle 1615: SCOREBOARD - Core 0 - Reserved Register - warp:209, reg: 2
GPGPU-Sim Cycle 1615: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 5
GPGPU-Sim Cycle 1616: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 23
DICE Sim: [WRITEBACK]: cycle 1616, load writeback done for thread 210, reg 23, current load done 841, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1616, constant access from tid 210, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1617, cgra_core 0 executed thread 208 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1617: SCOREBOARD - Core 0 - Release register - warp:208, reg: 14
GPGPU-Sim Cycle 1617: SCOREBOARD - Core 0 - Release register - warp:208, reg: 2
GPGPU-Sim Cycle 1617: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 24
DICE Sim: [WRITEBACK]: cycle 1617, load writeback done for thread 210, reg 24, current load done 842, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1617, constant access from tid 210, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1618: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 15
DICE Sim: [WRITEBACK]: cycle 1618, load writeback done for thread 210, reg 15, current load done 843, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1618, constant access from tid 210, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1619: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 4
DICE Sim: [WRITEBACK]: cycle 1619, load writeback done for thread 210, reg 4, current load done 844, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1619, constant access from tid 210, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1619, operands ready of thread 210 for dice block id = 1
GPGPU-Sim Cycle 1619: SCOREBOARD - Core 0 - Reserved Register - warp:210, reg: 14
GPGPU-Sim Cycle 1619: SCOREBOARD - Core 0 - Reserved Register - warp:210, reg: 2
GPGPU-Sim Cycle 1619: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 5
GPGPU-Sim Cycle 1620: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 23
DICE Sim: [WRITEBACK]: cycle 1620, load writeback done for thread 211, reg 23, current load done 845, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1620, constant access from tid 211, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1621, cgra_core 0 executed thread 209 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1621: SCOREBOARD - Core 0 - Release register - warp:209, reg: 14
GPGPU-Sim Cycle 1621: SCOREBOARD - Core 0 - Release register - warp:209, reg: 2
GPGPU-Sim Cycle 1621: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 24
DICE Sim: [WRITEBACK]: cycle 1621, load writeback done for thread 211, reg 24, current load done 846, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1621, constant access from tid 211, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1622: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 15
DICE Sim: [WRITEBACK]: cycle 1622, load writeback done for thread 211, reg 15, current load done 847, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1622, constant access from tid 211, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1623: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 4
DICE Sim: [WRITEBACK]: cycle 1623, load writeback done for thread 211, reg 4, current load done 848, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1623, constant access from tid 211, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1623, operands ready of thread 211 for dice block id = 1
GPGPU-Sim Cycle 1623: SCOREBOARD - Core 0 - Reserved Register - warp:211, reg: 14
GPGPU-Sim Cycle 1623: SCOREBOARD - Core 0 - Reserved Register - warp:211, reg: 2
GPGPU-Sim Cycle 1623: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 5
GPGPU-Sim Cycle 1624: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 23
DICE Sim: [WRITEBACK]: cycle 1624, load writeback done for thread 212, reg 23, current load done 849, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1624, constant access from tid 212, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1625, cgra_core 0 executed thread 210 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1625: SCOREBOARD - Core 0 - Release register - warp:210, reg: 14
GPGPU-Sim Cycle 1625: SCOREBOARD - Core 0 - Release register - warp:210, reg: 2
GPGPU-Sim Cycle 1625: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 24
DICE Sim: [WRITEBACK]: cycle 1625, load writeback done for thread 212, reg 24, current load done 850, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1625, constant access from tid 212, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1626: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 15
DICE Sim: [WRITEBACK]: cycle 1626, load writeback done for thread 212, reg 15, current load done 851, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1626, constant access from tid 212, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1627: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 4
DICE Sim: [WRITEBACK]: cycle 1627, load writeback done for thread 212, reg 4, current load done 852, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1627, constant access from tid 212, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1627, operands ready of thread 212 for dice block id = 1
GPGPU-Sim Cycle 1627: SCOREBOARD - Core 0 - Reserved Register - warp:212, reg: 14
GPGPU-Sim Cycle 1627: SCOREBOARD - Core 0 - Reserved Register - warp:212, reg: 2
GPGPU-Sim Cycle 1627: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 5
GPGPU-Sim Cycle 1628: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 23
DICE Sim: [WRITEBACK]: cycle 1628, load writeback done for thread 213, reg 23, current load done 853, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1628, constant access from tid 213, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1629, cgra_core 0 executed thread 211 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1629: SCOREBOARD - Core 0 - Release register - warp:211, reg: 14
GPGPU-Sim Cycle 1629: SCOREBOARD - Core 0 - Release register - warp:211, reg: 2
GPGPU-Sim Cycle 1629: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 24
DICE Sim: [WRITEBACK]: cycle 1629, load writeback done for thread 213, reg 24, current load done 854, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1629, constant access from tid 213, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1630: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 15
DICE Sim: [WRITEBACK]: cycle 1630, load writeback done for thread 213, reg 15, current load done 855, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1630, constant access from tid 213, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1631: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 4
DICE Sim: [WRITEBACK]: cycle 1631, load writeback done for thread 213, reg 4, current load done 856, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1631, constant access from tid 213, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1631, operands ready of thread 213 for dice block id = 1
GPGPU-Sim Cycle 1631: SCOREBOARD - Core 0 - Reserved Register - warp:213, reg: 14
GPGPU-Sim Cycle 1631: SCOREBOARD - Core 0 - Reserved Register - warp:213, reg: 2
GPGPU-Sim Cycle 1631: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 5
GPGPU-Sim Cycle 1632: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 23
DICE Sim: [WRITEBACK]: cycle 1632, load writeback done for thread 214, reg 23, current load done 857, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1632, constant access from tid 214, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1633, cgra_core 0 executed thread 212 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1633: SCOREBOARD - Core 0 - Release register - warp:212, reg: 14
GPGPU-Sim Cycle 1633: SCOREBOARD - Core 0 - Release register - warp:212, reg: 2
GPGPU-Sim Cycle 1633: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 24
DICE Sim: [WRITEBACK]: cycle 1633, load writeback done for thread 214, reg 24, current load done 858, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1633, constant access from tid 214, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1634: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 15
DICE Sim: [WRITEBACK]: cycle 1634, load writeback done for thread 214, reg 15, current load done 859, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1634, constant access from tid 214, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1635: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 4
DICE Sim: [WRITEBACK]: cycle 1635, load writeback done for thread 214, reg 4, current load done 860, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1635, constant access from tid 214, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1635, operands ready of thread 214 for dice block id = 1
GPGPU-Sim Cycle 1635: SCOREBOARD - Core 0 - Reserved Register - warp:214, reg: 14
GPGPU-Sim Cycle 1635: SCOREBOARD - Core 0 - Reserved Register - warp:214, reg: 2
GPGPU-Sim Cycle 1635: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 5
GPGPU-Sim Cycle 1636: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 23
DICE Sim: [WRITEBACK]: cycle 1636, load writeback done for thread 215, reg 23, current load done 861, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1636, constant access from tid 215, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1637, cgra_core 0 executed thread 213 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1637: SCOREBOARD - Core 0 - Release register - warp:213, reg: 14
GPGPU-Sim Cycle 1637: SCOREBOARD - Core 0 - Release register - warp:213, reg: 2
GPGPU-Sim Cycle 1637: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 24
DICE Sim: [WRITEBACK]: cycle 1637, load writeback done for thread 215, reg 24, current load done 862, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1637, constant access from tid 215, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1638: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 15
DICE Sim: [WRITEBACK]: cycle 1638, load writeback done for thread 215, reg 15, current load done 863, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1638, constant access from tid 215, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1639: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 4
DICE Sim: [WRITEBACK]: cycle 1639, load writeback done for thread 215, reg 4, current load done 864, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1639, constant access from tid 215, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1639, operands ready of thread 215 for dice block id = 1
GPGPU-Sim Cycle 1639: SCOREBOARD - Core 0 - Reserved Register - warp:215, reg: 14
GPGPU-Sim Cycle 1639: SCOREBOARD - Core 0 - Reserved Register - warp:215, reg: 2
GPGPU-Sim Cycle 1639: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 5
GPGPU-Sim Cycle 1640: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 23
DICE Sim: [WRITEBACK]: cycle 1640, load writeback done for thread 216, reg 23, current load done 865, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1640, constant access from tid 216, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1641, cgra_core 0 executed thread 214 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1641: SCOREBOARD - Core 0 - Release register - warp:214, reg: 14
GPGPU-Sim Cycle 1641: SCOREBOARD - Core 0 - Release register - warp:214, reg: 2
GPGPU-Sim Cycle 1641: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 24
DICE Sim: [WRITEBACK]: cycle 1641, load writeback done for thread 216, reg 24, current load done 866, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1641, constant access from tid 216, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1642: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 15
DICE Sim: [WRITEBACK]: cycle 1642, load writeback done for thread 216, reg 15, current load done 867, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1642, constant access from tid 216, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1643: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 4
DICE Sim: [WRITEBACK]: cycle 1643, load writeback done for thread 216, reg 4, current load done 868, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1643, constant access from tid 216, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1643, operands ready of thread 216 for dice block id = 1
GPGPU-Sim Cycle 1643: SCOREBOARD - Core 0 - Reserved Register - warp:216, reg: 14
GPGPU-Sim Cycle 1643: SCOREBOARD - Core 0 - Reserved Register - warp:216, reg: 2
GPGPU-Sim Cycle 1643: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 5
GPGPU-Sim Cycle 1644: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 23
DICE Sim: [WRITEBACK]: cycle 1644, load writeback done for thread 217, reg 23, current load done 869, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1644, constant access from tid 217, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1645, cgra_core 0 executed thread 215 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1645: SCOREBOARD - Core 0 - Release register - warp:215, reg: 14
GPGPU-Sim Cycle 1645: SCOREBOARD - Core 0 - Release register - warp:215, reg: 2
GPGPU-Sim Cycle 1645: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 24
DICE Sim: [WRITEBACK]: cycle 1645, load writeback done for thread 217, reg 24, current load done 870, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1645, constant access from tid 217, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1646: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 15
DICE Sim: [WRITEBACK]: cycle 1646, load writeback done for thread 217, reg 15, current load done 871, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1646, constant access from tid 217, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1647: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 4
DICE Sim: [WRITEBACK]: cycle 1647, load writeback done for thread 217, reg 4, current load done 872, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1647, constant access from tid 217, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1647, operands ready of thread 217 for dice block id = 1
GPGPU-Sim Cycle 1647: SCOREBOARD - Core 0 - Reserved Register - warp:217, reg: 14
GPGPU-Sim Cycle 1647: SCOREBOARD - Core 0 - Reserved Register - warp:217, reg: 2
GPGPU-Sim Cycle 1647: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 5
GPGPU-Sim Cycle 1648: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 23
DICE Sim: [WRITEBACK]: cycle 1648, load writeback done for thread 218, reg 23, current load done 873, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1648, constant access from tid 218, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1649, cgra_core 0 executed thread 216 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1649: SCOREBOARD - Core 0 - Release register - warp:216, reg: 14
GPGPU-Sim Cycle 1649: SCOREBOARD - Core 0 - Release register - warp:216, reg: 2
GPGPU-Sim Cycle 1649: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 24
DICE Sim: [WRITEBACK]: cycle 1649, load writeback done for thread 218, reg 24, current load done 874, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1649, constant access from tid 218, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1650: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 15
DICE Sim: [WRITEBACK]: cycle 1650, load writeback done for thread 218, reg 15, current load done 875, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1650, constant access from tid 218, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1651: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 4
DICE Sim: [WRITEBACK]: cycle 1651, load writeback done for thread 218, reg 4, current load done 876, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1651, constant access from tid 218, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1651, operands ready of thread 218 for dice block id = 1
GPGPU-Sim Cycle 1651: SCOREBOARD - Core 0 - Reserved Register - warp:218, reg: 14
GPGPU-Sim Cycle 1651: SCOREBOARD - Core 0 - Reserved Register - warp:218, reg: 2
GPGPU-Sim Cycle 1651: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 5
GPGPU-Sim Cycle 1652: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 23
DICE Sim: [WRITEBACK]: cycle 1652, load writeback done for thread 219, reg 23, current load done 877, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1652, constant access from tid 219, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1653, cgra_core 0 executed thread 217 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1653: SCOREBOARD - Core 0 - Release register - warp:217, reg: 14
GPGPU-Sim Cycle 1653: SCOREBOARD - Core 0 - Release register - warp:217, reg: 2
GPGPU-Sim Cycle 1653: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 24
DICE Sim: [WRITEBACK]: cycle 1653, load writeback done for thread 219, reg 24, current load done 878, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1653, constant access from tid 219, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1654: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 15
DICE Sim: [WRITEBACK]: cycle 1654, load writeback done for thread 219, reg 15, current load done 879, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1654, constant access from tid 219, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1655: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 4
DICE Sim: [WRITEBACK]: cycle 1655, load writeback done for thread 219, reg 4, current load done 880, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1655, constant access from tid 219, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1655, operands ready of thread 219 for dice block id = 1
GPGPU-Sim Cycle 1655: SCOREBOARD - Core 0 - Reserved Register - warp:219, reg: 14
GPGPU-Sim Cycle 1655: SCOREBOARD - Core 0 - Reserved Register - warp:219, reg: 2
GPGPU-Sim Cycle 1655: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 5
GPGPU-Sim Cycle 1656: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 23
DICE Sim: [WRITEBACK]: cycle 1656, load writeback done for thread 220, reg 23, current load done 881, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1656, constant access from tid 220, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1657, cgra_core 0 executed thread 218 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1657: SCOREBOARD - Core 0 - Release register - warp:218, reg: 14
GPGPU-Sim Cycle 1657: SCOREBOARD - Core 0 - Release register - warp:218, reg: 2
GPGPU-Sim Cycle 1657: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 24
DICE Sim: [WRITEBACK]: cycle 1657, load writeback done for thread 220, reg 24, current load done 882, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1657, constant access from tid 220, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1658: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 15
DICE Sim: [WRITEBACK]: cycle 1658, load writeback done for thread 220, reg 15, current load done 883, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1658, constant access from tid 220, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1659: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 4
DICE Sim: [WRITEBACK]: cycle 1659, load writeback done for thread 220, reg 4, current load done 884, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1659, constant access from tid 220, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1659, operands ready of thread 220 for dice block id = 1
GPGPU-Sim Cycle 1659: SCOREBOARD - Core 0 - Reserved Register - warp:220, reg: 14
GPGPU-Sim Cycle 1659: SCOREBOARD - Core 0 - Reserved Register - warp:220, reg: 2
GPGPU-Sim Cycle 1659: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 5
GPGPU-Sim Cycle 1660: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 23
DICE Sim: [WRITEBACK]: cycle 1660, load writeback done for thread 221, reg 23, current load done 885, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1660, constant access from tid 221, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1661, cgra_core 0 executed thread 219 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1661: SCOREBOARD - Core 0 - Release register - warp:219, reg: 14
GPGPU-Sim Cycle 1661: SCOREBOARD - Core 0 - Release register - warp:219, reg: 2
GPGPU-Sim Cycle 1661: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 24
DICE Sim: [WRITEBACK]: cycle 1661, load writeback done for thread 221, reg 24, current load done 886, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1661, constant access from tid 221, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1662: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 15
DICE Sim: [WRITEBACK]: cycle 1662, load writeback done for thread 221, reg 15, current load done 887, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1662, constant access from tid 221, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1663: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 4
DICE Sim: [WRITEBACK]: cycle 1663, load writeback done for thread 221, reg 4, current load done 888, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1663, constant access from tid 221, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1663, operands ready of thread 221 for dice block id = 1
GPGPU-Sim Cycle 1663: SCOREBOARD - Core 0 - Reserved Register - warp:221, reg: 14
GPGPU-Sim Cycle 1663: SCOREBOARD - Core 0 - Reserved Register - warp:221, reg: 2
GPGPU-Sim Cycle 1663: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 5
GPGPU-Sim Cycle 1664: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 23
DICE Sim: [WRITEBACK]: cycle 1664, load writeback done for thread 222, reg 23, current load done 889, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1664, constant access from tid 222, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1665, cgra_core 0 executed thread 220 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1665: SCOREBOARD - Core 0 - Release register - warp:220, reg: 14
GPGPU-Sim Cycle 1665: SCOREBOARD - Core 0 - Release register - warp:220, reg: 2
GPGPU-Sim Cycle 1665: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 24
DICE Sim: [WRITEBACK]: cycle 1665, load writeback done for thread 222, reg 24, current load done 890, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1665, constant access from tid 222, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1666: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 15
DICE Sim: [WRITEBACK]: cycle 1666, load writeback done for thread 222, reg 15, current load done 891, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1666, constant access from tid 222, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1667: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 4
DICE Sim: [WRITEBACK]: cycle 1667, load writeback done for thread 222, reg 4, current load done 892, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1667, constant access from tid 222, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1667, operands ready of thread 222 for dice block id = 1
GPGPU-Sim Cycle 1667: SCOREBOARD - Core 0 - Reserved Register - warp:222, reg: 14
GPGPU-Sim Cycle 1667: SCOREBOARD - Core 0 - Reserved Register - warp:222, reg: 2
GPGPU-Sim Cycle 1667: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 5
GPGPU-Sim Cycle 1668: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 23
DICE Sim: [WRITEBACK]: cycle 1668, load writeback done for thread 223, reg 23, current load done 893, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1668, constant access from tid 223, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1669, cgra_core 0 executed thread 221 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1669: SCOREBOARD - Core 0 - Release register - warp:221, reg: 14
GPGPU-Sim Cycle 1669: SCOREBOARD - Core 0 - Release register - warp:221, reg: 2
GPGPU-Sim Cycle 1669: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 24
DICE Sim: [WRITEBACK]: cycle 1669, load writeback done for thread 223, reg 24, current load done 894, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1669, constant access from tid 223, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1670: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 15
DICE Sim: [WRITEBACK]: cycle 1670, load writeback done for thread 223, reg 15, current load done 895, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1670, constant access from tid 223, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1671: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 4
DICE Sim: [WRITEBACK]: cycle 1671, load writeback done for thread 223, reg 4, current load done 896, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1671, constant access from tid 223, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1671, operands ready of thread 223 for dice block id = 1
GPGPU-Sim Cycle 1671: SCOREBOARD - Core 0 - Reserved Register - warp:223, reg: 14
GPGPU-Sim Cycle 1671: SCOREBOARD - Core 0 - Reserved Register - warp:223, reg: 2
GPGPU-Sim Cycle 1671: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 5
GPGPU-Sim Cycle 1672: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 23
DICE Sim: [WRITEBACK]: cycle 1672, load writeback done for thread 224, reg 23, current load done 897, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1672, constant access from tid 224, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1673, cgra_core 0 executed thread 222 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1673: SCOREBOARD - Core 0 - Release register - warp:222, reg: 14
GPGPU-Sim Cycle 1673: SCOREBOARD - Core 0 - Release register - warp:222, reg: 2
GPGPU-Sim Cycle 1673: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 24
DICE Sim: [WRITEBACK]: cycle 1673, load writeback done for thread 224, reg 24, current load done 898, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1673, constant access from tid 224, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1674: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 15
DICE Sim: [WRITEBACK]: cycle 1674, load writeback done for thread 224, reg 15, current load done 899, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1674, constant access from tid 224, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1675: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 4
DICE Sim: [WRITEBACK]: cycle 1675, load writeback done for thread 224, reg 4, current load done 900, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1675, constant access from tid 224, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1675, operands ready of thread 224 for dice block id = 1
GPGPU-Sim Cycle 1675: SCOREBOARD - Core 0 - Reserved Register - warp:224, reg: 14
GPGPU-Sim Cycle 1675: SCOREBOARD - Core 0 - Reserved Register - warp:224, reg: 2
GPGPU-Sim Cycle 1675: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 5
GPGPU-Sim Cycle 1676: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 23
DICE Sim: [WRITEBACK]: cycle 1676, load writeback done for thread 225, reg 23, current load done 901, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1676, constant access from tid 225, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1677, cgra_core 0 executed thread 223 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1677: SCOREBOARD - Core 0 - Release register - warp:223, reg: 14
GPGPU-Sim Cycle 1677: SCOREBOARD - Core 0 - Release register - warp:223, reg: 2
GPGPU-Sim Cycle 1677: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 24
DICE Sim: [WRITEBACK]: cycle 1677, load writeback done for thread 225, reg 24, current load done 902, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1677, constant access from tid 225, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1678: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 15
DICE Sim: [WRITEBACK]: cycle 1678, load writeback done for thread 225, reg 15, current load done 903, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1678, constant access from tid 225, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1679: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 4
DICE Sim: [WRITEBACK]: cycle 1679, load writeback done for thread 225, reg 4, current load done 904, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1679, constant access from tid 225, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1679, operands ready of thread 225 for dice block id = 1
GPGPU-Sim Cycle 1679: SCOREBOARD - Core 0 - Reserved Register - warp:225, reg: 14
GPGPU-Sim Cycle 1679: SCOREBOARD - Core 0 - Reserved Register - warp:225, reg: 2
GPGPU-Sim Cycle 1679: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 5
GPGPU-Sim Cycle 1680: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 23
DICE Sim: [WRITEBACK]: cycle 1680, load writeback done for thread 226, reg 23, current load done 905, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1680, constant access from tid 226, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1681, cgra_core 0 executed thread 224 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1681: SCOREBOARD - Core 0 - Release register - warp:224, reg: 14
GPGPU-Sim Cycle 1681: SCOREBOARD - Core 0 - Release register - warp:224, reg: 2
GPGPU-Sim Cycle 1681: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 24
DICE Sim: [WRITEBACK]: cycle 1681, load writeback done for thread 226, reg 24, current load done 906, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1681, constant access from tid 226, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1682: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 15
DICE Sim: [WRITEBACK]: cycle 1682, load writeback done for thread 226, reg 15, current load done 907, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1682, constant access from tid 226, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1683: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 4
DICE Sim: [WRITEBACK]: cycle 1683, load writeback done for thread 226, reg 4, current load done 908, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1683, constant access from tid 226, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1683, operands ready of thread 226 for dice block id = 1
GPGPU-Sim Cycle 1683: SCOREBOARD - Core 0 - Reserved Register - warp:226, reg: 14
GPGPU-Sim Cycle 1683: SCOREBOARD - Core 0 - Reserved Register - warp:226, reg: 2
GPGPU-Sim Cycle 1683: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 5
GPGPU-Sim Cycle 1684: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 23
DICE Sim: [WRITEBACK]: cycle 1684, load writeback done for thread 227, reg 23, current load done 909, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1684, constant access from tid 227, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1685, cgra_core 0 executed thread 225 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1685: SCOREBOARD - Core 0 - Release register - warp:225, reg: 14
GPGPU-Sim Cycle 1685: SCOREBOARD - Core 0 - Release register - warp:225, reg: 2
GPGPU-Sim Cycle 1685: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 24
DICE Sim: [WRITEBACK]: cycle 1685, load writeback done for thread 227, reg 24, current load done 910, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1685, constant access from tid 227, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1686: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 15
DICE Sim: [WRITEBACK]: cycle 1686, load writeback done for thread 227, reg 15, current load done 911, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1686, constant access from tid 227, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1687: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 4
DICE Sim: [WRITEBACK]: cycle 1687, load writeback done for thread 227, reg 4, current load done 912, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1687, constant access from tid 227, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1687, operands ready of thread 227 for dice block id = 1
GPGPU-Sim Cycle 1687: SCOREBOARD - Core 0 - Reserved Register - warp:227, reg: 14
GPGPU-Sim Cycle 1687: SCOREBOARD - Core 0 - Reserved Register - warp:227, reg: 2
GPGPU-Sim Cycle 1687: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 5
GPGPU-Sim Cycle 1688: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 23
DICE Sim: [WRITEBACK]: cycle 1688, load writeback done for thread 228, reg 23, current load done 913, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1688, constant access from tid 228, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1689, cgra_core 0 executed thread 226 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1689: SCOREBOARD - Core 0 - Release register - warp:226, reg: 14
GPGPU-Sim Cycle 1689: SCOREBOARD - Core 0 - Release register - warp:226, reg: 2
GPGPU-Sim Cycle 1689: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 24
DICE Sim: [WRITEBACK]: cycle 1689, load writeback done for thread 228, reg 24, current load done 914, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1689, constant access from tid 228, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1690: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 15
DICE Sim: [WRITEBACK]: cycle 1690, load writeback done for thread 228, reg 15, current load done 915, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1690, constant access from tid 228, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1691: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 4
DICE Sim: [WRITEBACK]: cycle 1691, load writeback done for thread 228, reg 4, current load done 916, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1691, constant access from tid 228, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1691, operands ready of thread 228 for dice block id = 1
GPGPU-Sim Cycle 1691: SCOREBOARD - Core 0 - Reserved Register - warp:228, reg: 14
GPGPU-Sim Cycle 1691: SCOREBOARD - Core 0 - Reserved Register - warp:228, reg: 2
GPGPU-Sim Cycle 1691: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 5
GPGPU-Sim Cycle 1692: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 23
DICE Sim: [WRITEBACK]: cycle 1692, load writeback done for thread 229, reg 23, current load done 917, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1692, constant access from tid 229, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1693, cgra_core 0 executed thread 227 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1693: SCOREBOARD - Core 0 - Release register - warp:227, reg: 14
GPGPU-Sim Cycle 1693: SCOREBOARD - Core 0 - Release register - warp:227, reg: 2
GPGPU-Sim Cycle 1693: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 24
DICE Sim: [WRITEBACK]: cycle 1693, load writeback done for thread 229, reg 24, current load done 918, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1693, constant access from tid 229, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1694: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 15
DICE Sim: [WRITEBACK]: cycle 1694, load writeback done for thread 229, reg 15, current load done 919, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1694, constant access from tid 229, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1695: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 4
DICE Sim: [WRITEBACK]: cycle 1695, load writeback done for thread 229, reg 4, current load done 920, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1695, constant access from tid 229, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1695, operands ready of thread 229 for dice block id = 1
GPGPU-Sim Cycle 1695: SCOREBOARD - Core 0 - Reserved Register - warp:229, reg: 14
GPGPU-Sim Cycle 1695: SCOREBOARD - Core 0 - Reserved Register - warp:229, reg: 2
GPGPU-Sim Cycle 1695: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 5
GPGPU-Sim Cycle 1696: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 23
DICE Sim: [WRITEBACK]: cycle 1696, load writeback done for thread 230, reg 23, current load done 921, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1696, constant access from tid 230, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1697, cgra_core 0 executed thread 228 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1697: SCOREBOARD - Core 0 - Release register - warp:228, reg: 14
GPGPU-Sim Cycle 1697: SCOREBOARD - Core 0 - Release register - warp:228, reg: 2
GPGPU-Sim Cycle 1697: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 24
DICE Sim: [WRITEBACK]: cycle 1697, load writeback done for thread 230, reg 24, current load done 922, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1697, constant access from tid 230, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1698: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 15
DICE Sim: [WRITEBACK]: cycle 1698, load writeback done for thread 230, reg 15, current load done 923, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1698, constant access from tid 230, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1699: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 4
DICE Sim: [WRITEBACK]: cycle 1699, load writeback done for thread 230, reg 4, current load done 924, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1699, constant access from tid 230, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1699, operands ready of thread 230 for dice block id = 1
GPGPU-Sim Cycle 1699: SCOREBOARD - Core 0 - Reserved Register - warp:230, reg: 14
GPGPU-Sim Cycle 1699: SCOREBOARD - Core 0 - Reserved Register - warp:230, reg: 2
GPGPU-Sim Cycle 1699: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 5
GPGPU-Sim Cycle 1700: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 23
DICE Sim: [WRITEBACK]: cycle 1700, load writeback done for thread 231, reg 23, current load done 925, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1700, constant access from tid 231, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1701, cgra_core 0 executed thread 229 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1701: SCOREBOARD - Core 0 - Release register - warp:229, reg: 14
GPGPU-Sim Cycle 1701: SCOREBOARD - Core 0 - Release register - warp:229, reg: 2
GPGPU-Sim Cycle 1701: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 24
DICE Sim: [WRITEBACK]: cycle 1701, load writeback done for thread 231, reg 24, current load done 926, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1701, constant access from tid 231, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1702: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 15
DICE Sim: [WRITEBACK]: cycle 1702, load writeback done for thread 231, reg 15, current load done 927, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1702, constant access from tid 231, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1703: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 4
DICE Sim: [WRITEBACK]: cycle 1703, load writeback done for thread 231, reg 4, current load done 928, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1703, constant access from tid 231, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1703, operands ready of thread 231 for dice block id = 1
GPGPU-Sim Cycle 1703: SCOREBOARD - Core 0 - Reserved Register - warp:231, reg: 14
GPGPU-Sim Cycle 1703: SCOREBOARD - Core 0 - Reserved Register - warp:231, reg: 2
GPGPU-Sim Cycle 1703: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 5
GPGPU-Sim Cycle 1704: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 23
DICE Sim: [WRITEBACK]: cycle 1704, load writeback done for thread 232, reg 23, current load done 929, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1704, constant access from tid 232, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1705, cgra_core 0 executed thread 230 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1705: SCOREBOARD - Core 0 - Release register - warp:230, reg: 14
GPGPU-Sim Cycle 1705: SCOREBOARD - Core 0 - Release register - warp:230, reg: 2
GPGPU-Sim Cycle 1705: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 24
DICE Sim: [WRITEBACK]: cycle 1705, load writeback done for thread 232, reg 24, current load done 930, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1705, constant access from tid 232, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1706: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 15
DICE Sim: [WRITEBACK]: cycle 1706, load writeback done for thread 232, reg 15, current load done 931, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1706, constant access from tid 232, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1707: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 4
DICE Sim: [WRITEBACK]: cycle 1707, load writeback done for thread 232, reg 4, current load done 932, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1707, constant access from tid 232, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1707, operands ready of thread 232 for dice block id = 1
GPGPU-Sim Cycle 1707: SCOREBOARD - Core 0 - Reserved Register - warp:232, reg: 14
GPGPU-Sim Cycle 1707: SCOREBOARD - Core 0 - Reserved Register - warp:232, reg: 2
GPGPU-Sim Cycle 1707: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 5
GPGPU-Sim Cycle 1708: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 23
DICE Sim: [WRITEBACK]: cycle 1708, load writeback done for thread 233, reg 23, current load done 933, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1708, constant access from tid 233, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1709, cgra_core 0 executed thread 231 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1709: SCOREBOARD - Core 0 - Release register - warp:231, reg: 14
GPGPU-Sim Cycle 1709: SCOREBOARD - Core 0 - Release register - warp:231, reg: 2
GPGPU-Sim Cycle 1709: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 24
DICE Sim: [WRITEBACK]: cycle 1709, load writeback done for thread 233, reg 24, current load done 934, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1709, constant access from tid 233, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1710: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 15
DICE Sim: [WRITEBACK]: cycle 1710, load writeback done for thread 233, reg 15, current load done 935, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1710, constant access from tid 233, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1711: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 4
DICE Sim: [WRITEBACK]: cycle 1711, load writeback done for thread 233, reg 4, current load done 936, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1711, constant access from tid 233, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1711, operands ready of thread 233 for dice block id = 1
GPGPU-Sim Cycle 1711: SCOREBOARD - Core 0 - Reserved Register - warp:233, reg: 14
GPGPU-Sim Cycle 1711: SCOREBOARD - Core 0 - Reserved Register - warp:233, reg: 2
GPGPU-Sim Cycle 1711: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 5
GPGPU-Sim Cycle 1712: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 23
DICE Sim: [WRITEBACK]: cycle 1712, load writeback done for thread 234, reg 23, current load done 937, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1712, constant access from tid 234, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1713, cgra_core 0 executed thread 232 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1713: SCOREBOARD - Core 0 - Release register - warp:232, reg: 14
GPGPU-Sim Cycle 1713: SCOREBOARD - Core 0 - Release register - warp:232, reg: 2
GPGPU-Sim Cycle 1713: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 24
DICE Sim: [WRITEBACK]: cycle 1713, load writeback done for thread 234, reg 24, current load done 938, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1713, constant access from tid 234, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1714: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 15
DICE Sim: [WRITEBACK]: cycle 1714, load writeback done for thread 234, reg 15, current load done 939, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1714, constant access from tid 234, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1715: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 4
DICE Sim: [WRITEBACK]: cycle 1715, load writeback done for thread 234, reg 4, current load done 940, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1715, constant access from tid 234, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1715, operands ready of thread 234 for dice block id = 1
GPGPU-Sim Cycle 1715: SCOREBOARD - Core 0 - Reserved Register - warp:234, reg: 14
GPGPU-Sim Cycle 1715: SCOREBOARD - Core 0 - Reserved Register - warp:234, reg: 2
GPGPU-Sim Cycle 1715: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 5
GPGPU-Sim Cycle 1716: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 23
DICE Sim: [WRITEBACK]: cycle 1716, load writeback done for thread 235, reg 23, current load done 941, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1716, constant access from tid 235, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1717, cgra_core 0 executed thread 233 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1717: SCOREBOARD - Core 0 - Release register - warp:233, reg: 14
GPGPU-Sim Cycle 1717: SCOREBOARD - Core 0 - Release register - warp:233, reg: 2
GPGPU-Sim Cycle 1717: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 24
DICE Sim: [WRITEBACK]: cycle 1717, load writeback done for thread 235, reg 24, current load done 942, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1717, constant access from tid 235, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1718: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 15
DICE Sim: [WRITEBACK]: cycle 1718, load writeback done for thread 235, reg 15, current load done 943, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1718, constant access from tid 235, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1719: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 4
DICE Sim: [WRITEBACK]: cycle 1719, load writeback done for thread 235, reg 4, current load done 944, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1719, constant access from tid 235, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1719, operands ready of thread 235 for dice block id = 1
GPGPU-Sim Cycle 1719: SCOREBOARD - Core 0 - Reserved Register - warp:235, reg: 14
GPGPU-Sim Cycle 1719: SCOREBOARD - Core 0 - Reserved Register - warp:235, reg: 2
GPGPU-Sim Cycle 1719: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 5
GPGPU-Sim Cycle 1720: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 23
DICE Sim: [WRITEBACK]: cycle 1720, load writeback done for thread 236, reg 23, current load done 945, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1720, constant access from tid 236, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1721, cgra_core 0 executed thread 234 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1721: SCOREBOARD - Core 0 - Release register - warp:234, reg: 14
GPGPU-Sim Cycle 1721: SCOREBOARD - Core 0 - Release register - warp:234, reg: 2
GPGPU-Sim Cycle 1721: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 24
DICE Sim: [WRITEBACK]: cycle 1721, load writeback done for thread 236, reg 24, current load done 946, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1721, constant access from tid 236, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1722: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 15
DICE Sim: [WRITEBACK]: cycle 1722, load writeback done for thread 236, reg 15, current load done 947, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1722, constant access from tid 236, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1723: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 4
DICE Sim: [WRITEBACK]: cycle 1723, load writeback done for thread 236, reg 4, current load done 948, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1723, constant access from tid 236, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1723, operands ready of thread 236 for dice block id = 1
GPGPU-Sim Cycle 1723: SCOREBOARD - Core 0 - Reserved Register - warp:236, reg: 14
GPGPU-Sim Cycle 1723: SCOREBOARD - Core 0 - Reserved Register - warp:236, reg: 2
GPGPU-Sim Cycle 1723: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 5
GPGPU-Sim Cycle 1724: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 23
DICE Sim: [WRITEBACK]: cycle 1724, load writeback done for thread 237, reg 23, current load done 949, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1724, constant access from tid 237, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1725, cgra_core 0 executed thread 235 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1725: SCOREBOARD - Core 0 - Release register - warp:235, reg: 14
GPGPU-Sim Cycle 1725: SCOREBOARD - Core 0 - Release register - warp:235, reg: 2
GPGPU-Sim Cycle 1725: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 24
DICE Sim: [WRITEBACK]: cycle 1725, load writeback done for thread 237, reg 24, current load done 950, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1725, constant access from tid 237, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1726: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 15
DICE Sim: [WRITEBACK]: cycle 1726, load writeback done for thread 237, reg 15, current load done 951, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1726, constant access from tid 237, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1727: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 4
DICE Sim: [WRITEBACK]: cycle 1727, load writeback done for thread 237, reg 4, current load done 952, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1727, constant access from tid 237, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1727, operands ready of thread 237 for dice block id = 1
GPGPU-Sim Cycle 1727: SCOREBOARD - Core 0 - Reserved Register - warp:237, reg: 14
GPGPU-Sim Cycle 1727: SCOREBOARD - Core 0 - Reserved Register - warp:237, reg: 2
GPGPU-Sim Cycle 1727: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 5
GPGPU-Sim Cycle 1728: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 23
DICE Sim: [WRITEBACK]: cycle 1728, load writeback done for thread 238, reg 23, current load done 953, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1728, constant access from tid 238, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1729, cgra_core 0 executed thread 236 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1729: SCOREBOARD - Core 0 - Release register - warp:236, reg: 14
GPGPU-Sim Cycle 1729: SCOREBOARD - Core 0 - Release register - warp:236, reg: 2
GPGPU-Sim Cycle 1729: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 24
DICE Sim: [WRITEBACK]: cycle 1729, load writeback done for thread 238, reg 24, current load done 954, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1729, constant access from tid 238, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1730: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 15
DICE Sim: [WRITEBACK]: cycle 1730, load writeback done for thread 238, reg 15, current load done 955, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1730, constant access from tid 238, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1731: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 4
DICE Sim: [WRITEBACK]: cycle 1731, load writeback done for thread 238, reg 4, current load done 956, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1731, constant access from tid 238, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1731, operands ready of thread 238 for dice block id = 1
GPGPU-Sim Cycle 1731: SCOREBOARD - Core 0 - Reserved Register - warp:238, reg: 14
GPGPU-Sim Cycle 1731: SCOREBOARD - Core 0 - Reserved Register - warp:238, reg: 2
GPGPU-Sim Cycle 1731: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 5
GPGPU-Sim Cycle 1732: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 23
DICE Sim: [WRITEBACK]: cycle 1732, load writeback done for thread 239, reg 23, current load done 957, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1732, constant access from tid 239, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1733, cgra_core 0 executed thread 237 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1733: SCOREBOARD - Core 0 - Release register - warp:237, reg: 14
GPGPU-Sim Cycle 1733: SCOREBOARD - Core 0 - Release register - warp:237, reg: 2
GPGPU-Sim Cycle 1733: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 24
DICE Sim: [WRITEBACK]: cycle 1733, load writeback done for thread 239, reg 24, current load done 958, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1733, constant access from tid 239, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1734: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 15
DICE Sim: [WRITEBACK]: cycle 1734, load writeback done for thread 239, reg 15, current load done 959, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1734, constant access from tid 239, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1735: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 4
DICE Sim: [WRITEBACK]: cycle 1735, load writeback done for thread 239, reg 4, current load done 960, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1735, constant access from tid 239, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1735, operands ready of thread 239 for dice block id = 1
GPGPU-Sim Cycle 1735: SCOREBOARD - Core 0 - Reserved Register - warp:239, reg: 14
GPGPU-Sim Cycle 1735: SCOREBOARD - Core 0 - Reserved Register - warp:239, reg: 2
GPGPU-Sim Cycle 1735: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 5
GPGPU-Sim Cycle 1736: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 23
DICE Sim: [WRITEBACK]: cycle 1736, load writeback done for thread 240, reg 23, current load done 961, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1736, constant access from tid 240, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1737, cgra_core 0 executed thread 238 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1737: SCOREBOARD - Core 0 - Release register - warp:238, reg: 14
GPGPU-Sim Cycle 1737: SCOREBOARD - Core 0 - Release register - warp:238, reg: 2
GPGPU-Sim Cycle 1737: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 24
DICE Sim: [WRITEBACK]: cycle 1737, load writeback done for thread 240, reg 24, current load done 962, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1737, constant access from tid 240, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1738: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 15
DICE Sim: [WRITEBACK]: cycle 1738, load writeback done for thread 240, reg 15, current load done 963, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1738, constant access from tid 240, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1739: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 4
DICE Sim: [WRITEBACK]: cycle 1739, load writeback done for thread 240, reg 4, current load done 964, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1739, constant access from tid 240, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1739, operands ready of thread 240 for dice block id = 1
GPGPU-Sim Cycle 1739: SCOREBOARD - Core 0 - Reserved Register - warp:240, reg: 14
GPGPU-Sim Cycle 1739: SCOREBOARD - Core 0 - Reserved Register - warp:240, reg: 2
GPGPU-Sim Cycle 1739: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 5
GPGPU-Sim Cycle 1740: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 23
DICE Sim: [WRITEBACK]: cycle 1740, load writeback done for thread 241, reg 23, current load done 965, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1740, constant access from tid 241, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1741, cgra_core 0 executed thread 239 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1741: SCOREBOARD - Core 0 - Release register - warp:239, reg: 14
GPGPU-Sim Cycle 1741: SCOREBOARD - Core 0 - Release register - warp:239, reg: 2
GPGPU-Sim Cycle 1741: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 24
DICE Sim: [WRITEBACK]: cycle 1741, load writeback done for thread 241, reg 24, current load done 966, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1741, constant access from tid 241, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1742: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 15
DICE Sim: [WRITEBACK]: cycle 1742, load writeback done for thread 241, reg 15, current load done 967, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1742, constant access from tid 241, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1743: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 4
DICE Sim: [WRITEBACK]: cycle 1743, load writeback done for thread 241, reg 4, current load done 968, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1743, constant access from tid 241, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1743, operands ready of thread 241 for dice block id = 1
GPGPU-Sim Cycle 1743: SCOREBOARD - Core 0 - Reserved Register - warp:241, reg: 14
GPGPU-Sim Cycle 1743: SCOREBOARD - Core 0 - Reserved Register - warp:241, reg: 2
GPGPU-Sim Cycle 1743: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 5
GPGPU-Sim Cycle 1744: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 23
DICE Sim: [WRITEBACK]: cycle 1744, load writeback done for thread 242, reg 23, current load done 969, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1744, constant access from tid 242, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1745, cgra_core 0 executed thread 240 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1745: SCOREBOARD - Core 0 - Release register - warp:240, reg: 14
GPGPU-Sim Cycle 1745: SCOREBOARD - Core 0 - Release register - warp:240, reg: 2
GPGPU-Sim Cycle 1745: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 24
DICE Sim: [WRITEBACK]: cycle 1745, load writeback done for thread 242, reg 24, current load done 970, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1745, constant access from tid 242, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1746: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 15
DICE Sim: [WRITEBACK]: cycle 1746, load writeback done for thread 242, reg 15, current load done 971, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1746, constant access from tid 242, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1747: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 4
DICE Sim: [WRITEBACK]: cycle 1747, load writeback done for thread 242, reg 4, current load done 972, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1747, constant access from tid 242, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1747, operands ready of thread 242 for dice block id = 1
GPGPU-Sim Cycle 1747: SCOREBOARD - Core 0 - Reserved Register - warp:242, reg: 14
GPGPU-Sim Cycle 1747: SCOREBOARD - Core 0 - Reserved Register - warp:242, reg: 2
GPGPU-Sim Cycle 1747: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 5
GPGPU-Sim Cycle 1748: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 23
DICE Sim: [WRITEBACK]: cycle 1748, load writeback done for thread 243, reg 23, current load done 973, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1748, constant access from tid 243, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1749, cgra_core 0 executed thread 241 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1749: SCOREBOARD - Core 0 - Release register - warp:241, reg: 14
GPGPU-Sim Cycle 1749: SCOREBOARD - Core 0 - Release register - warp:241, reg: 2
GPGPU-Sim Cycle 1749: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 24
DICE Sim: [WRITEBACK]: cycle 1749, load writeback done for thread 243, reg 24, current load done 974, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1749, constant access from tid 243, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1750: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 15
DICE Sim: [WRITEBACK]: cycle 1750, load writeback done for thread 243, reg 15, current load done 975, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1750, constant access from tid 243, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1751: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 4
DICE Sim: [WRITEBACK]: cycle 1751, load writeback done for thread 243, reg 4, current load done 976, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1751, constant access from tid 243, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1751, operands ready of thread 243 for dice block id = 1
GPGPU-Sim Cycle 1751: SCOREBOARD - Core 0 - Reserved Register - warp:243, reg: 14
GPGPU-Sim Cycle 1751: SCOREBOARD - Core 0 - Reserved Register - warp:243, reg: 2
GPGPU-Sim Cycle 1751: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 5
GPGPU-Sim Cycle 1752: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 23
DICE Sim: [WRITEBACK]: cycle 1752, load writeback done for thread 244, reg 23, current load done 977, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1752, constant access from tid 244, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1753, cgra_core 0 executed thread 242 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1753: SCOREBOARD - Core 0 - Release register - warp:242, reg: 14
GPGPU-Sim Cycle 1753: SCOREBOARD - Core 0 - Release register - warp:242, reg: 2
GPGPU-Sim Cycle 1753: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 24
DICE Sim: [WRITEBACK]: cycle 1753, load writeback done for thread 244, reg 24, current load done 978, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1753, constant access from tid 244, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1754: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 15
DICE Sim: [WRITEBACK]: cycle 1754, load writeback done for thread 244, reg 15, current load done 979, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1754, constant access from tid 244, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1755: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 4
DICE Sim: [WRITEBACK]: cycle 1755, load writeback done for thread 244, reg 4, current load done 980, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1755, constant access from tid 244, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1755, operands ready of thread 244 for dice block id = 1
GPGPU-Sim Cycle 1755: SCOREBOARD - Core 0 - Reserved Register - warp:244, reg: 14
GPGPU-Sim Cycle 1755: SCOREBOARD - Core 0 - Reserved Register - warp:244, reg: 2
GPGPU-Sim Cycle 1755: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 5
GPGPU-Sim Cycle 1756: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 23
DICE Sim: [WRITEBACK]: cycle 1756, load writeback done for thread 245, reg 23, current load done 981, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1756, constant access from tid 245, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1757, cgra_core 0 executed thread 243 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1757: SCOREBOARD - Core 0 - Release register - warp:243, reg: 14
GPGPU-Sim Cycle 1757: SCOREBOARD - Core 0 - Release register - warp:243, reg: 2
GPGPU-Sim Cycle 1757: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 24
DICE Sim: [WRITEBACK]: cycle 1757, load writeback done for thread 245, reg 24, current load done 982, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1757, constant access from tid 245, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1758: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 15
DICE Sim: [WRITEBACK]: cycle 1758, load writeback done for thread 245, reg 15, current load done 983, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1758, constant access from tid 245, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1759: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 4
DICE Sim: [WRITEBACK]: cycle 1759, load writeback done for thread 245, reg 4, current load done 984, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1759, constant access from tid 245, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1759, operands ready of thread 245 for dice block id = 1
GPGPU-Sim Cycle 1759: SCOREBOARD - Core 0 - Reserved Register - warp:245, reg: 14
GPGPU-Sim Cycle 1759: SCOREBOARD - Core 0 - Reserved Register - warp:245, reg: 2
GPGPU-Sim Cycle 1759: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 5
GPGPU-Sim Cycle 1760: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 23
DICE Sim: [WRITEBACK]: cycle 1760, load writeback done for thread 246, reg 23, current load done 985, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1760, constant access from tid 246, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1761, cgra_core 0 executed thread 244 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1761: SCOREBOARD - Core 0 - Release register - warp:244, reg: 14
GPGPU-Sim Cycle 1761: SCOREBOARD - Core 0 - Release register - warp:244, reg: 2
GPGPU-Sim Cycle 1761: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 24
DICE Sim: [WRITEBACK]: cycle 1761, load writeback done for thread 246, reg 24, current load done 986, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1761, constant access from tid 246, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1762: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 15
DICE Sim: [WRITEBACK]: cycle 1762, load writeback done for thread 246, reg 15, current load done 987, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1762, constant access from tid 246, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1763: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 4
DICE Sim: [WRITEBACK]: cycle 1763, load writeback done for thread 246, reg 4, current load done 988, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1763, constant access from tid 246, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1763, operands ready of thread 246 for dice block id = 1
GPGPU-Sim Cycle 1763: SCOREBOARD - Core 0 - Reserved Register - warp:246, reg: 14
GPGPU-Sim Cycle 1763: SCOREBOARD - Core 0 - Reserved Register - warp:246, reg: 2
GPGPU-Sim Cycle 1763: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 5
GPGPU-Sim Cycle 1764: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 23
DICE Sim: [WRITEBACK]: cycle 1764, load writeback done for thread 247, reg 23, current load done 989, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1764, constant access from tid 247, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1765, cgra_core 0 executed thread 245 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1765: SCOREBOARD - Core 0 - Release register - warp:245, reg: 14
GPGPU-Sim Cycle 1765: SCOREBOARD - Core 0 - Release register - warp:245, reg: 2
GPGPU-Sim Cycle 1765: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 24
DICE Sim: [WRITEBACK]: cycle 1765, load writeback done for thread 247, reg 24, current load done 990, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1765, constant access from tid 247, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1766: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 15
DICE Sim: [WRITEBACK]: cycle 1766, load writeback done for thread 247, reg 15, current load done 991, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1766, constant access from tid 247, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1767: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 4
DICE Sim: [WRITEBACK]: cycle 1767, load writeback done for thread 247, reg 4, current load done 992, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1767, constant access from tid 247, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1767, operands ready of thread 247 for dice block id = 1
GPGPU-Sim Cycle 1767: SCOREBOARD - Core 0 - Reserved Register - warp:247, reg: 14
GPGPU-Sim Cycle 1767: SCOREBOARD - Core 0 - Reserved Register - warp:247, reg: 2
GPGPU-Sim Cycle 1767: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 5
GPGPU-Sim Cycle 1768: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 23
DICE Sim: [WRITEBACK]: cycle 1768, load writeback done for thread 248, reg 23, current load done 993, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1768, constant access from tid 248, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1769, cgra_core 0 executed thread 246 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1769: SCOREBOARD - Core 0 - Release register - warp:246, reg: 14
GPGPU-Sim Cycle 1769: SCOREBOARD - Core 0 - Release register - warp:246, reg: 2
GPGPU-Sim Cycle 1769: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 24
DICE Sim: [WRITEBACK]: cycle 1769, load writeback done for thread 248, reg 24, current load done 994, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1769, constant access from tid 248, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1770: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 15
DICE Sim: [WRITEBACK]: cycle 1770, load writeback done for thread 248, reg 15, current load done 995, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1770, constant access from tid 248, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1771: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 4
DICE Sim: [WRITEBACK]: cycle 1771, load writeback done for thread 248, reg 4, current load done 996, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1771, constant access from tid 248, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1771, operands ready of thread 248 for dice block id = 1
GPGPU-Sim Cycle 1771: SCOREBOARD - Core 0 - Reserved Register - warp:248, reg: 14
GPGPU-Sim Cycle 1771: SCOREBOARD - Core 0 - Reserved Register - warp:248, reg: 2
GPGPU-Sim Cycle 1771: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 5
GPGPU-Sim Cycle 1772: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 23
DICE Sim: [WRITEBACK]: cycle 1772, load writeback done for thread 249, reg 23, current load done 997, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1772, constant access from tid 249, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1773, cgra_core 0 executed thread 247 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1773: SCOREBOARD - Core 0 - Release register - warp:247, reg: 14
GPGPU-Sim Cycle 1773: SCOREBOARD - Core 0 - Release register - warp:247, reg: 2
GPGPU-Sim Cycle 1773: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 24
DICE Sim: [WRITEBACK]: cycle 1773, load writeback done for thread 249, reg 24, current load done 998, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1773, constant access from tid 249, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1774: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 15
DICE Sim: [WRITEBACK]: cycle 1774, load writeback done for thread 249, reg 15, current load done 999, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1774, constant access from tid 249, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1775: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 4
DICE Sim: [WRITEBACK]: cycle 1775, load writeback done for thread 249, reg 4, current load done 1000, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1775, constant access from tid 249, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1775, operands ready of thread 249 for dice block id = 1
GPGPU-Sim Cycle 1775: SCOREBOARD - Core 0 - Reserved Register - warp:249, reg: 14
GPGPU-Sim Cycle 1775: SCOREBOARD - Core 0 - Reserved Register - warp:249, reg: 2
GPGPU-Sim Cycle 1775: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 5
GPGPU-Sim Cycle 1776: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 23
DICE Sim: [WRITEBACK]: cycle 1776, load writeback done for thread 250, reg 23, current load done 1001, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1776, constant access from tid 250, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1777, cgra_core 0 executed thread 248 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1777: SCOREBOARD - Core 0 - Release register - warp:248, reg: 14
GPGPU-Sim Cycle 1777: SCOREBOARD - Core 0 - Release register - warp:248, reg: 2
GPGPU-Sim Cycle 1777: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 24
DICE Sim: [WRITEBACK]: cycle 1777, load writeback done for thread 250, reg 24, current load done 1002, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1777, constant access from tid 250, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1778: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 15
DICE Sim: [WRITEBACK]: cycle 1778, load writeback done for thread 250, reg 15, current load done 1003, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1778, constant access from tid 250, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1779: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 4
DICE Sim: [WRITEBACK]: cycle 1779, load writeback done for thread 250, reg 4, current load done 1004, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1779, constant access from tid 250, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1779, operands ready of thread 250 for dice block id = 1
GPGPU-Sim Cycle 1779: SCOREBOARD - Core 0 - Reserved Register - warp:250, reg: 14
GPGPU-Sim Cycle 1779: SCOREBOARD - Core 0 - Reserved Register - warp:250, reg: 2
GPGPU-Sim Cycle 1779: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 5
GPGPU-Sim Cycle 1780: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 23
DICE Sim: [WRITEBACK]: cycle 1780, load writeback done for thread 251, reg 23, current load done 1005, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1780, constant access from tid 251, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1781, cgra_core 0 executed thread 249 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1781: SCOREBOARD - Core 0 - Release register - warp:249, reg: 14
GPGPU-Sim Cycle 1781: SCOREBOARD - Core 0 - Release register - warp:249, reg: 2
GPGPU-Sim Cycle 1781: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 24
DICE Sim: [WRITEBACK]: cycle 1781, load writeback done for thread 251, reg 24, current load done 1006, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1781, constant access from tid 251, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1782: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 15
DICE Sim: [WRITEBACK]: cycle 1782, load writeback done for thread 251, reg 15, current load done 1007, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1782, constant access from tid 251, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1783: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 4
DICE Sim: [WRITEBACK]: cycle 1783, load writeback done for thread 251, reg 4, current load done 1008, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1783, constant access from tid 251, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1783, operands ready of thread 251 for dice block id = 1
GPGPU-Sim Cycle 1783: SCOREBOARD - Core 0 - Reserved Register - warp:251, reg: 14
GPGPU-Sim Cycle 1783: SCOREBOARD - Core 0 - Reserved Register - warp:251, reg: 2
GPGPU-Sim Cycle 1783: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 5
GPGPU-Sim Cycle 1784: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 23
DICE Sim: [WRITEBACK]: cycle 1784, load writeback done for thread 252, reg 23, current load done 1009, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1784, constant access from tid 252, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1785, cgra_core 0 executed thread 250 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1785: SCOREBOARD - Core 0 - Release register - warp:250, reg: 14
GPGPU-Sim Cycle 1785: SCOREBOARD - Core 0 - Release register - warp:250, reg: 2
GPGPU-Sim Cycle 1785: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 24
DICE Sim: [WRITEBACK]: cycle 1785, load writeback done for thread 252, reg 24, current load done 1010, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1785, constant access from tid 252, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1786: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 15
DICE Sim: [WRITEBACK]: cycle 1786, load writeback done for thread 252, reg 15, current load done 1011, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1786, constant access from tid 252, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1787: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 4
DICE Sim: [WRITEBACK]: cycle 1787, load writeback done for thread 252, reg 4, current load done 1012, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1787, constant access from tid 252, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1787, operands ready of thread 252 for dice block id = 1
GPGPU-Sim Cycle 1787: SCOREBOARD - Core 0 - Reserved Register - warp:252, reg: 14
GPGPU-Sim Cycle 1787: SCOREBOARD - Core 0 - Reserved Register - warp:252, reg: 2
GPGPU-Sim Cycle 1787: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 5
GPGPU-Sim Cycle 1788: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 23
DICE Sim: [WRITEBACK]: cycle 1788, load writeback done for thread 253, reg 23, current load done 1013, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1788, constant access from tid 253, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1789, cgra_core 0 executed thread 251 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1789: SCOREBOARD - Core 0 - Release register - warp:251, reg: 14
GPGPU-Sim Cycle 1789: SCOREBOARD - Core 0 - Release register - warp:251, reg: 2
GPGPU-Sim Cycle 1789: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 24
DICE Sim: [WRITEBACK]: cycle 1789, load writeback done for thread 253, reg 24, current load done 1014, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1789, constant access from tid 253, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1790: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 15
DICE Sim: [WRITEBACK]: cycle 1790, load writeback done for thread 253, reg 15, current load done 1015, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1790, constant access from tid 253, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1791: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 4
DICE Sim: [WRITEBACK]: cycle 1791, load writeback done for thread 253, reg 4, current load done 1016, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1791, constant access from tid 253, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1791, operands ready of thread 253 for dice block id = 1
GPGPU-Sim Cycle 1791: SCOREBOARD - Core 0 - Reserved Register - warp:253, reg: 14
GPGPU-Sim Cycle 1791: SCOREBOARD - Core 0 - Reserved Register - warp:253, reg: 2
GPGPU-Sim Cycle 1791: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 5
GPGPU-Sim Cycle 1792: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 23
DICE Sim: [WRITEBACK]: cycle 1792, load writeback done for thread 254, reg 23, current load done 1017, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1792, constant access from tid 254, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1793, cgra_core 0 executed thread 252 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1793: SCOREBOARD - Core 0 - Release register - warp:252, reg: 14
GPGPU-Sim Cycle 1793: SCOREBOARD - Core 0 - Release register - warp:252, reg: 2
GPGPU-Sim Cycle 1793: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 24
DICE Sim: [WRITEBACK]: cycle 1793, load writeback done for thread 254, reg 24, current load done 1018, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1793, constant access from tid 254, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1794: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 15
DICE Sim: [WRITEBACK]: cycle 1794, load writeback done for thread 254, reg 15, current load done 1019, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1794, constant access from tid 254, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1795: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 4
DICE Sim: [WRITEBACK]: cycle 1795, load writeback done for thread 254, reg 4, current load done 1020, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1795, constant access from tid 254, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1795, operands ready of thread 254 for dice block id = 1
GPGPU-Sim Cycle 1795: SCOREBOARD - Core 0 - Reserved Register - warp:254, reg: 14
GPGPU-Sim Cycle 1795: SCOREBOARD - Core 0 - Reserved Register - warp:254, reg: 2
GPGPU-Sim Cycle 1795: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 5
GPGPU-Sim Cycle 1796: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 23
DICE Sim: [WRITEBACK]: cycle 1796, load writeback done for thread 255, reg 23, current load done 1021, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1796, constant access from tid 255, addr = 0x0000, block = 0, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1797, cgra_core 0 executed thread 253 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1797: SCOREBOARD - Core 0 - Release register - warp:253, reg: 14
GPGPU-Sim Cycle 1797: SCOREBOARD - Core 0 - Release register - warp:253, reg: 2
GPGPU-Sim Cycle 1797: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 24
DICE Sim: [WRITEBACK]: cycle 1797, load writeback done for thread 255, reg 24, current load done 1022, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1797, constant access from tid 255, addr = 0x0008, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1798: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 15
DICE Sim: [WRITEBACK]: cycle 1798, load writeback done for thread 255, reg 15, current load done 1023, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1798, constant access from tid 255, addr = 0x0010, block = 0, status = NO_RC_FAIL
GPGPU-Sim Cycle 1799: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 4
DICE Sim: [WRITEBACK]: cycle 1799, load writeback done for thread 255, reg 4, current load done 1024, need totoal 1024
DICE Sim uArch: [LDST_UNIT]: cycle 1799, constant access from tid 255, addr = 0x0014, block = 0, status = NO_RC_FAIL
DICE Sim uArch [DISPATCHER]: cycle 1799, operands ready of thread 255 for dice block id = 1
GPGPU-Sim Cycle 1799: SCOREBOARD - Core 0 - Reserved Register - warp:255, reg: 14
GPGPU-Sim Cycle 1799: SCOREBOARD - Core 0 - Reserved Register - warp:255, reg: 2
GPGPU-Sim Cycle 1799: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 5
DICE Sim uArch [DISPATCH_END]: Cycle 1799, Block=1
DICE Sim uArch [WRITEBACK_END]: Cycle 1800, Block=0
GPGPU-Sim Cycle 1800: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 5
DICE Sim: [WRITEBACK]: cycle 1800, load writeback done for thread 0, reg 5, current load done 1, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1800, constant access from tid 0, addr = 0x0018, block = 1, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1801, cgra_core 0 executed thread 254 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 2
GPGPU-Sim Cycle 1801: SCOREBOARD - Core 0 - Release register - warp:254, reg: 14
GPGPU-Sim Cycle 1801: SCOREBOARD - Core 0 - Release register - warp:254, reg: 2
GPGPU-Sim Cycle 1801: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 5
DICE Sim: [WRITEBACK]: cycle 1801, load writeback done for thread 1, reg 5, current load done 2, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1801, constant access from tid 1, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1802: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 5
DICE Sim: [WRITEBACK]: cycle 1802, load writeback done for thread 2, reg 5, current load done 3, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1802, constant access from tid 2, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1803: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 5
DICE Sim: [WRITEBACK]: cycle 1803, load writeback done for thread 3, reg 5, current load done 4, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1803, constant access from tid 3, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1804: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 5
DICE Sim: [WRITEBACK]: cycle 1804, load writeback done for thread 4, reg 5, current load done 5, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1804, constant access from tid 4, addr = 0x0018, block = 1, status = NO_RC_FAIL
DICE-Sim Functional: cycle 1805, cgra_core 0 executed thread 255 run dice-block 1
DICE-Sim uArch:  push_ld_request, port = 0, credit = 5
GPGPU-Sim Cycle 1805: SCOREBOARD - Core 0 - Release register - warp:255, reg: 14
GPGPU-Sim Cycle 1805: SCOREBOARD - Core 0 - Release register - warp:255, reg: 2
GPGPU-Sim Cycle 1805: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 5
DICE Sim: [WRITEBACK]: cycle 1805, load writeback done for thread 5, reg 5, current load done 6, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1805, constant access from tid 5, addr = 0x0018, block = 1, status = NO_RC_FAIL
DICE Sim uArch [CGRA_EXECU_END]: Cycle 1805, Block=1
DICE Sim uArch [WRITEBACK_START]: Cycle 1806, Block=1
GPGPU-Sim Cycle 1806: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 5
DICE Sim: [WRITEBACK]: cycle 1806, load writeback done for thread 6, reg 5, current load done 7, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1806, constant access from tid 6, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1807: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 5
DICE Sim: [WRITEBACK]: cycle 1807, load writeback done for thread 7, reg 5, current load done 8, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1807, constant access from tid 7, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1808: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 5
DICE Sim: [WRITEBACK]: cycle 1808, load writeback done for thread 8, reg 5, current load done 9, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1808, constant access from tid 8, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1809: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 5
DICE Sim: [WRITEBACK]: cycle 1809, load writeback done for thread 9, reg 5, current load done 10, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1809, constant access from tid 9, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1810: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 5
DICE Sim: [WRITEBACK]: cycle 1810, load writeback done for thread 10, reg 5, current load done 11, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1810, constant access from tid 10, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1811: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 5
DICE Sim: [WRITEBACK]: cycle 1811, load writeback done for thread 11, reg 5, current load done 12, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1811, constant access from tid 11, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1812: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 5
DICE Sim: [WRITEBACK]: cycle 1812, load writeback done for thread 12, reg 5, current load done 13, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1812, constant access from tid 12, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1813: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 5
DICE Sim: [WRITEBACK]: cycle 1813, load writeback done for thread 13, reg 5, current load done 14, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1813, constant access from tid 13, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1814: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 5
DICE Sim: [WRITEBACK]: cycle 1814, load writeback done for thread 14, reg 5, current load done 15, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1814, constant access from tid 14, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1815: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 5
DICE Sim: [WRITEBACK]: cycle 1815, load writeback done for thread 15, reg 5, current load done 16, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1815, constant access from tid 15, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1816: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 5
DICE Sim: [WRITEBACK]: cycle 1816, load writeback done for thread 16, reg 5, current load done 17, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1816, constant access from tid 16, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1817: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 5
DICE Sim: [WRITEBACK]: cycle 1817, load writeback done for thread 17, reg 5, current load done 18, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1817, constant access from tid 17, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1818: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 5
DICE Sim: [WRITEBACK]: cycle 1818, load writeback done for thread 18, reg 5, current load done 19, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1818, constant access from tid 18, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1819: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 5
DICE Sim: [WRITEBACK]: cycle 1819, load writeback done for thread 19, reg 5, current load done 20, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1819, constant access from tid 19, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1820: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 5
DICE Sim: [WRITEBACK]: cycle 1820, load writeback done for thread 20, reg 5, current load done 21, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1820, constant access from tid 20, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1821: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 5
DICE Sim: [WRITEBACK]: cycle 1821, load writeback done for thread 21, reg 5, current load done 22, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1821, constant access from tid 21, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1822: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 5
DICE Sim: [WRITEBACK]: cycle 1822, load writeback done for thread 22, reg 5, current load done 23, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1822, constant access from tid 22, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1823: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 5
DICE Sim: [WRITEBACK]: cycle 1823, load writeback done for thread 23, reg 5, current load done 24, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1823, constant access from tid 23, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1824: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 5
DICE Sim: [WRITEBACK]: cycle 1824, load writeback done for thread 24, reg 5, current load done 25, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1824, constant access from tid 24, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1825: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 5
DICE Sim: [WRITEBACK]: cycle 1825, load writeback done for thread 25, reg 5, current load done 26, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1825, constant access from tid 25, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1826: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 5
DICE Sim: [WRITEBACK]: cycle 1826, load writeback done for thread 26, reg 5, current load done 27, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1826, constant access from tid 26, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1827: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 5
DICE Sim: [WRITEBACK]: cycle 1827, load writeback done for thread 27, reg 5, current load done 28, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1827, constant access from tid 27, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1828: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 5
DICE Sim: [WRITEBACK]: cycle 1828, load writeback done for thread 28, reg 5, current load done 29, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1828, constant access from tid 28, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1829: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 5
DICE Sim: [WRITEBACK]: cycle 1829, load writeback done for thread 29, reg 5, current load done 30, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1829, constant access from tid 29, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1830: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 5
DICE Sim: [WRITEBACK]: cycle 1830, load writeback done for thread 30, reg 5, current load done 31, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1830, constant access from tid 30, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1831: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 5
DICE Sim: [WRITEBACK]: cycle 1831, load writeback done for thread 31, reg 5, current load done 32, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1831, constant access from tid 31, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1832: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 5
DICE Sim: [WRITEBACK]: cycle 1832, load writeback done for thread 32, reg 5, current load done 33, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1832, constant access from tid 32, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1833: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 5
DICE Sim: [WRITEBACK]: cycle 1833, load writeback done for thread 33, reg 5, current load done 34, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1833, constant access from tid 33, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1834: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 5
DICE Sim: [WRITEBACK]: cycle 1834, load writeback done for thread 34, reg 5, current load done 35, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1834, constant access from tid 34, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1835: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 5
DICE Sim: [WRITEBACK]: cycle 1835, load writeback done for thread 35, reg 5, current load done 36, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1835, constant access from tid 35, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1836: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 5
DICE Sim: [WRITEBACK]: cycle 1836, load writeback done for thread 36, reg 5, current load done 37, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1836, constant access from tid 36, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1837: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 5
DICE Sim: [WRITEBACK]: cycle 1837, load writeback done for thread 37, reg 5, current load done 38, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1837, constant access from tid 37, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1838: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 5
DICE Sim: [WRITEBACK]: cycle 1838, load writeback done for thread 38, reg 5, current load done 39, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1838, constant access from tid 38, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1839: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 5
DICE Sim: [WRITEBACK]: cycle 1839, load writeback done for thread 39, reg 5, current load done 40, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1839, constant access from tid 39, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1840: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 5
DICE Sim: [WRITEBACK]: cycle 1840, load writeback done for thread 40, reg 5, current load done 41, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1840, constant access from tid 40, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1841: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 5
DICE Sim: [WRITEBACK]: cycle 1841, load writeback done for thread 41, reg 5, current load done 42, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1841, constant access from tid 41, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1842: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 5
DICE Sim: [WRITEBACK]: cycle 1842, load writeback done for thread 42, reg 5, current load done 43, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1842, constant access from tid 42, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1843: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 5
DICE Sim: [WRITEBACK]: cycle 1843, load writeback done for thread 43, reg 5, current load done 44, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1843, constant access from tid 43, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1844: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 5
DICE Sim: [WRITEBACK]: cycle 1844, load writeback done for thread 44, reg 5, current load done 45, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1844, constant access from tid 44, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1845: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 5
DICE Sim: [WRITEBACK]: cycle 1845, load writeback done for thread 45, reg 5, current load done 46, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1845, constant access from tid 45, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1846: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 5
DICE Sim: [WRITEBACK]: cycle 1846, load writeback done for thread 46, reg 5, current load done 47, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1846, constant access from tid 46, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1847: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 5
DICE Sim: [WRITEBACK]: cycle 1847, load writeback done for thread 47, reg 5, current load done 48, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1847, constant access from tid 47, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1848: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 5
DICE Sim: [WRITEBACK]: cycle 1848, load writeback done for thread 48, reg 5, current load done 49, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1848, constant access from tid 48, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1849: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 5
DICE Sim: [WRITEBACK]: cycle 1849, load writeback done for thread 49, reg 5, current load done 50, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1849, constant access from tid 49, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1850: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 5
DICE Sim: [WRITEBACK]: cycle 1850, load writeback done for thread 50, reg 5, current load done 51, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1850, constant access from tid 50, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1851: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 5
DICE Sim: [WRITEBACK]: cycle 1851, load writeback done for thread 51, reg 5, current load done 52, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1851, constant access from tid 51, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1852: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 5
DICE Sim: [WRITEBACK]: cycle 1852, load writeback done for thread 52, reg 5, current load done 53, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1852, constant access from tid 52, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1853: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 5
DICE Sim: [WRITEBACK]: cycle 1853, load writeback done for thread 53, reg 5, current load done 54, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1853, constant access from tid 53, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1854: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 5
DICE Sim: [WRITEBACK]: cycle 1854, load writeback done for thread 54, reg 5, current load done 55, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1854, constant access from tid 54, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1855: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 5
DICE Sim: [WRITEBACK]: cycle 1855, load writeback done for thread 55, reg 5, current load done 56, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1855, constant access from tid 55, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1856: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 5
DICE Sim: [WRITEBACK]: cycle 1856, load writeback done for thread 56, reg 5, current load done 57, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1856, constant access from tid 56, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1857: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 5
DICE Sim: [WRITEBACK]: cycle 1857, load writeback done for thread 57, reg 5, current load done 58, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1857, constant access from tid 57, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1858: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 5
DICE Sim: [WRITEBACK]: cycle 1858, load writeback done for thread 58, reg 5, current load done 59, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1858, constant access from tid 58, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1859: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 5
DICE Sim: [WRITEBACK]: cycle 1859, load writeback done for thread 59, reg 5, current load done 60, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1859, constant access from tid 59, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1860: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 5
DICE Sim: [WRITEBACK]: cycle 1860, load writeback done for thread 60, reg 5, current load done 61, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1860, constant access from tid 60, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1861: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 5
DICE Sim: [WRITEBACK]: cycle 1861, load writeback done for thread 61, reg 5, current load done 62, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1861, constant access from tid 61, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1862: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 5
DICE Sim: [WRITEBACK]: cycle 1862, load writeback done for thread 62, reg 5, current load done 63, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1862, constant access from tid 62, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1863: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 5
DICE Sim: [WRITEBACK]: cycle 1863, load writeback done for thread 63, reg 5, current load done 64, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1863, constant access from tid 63, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1864: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 5
DICE Sim: [WRITEBACK]: cycle 1864, load writeback done for thread 64, reg 5, current load done 65, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1864, constant access from tid 64, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1865: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 5
DICE Sim: [WRITEBACK]: cycle 1865, load writeback done for thread 65, reg 5, current load done 66, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1865, constant access from tid 65, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1866: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 5
DICE Sim: [WRITEBACK]: cycle 1866, load writeback done for thread 66, reg 5, current load done 67, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1866, constant access from tid 66, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1867: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 5
DICE Sim: [WRITEBACK]: cycle 1867, load writeback done for thread 67, reg 5, current load done 68, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1867, constant access from tid 67, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1868: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 5
DICE Sim: [WRITEBACK]: cycle 1868, load writeback done for thread 68, reg 5, current load done 69, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1868, constant access from tid 68, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1869: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 5
DICE Sim: [WRITEBACK]: cycle 1869, load writeback done for thread 69, reg 5, current load done 70, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1869, constant access from tid 69, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1870: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 5
DICE Sim: [WRITEBACK]: cycle 1870, load writeback done for thread 70, reg 5, current load done 71, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1870, constant access from tid 70, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1871: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 5
DICE Sim: [WRITEBACK]: cycle 1871, load writeback done for thread 71, reg 5, current load done 72, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1871, constant access from tid 71, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1872: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 5
DICE Sim: [WRITEBACK]: cycle 1872, load writeback done for thread 72, reg 5, current load done 73, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1872, constant access from tid 72, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1873: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 5
DICE Sim: [WRITEBACK]: cycle 1873, load writeback done for thread 73, reg 5, current load done 74, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1873, constant access from tid 73, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1874: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 5
DICE Sim: [WRITEBACK]: cycle 1874, load writeback done for thread 74, reg 5, current load done 75, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1874, constant access from tid 74, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1875: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 5
DICE Sim: [WRITEBACK]: cycle 1875, load writeback done for thread 75, reg 5, current load done 76, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1875, constant access from tid 75, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1876: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 5
DICE Sim: [WRITEBACK]: cycle 1876, load writeback done for thread 76, reg 5, current load done 77, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1876, constant access from tid 76, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1877: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 5
DICE Sim: [WRITEBACK]: cycle 1877, load writeback done for thread 77, reg 5, current load done 78, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1877, constant access from tid 77, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1878: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 5
DICE Sim: [WRITEBACK]: cycle 1878, load writeback done for thread 78, reg 5, current load done 79, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1878, constant access from tid 78, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1879: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 5
DICE Sim: [WRITEBACK]: cycle 1879, load writeback done for thread 79, reg 5, current load done 80, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1879, constant access from tid 79, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1880: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 5
DICE Sim: [WRITEBACK]: cycle 1880, load writeback done for thread 80, reg 5, current load done 81, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1880, constant access from tid 80, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1881: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 5
DICE Sim: [WRITEBACK]: cycle 1881, load writeback done for thread 81, reg 5, current load done 82, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1881, constant access from tid 81, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1882: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 5
DICE Sim: [WRITEBACK]: cycle 1882, load writeback done for thread 82, reg 5, current load done 83, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1882, constant access from tid 82, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1883: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 5
DICE Sim: [WRITEBACK]: cycle 1883, load writeback done for thread 83, reg 5, current load done 84, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1883, constant access from tid 83, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1884: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 5
DICE Sim: [WRITEBACK]: cycle 1884, load writeback done for thread 84, reg 5, current load done 85, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1884, constant access from tid 84, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1885: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 5
DICE Sim: [WRITEBACK]: cycle 1885, load writeback done for thread 85, reg 5, current load done 86, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1885, constant access from tid 85, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1886: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 5
DICE Sim: [WRITEBACK]: cycle 1886, load writeback done for thread 86, reg 5, current load done 87, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1886, constant access from tid 86, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1887: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 5
DICE Sim: [WRITEBACK]: cycle 1887, load writeback done for thread 87, reg 5, current load done 88, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1887, constant access from tid 87, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1888: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 5
DICE Sim: [WRITEBACK]: cycle 1888, load writeback done for thread 88, reg 5, current load done 89, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1888, constant access from tid 88, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1889: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 5
DICE Sim: [WRITEBACK]: cycle 1889, load writeback done for thread 89, reg 5, current load done 90, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1889, constant access from tid 89, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1890: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 5
DICE Sim: [WRITEBACK]: cycle 1890, load writeback done for thread 90, reg 5, current load done 91, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1890, constant access from tid 90, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1891: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 5
DICE Sim: [WRITEBACK]: cycle 1891, load writeback done for thread 91, reg 5, current load done 92, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1891, constant access from tid 91, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1892: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 5
DICE Sim: [WRITEBACK]: cycle 1892, load writeback done for thread 92, reg 5, current load done 93, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1892, constant access from tid 92, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1893: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 5
DICE Sim: [WRITEBACK]: cycle 1893, load writeback done for thread 93, reg 5, current load done 94, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1893, constant access from tid 93, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1894: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 5
DICE Sim: [WRITEBACK]: cycle 1894, load writeback done for thread 94, reg 5, current load done 95, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1894, constant access from tid 94, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1895: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 5
DICE Sim: [WRITEBACK]: cycle 1895, load writeback done for thread 95, reg 5, current load done 96, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1895, constant access from tid 95, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1896: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 5
DICE Sim: [WRITEBACK]: cycle 1896, load writeback done for thread 96, reg 5, current load done 97, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1896, constant access from tid 96, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1897: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 5
DICE Sim: [WRITEBACK]: cycle 1897, load writeback done for thread 97, reg 5, current load done 98, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1897, constant access from tid 97, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1898: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 5
DICE Sim: [WRITEBACK]: cycle 1898, load writeback done for thread 98, reg 5, current load done 99, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1898, constant access from tid 98, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1899: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 5
DICE Sim: [WRITEBACK]: cycle 1899, load writeback done for thread 99, reg 5, current load done 100, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1899, constant access from tid 99, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1900: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 5
DICE Sim: [WRITEBACK]: cycle 1900, load writeback done for thread 100, reg 5, current load done 101, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1900, constant access from tid 100, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1901: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 5
DICE Sim: [WRITEBACK]: cycle 1901, load writeback done for thread 101, reg 5, current load done 102, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1901, constant access from tid 101, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1902: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 5
DICE Sim: [WRITEBACK]: cycle 1902, load writeback done for thread 102, reg 5, current load done 103, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1902, constant access from tid 102, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1903: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 5
DICE Sim: [WRITEBACK]: cycle 1903, load writeback done for thread 103, reg 5, current load done 104, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1903, constant access from tid 103, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1904: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 5
DICE Sim: [WRITEBACK]: cycle 1904, load writeback done for thread 104, reg 5, current load done 105, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1904, constant access from tid 104, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1905: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 5
DICE Sim: [WRITEBACK]: cycle 1905, load writeback done for thread 105, reg 5, current load done 106, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1905, constant access from tid 105, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1906: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 5
DICE Sim: [WRITEBACK]: cycle 1906, load writeback done for thread 106, reg 5, current load done 107, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1906, constant access from tid 106, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1907: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 5
DICE Sim: [WRITEBACK]: cycle 1907, load writeback done for thread 107, reg 5, current load done 108, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1907, constant access from tid 107, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1908: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 5
DICE Sim: [WRITEBACK]: cycle 1908, load writeback done for thread 108, reg 5, current load done 109, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1908, constant access from tid 108, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1909: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 5
DICE Sim: [WRITEBACK]: cycle 1909, load writeback done for thread 109, reg 5, current load done 110, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1909, constant access from tid 109, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1910: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 5
DICE Sim: [WRITEBACK]: cycle 1910, load writeback done for thread 110, reg 5, current load done 111, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1910, constant access from tid 110, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1911: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 5
DICE Sim: [WRITEBACK]: cycle 1911, load writeback done for thread 111, reg 5, current load done 112, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1911, constant access from tid 111, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1912: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 5
DICE Sim: [WRITEBACK]: cycle 1912, load writeback done for thread 112, reg 5, current load done 113, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1912, constant access from tid 112, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1913: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 5
DICE Sim: [WRITEBACK]: cycle 1913, load writeback done for thread 113, reg 5, current load done 114, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1913, constant access from tid 113, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1914: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 5
DICE Sim: [WRITEBACK]: cycle 1914, load writeback done for thread 114, reg 5, current load done 115, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1914, constant access from tid 114, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1915: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 5
DICE Sim: [WRITEBACK]: cycle 1915, load writeback done for thread 115, reg 5, current load done 116, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1915, constant access from tid 115, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1916: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 5
DICE Sim: [WRITEBACK]: cycle 1916, load writeback done for thread 116, reg 5, current load done 117, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1916, constant access from tid 116, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1917: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 5
DICE Sim: [WRITEBACK]: cycle 1917, load writeback done for thread 117, reg 5, current load done 118, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1917, constant access from tid 117, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1918: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 5
DICE Sim: [WRITEBACK]: cycle 1918, load writeback done for thread 118, reg 5, current load done 119, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1918, constant access from tid 118, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1919: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 5
DICE Sim: [WRITEBACK]: cycle 1919, load writeback done for thread 119, reg 5, current load done 120, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1919, constant access from tid 119, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1920: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 5
DICE Sim: [WRITEBACK]: cycle 1920, load writeback done for thread 120, reg 5, current load done 121, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1920, constant access from tid 120, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1921: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 5
DICE Sim: [WRITEBACK]: cycle 1921, load writeback done for thread 121, reg 5, current load done 122, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1921, constant access from tid 121, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1922: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 5
DICE Sim: [WRITEBACK]: cycle 1922, load writeback done for thread 122, reg 5, current load done 123, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1922, constant access from tid 122, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1923: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 5
DICE Sim: [WRITEBACK]: cycle 1923, load writeback done for thread 123, reg 5, current load done 124, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1923, constant access from tid 123, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1924: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 5
DICE Sim: [WRITEBACK]: cycle 1924, load writeback done for thread 124, reg 5, current load done 125, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1924, constant access from tid 124, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1925: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 5
DICE Sim: [WRITEBACK]: cycle 1925, load writeback done for thread 125, reg 5, current load done 126, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1925, constant access from tid 125, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1926: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 5
DICE Sim: [WRITEBACK]: cycle 1926, load writeback done for thread 126, reg 5, current load done 127, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1926, constant access from tid 126, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1927: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 5
DICE Sim: [WRITEBACK]: cycle 1927, load writeback done for thread 127, reg 5, current load done 128, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1927, constant access from tid 127, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1928: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 5
DICE Sim: [WRITEBACK]: cycle 1928, load writeback done for thread 128, reg 5, current load done 129, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1928, constant access from tid 128, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1929: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 5
DICE Sim: [WRITEBACK]: cycle 1929, load writeback done for thread 129, reg 5, current load done 130, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1929, constant access from tid 129, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1930: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 5
DICE Sim: [WRITEBACK]: cycle 1930, load writeback done for thread 130, reg 5, current load done 131, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1930, constant access from tid 130, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1931: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 5
DICE Sim: [WRITEBACK]: cycle 1931, load writeback done for thread 131, reg 5, current load done 132, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1931, constant access from tid 131, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1932: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 5
DICE Sim: [WRITEBACK]: cycle 1932, load writeback done for thread 132, reg 5, current load done 133, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1932, constant access from tid 132, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1933: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 5
DICE Sim: [WRITEBACK]: cycle 1933, load writeback done for thread 133, reg 5, current load done 134, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1933, constant access from tid 133, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1934: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 5
DICE Sim: [WRITEBACK]: cycle 1934, load writeback done for thread 134, reg 5, current load done 135, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1934, constant access from tid 134, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1935: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 5
DICE Sim: [WRITEBACK]: cycle 1935, load writeback done for thread 135, reg 5, current load done 136, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1935, constant access from tid 135, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1936: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 5
DICE Sim: [WRITEBACK]: cycle 1936, load writeback done for thread 136, reg 5, current load done 137, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1936, constant access from tid 136, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1937: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 5
DICE Sim: [WRITEBACK]: cycle 1937, load writeback done for thread 137, reg 5, current load done 138, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1937, constant access from tid 137, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1938: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 5
DICE Sim: [WRITEBACK]: cycle 1938, load writeback done for thread 138, reg 5, current load done 139, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1938, constant access from tid 138, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1939: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 5
DICE Sim: [WRITEBACK]: cycle 1939, load writeback done for thread 139, reg 5, current load done 140, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1939, constant access from tid 139, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1940: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 5
DICE Sim: [WRITEBACK]: cycle 1940, load writeback done for thread 140, reg 5, current load done 141, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1940, constant access from tid 140, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1941: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 5
DICE Sim: [WRITEBACK]: cycle 1941, load writeback done for thread 141, reg 5, current load done 142, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1941, constant access from tid 141, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1942: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 5
DICE Sim: [WRITEBACK]: cycle 1942, load writeback done for thread 142, reg 5, current load done 143, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1942, constant access from tid 142, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1943: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 5
DICE Sim: [WRITEBACK]: cycle 1943, load writeback done for thread 143, reg 5, current load done 144, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1943, constant access from tid 143, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1944: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 5
DICE Sim: [WRITEBACK]: cycle 1944, load writeback done for thread 144, reg 5, current load done 145, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1944, constant access from tid 144, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1945: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 5
DICE Sim: [WRITEBACK]: cycle 1945, load writeback done for thread 145, reg 5, current load done 146, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1945, constant access from tid 145, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1946: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 5
DICE Sim: [WRITEBACK]: cycle 1946, load writeback done for thread 146, reg 5, current load done 147, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1946, constant access from tid 146, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1947: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 5
DICE Sim: [WRITEBACK]: cycle 1947, load writeback done for thread 147, reg 5, current load done 148, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1947, constant access from tid 147, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1948: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 5
DICE Sim: [WRITEBACK]: cycle 1948, load writeback done for thread 148, reg 5, current load done 149, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1948, constant access from tid 148, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1949: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 5
DICE Sim: [WRITEBACK]: cycle 1949, load writeback done for thread 149, reg 5, current load done 150, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1949, constant access from tid 149, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1950: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 5
DICE Sim: [WRITEBACK]: cycle 1950, load writeback done for thread 150, reg 5, current load done 151, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1950, constant access from tid 150, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1951: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 5
DICE Sim: [WRITEBACK]: cycle 1951, load writeback done for thread 151, reg 5, current load done 152, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1951, constant access from tid 151, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1952: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 5
DICE Sim: [WRITEBACK]: cycle 1952, load writeback done for thread 152, reg 5, current load done 153, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1952, constant access from tid 152, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1953: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 5
DICE Sim: [WRITEBACK]: cycle 1953, load writeback done for thread 153, reg 5, current load done 154, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1953, constant access from tid 153, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1954: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 5
DICE Sim: [WRITEBACK]: cycle 1954, load writeback done for thread 154, reg 5, current load done 155, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1954, constant access from tid 154, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1955: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 5
DICE Sim: [WRITEBACK]: cycle 1955, load writeback done for thread 155, reg 5, current load done 156, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1955, constant access from tid 155, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1956: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 5
DICE Sim: [WRITEBACK]: cycle 1956, load writeback done for thread 156, reg 5, current load done 157, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1956, constant access from tid 156, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1957: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 5
DICE Sim: [WRITEBACK]: cycle 1957, load writeback done for thread 157, reg 5, current load done 158, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1957, constant access from tid 157, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1958: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 5
DICE Sim: [WRITEBACK]: cycle 1958, load writeback done for thread 158, reg 5, current load done 159, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1958, constant access from tid 158, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1959: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 5
DICE Sim: [WRITEBACK]: cycle 1959, load writeback done for thread 159, reg 5, current load done 160, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1959, constant access from tid 159, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1960: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 5
DICE Sim: [WRITEBACK]: cycle 1960, load writeback done for thread 160, reg 5, current load done 161, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1960, constant access from tid 160, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1961: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 5
DICE Sim: [WRITEBACK]: cycle 1961, load writeback done for thread 161, reg 5, current load done 162, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1961, constant access from tid 161, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1962: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 5
DICE Sim: [WRITEBACK]: cycle 1962, load writeback done for thread 162, reg 5, current load done 163, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1962, constant access from tid 162, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1963: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 5
DICE Sim: [WRITEBACK]: cycle 1963, load writeback done for thread 163, reg 5, current load done 164, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1963, constant access from tid 163, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1964: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 5
DICE Sim: [WRITEBACK]: cycle 1964, load writeback done for thread 164, reg 5, current load done 165, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1964, constant access from tid 164, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1965: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 5
DICE Sim: [WRITEBACK]: cycle 1965, load writeback done for thread 165, reg 5, current load done 166, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1965, constant access from tid 165, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1966: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 5
DICE Sim: [WRITEBACK]: cycle 1966, load writeback done for thread 166, reg 5, current load done 167, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1966, constant access from tid 166, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1967: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 5
DICE Sim: [WRITEBACK]: cycle 1967, load writeback done for thread 167, reg 5, current load done 168, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1967, constant access from tid 167, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1968: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 5
DICE Sim: [WRITEBACK]: cycle 1968, load writeback done for thread 168, reg 5, current load done 169, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1968, constant access from tid 168, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1969: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 5
DICE Sim: [WRITEBACK]: cycle 1969, load writeback done for thread 169, reg 5, current load done 170, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1969, constant access from tid 169, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1970: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 5
DICE Sim: [WRITEBACK]: cycle 1970, load writeback done for thread 170, reg 5, current load done 171, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1970, constant access from tid 170, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1971: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 5
DICE Sim: [WRITEBACK]: cycle 1971, load writeback done for thread 171, reg 5, current load done 172, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1971, constant access from tid 171, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1972: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 5
DICE Sim: [WRITEBACK]: cycle 1972, load writeback done for thread 172, reg 5, current load done 173, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1972, constant access from tid 172, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1973: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 5
DICE Sim: [WRITEBACK]: cycle 1973, load writeback done for thread 173, reg 5, current load done 174, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1973, constant access from tid 173, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1974: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 5
DICE Sim: [WRITEBACK]: cycle 1974, load writeback done for thread 174, reg 5, current load done 175, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1974, constant access from tid 174, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1975: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 5
DICE Sim: [WRITEBACK]: cycle 1975, load writeback done for thread 175, reg 5, current load done 176, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1975, constant access from tid 175, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1976: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 5
DICE Sim: [WRITEBACK]: cycle 1976, load writeback done for thread 176, reg 5, current load done 177, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1976, constant access from tid 176, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1977: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 5
DICE Sim: [WRITEBACK]: cycle 1977, load writeback done for thread 177, reg 5, current load done 178, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1977, constant access from tid 177, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1978: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 5
DICE Sim: [WRITEBACK]: cycle 1978, load writeback done for thread 178, reg 5, current load done 179, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1978, constant access from tid 178, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1979: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 5
DICE Sim: [WRITEBACK]: cycle 1979, load writeback done for thread 179, reg 5, current load done 180, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1979, constant access from tid 179, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1980: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 5
DICE Sim: [WRITEBACK]: cycle 1980, load writeback done for thread 180, reg 5, current load done 181, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1980, constant access from tid 180, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1981: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 5
DICE Sim: [WRITEBACK]: cycle 1981, load writeback done for thread 181, reg 5, current load done 182, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1981, constant access from tid 181, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1982: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 5
DICE Sim: [WRITEBACK]: cycle 1982, load writeback done for thread 182, reg 5, current load done 183, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1982, constant access from tid 182, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1983: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 5
DICE Sim: [WRITEBACK]: cycle 1983, load writeback done for thread 183, reg 5, current load done 184, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1983, constant access from tid 183, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1984: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 5
DICE Sim: [WRITEBACK]: cycle 1984, load writeback done for thread 184, reg 5, current load done 185, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1984, constant access from tid 184, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1985: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 5
DICE Sim: [WRITEBACK]: cycle 1985, load writeback done for thread 185, reg 5, current load done 186, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1985, constant access from tid 185, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1986: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 5
DICE Sim: [WRITEBACK]: cycle 1986, load writeback done for thread 186, reg 5, current load done 187, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1986, constant access from tid 186, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1987: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 5
DICE Sim: [WRITEBACK]: cycle 1987, load writeback done for thread 187, reg 5, current load done 188, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1987, constant access from tid 187, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1988: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 5
DICE Sim: [WRITEBACK]: cycle 1988, load writeback done for thread 188, reg 5, current load done 189, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1988, constant access from tid 188, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1989: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 5
DICE Sim: [WRITEBACK]: cycle 1989, load writeback done for thread 189, reg 5, current load done 190, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1989, constant access from tid 189, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1990: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 5
DICE Sim: [WRITEBACK]: cycle 1990, load writeback done for thread 190, reg 5, current load done 191, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1990, constant access from tid 190, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1991: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 5
DICE Sim: [WRITEBACK]: cycle 1991, load writeback done for thread 191, reg 5, current load done 192, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1991, constant access from tid 191, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1992: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 5
DICE Sim: [WRITEBACK]: cycle 1992, load writeback done for thread 192, reg 5, current load done 193, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1992, constant access from tid 192, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1993: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 5
DICE Sim: [WRITEBACK]: cycle 1993, load writeback done for thread 193, reg 5, current load done 194, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1993, constant access from tid 193, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1994: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 5
DICE Sim: [WRITEBACK]: cycle 1994, load writeback done for thread 194, reg 5, current load done 195, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1994, constant access from tid 194, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1995: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 5
DICE Sim: [WRITEBACK]: cycle 1995, load writeback done for thread 195, reg 5, current load done 196, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1995, constant access from tid 195, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1996: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 5
DICE Sim: [WRITEBACK]: cycle 1996, load writeback done for thread 196, reg 5, current load done 197, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1996, constant access from tid 196, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1997: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 5
DICE Sim: [WRITEBACK]: cycle 1997, load writeback done for thread 197, reg 5, current load done 198, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1997, constant access from tid 197, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1998: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 5
DICE Sim: [WRITEBACK]: cycle 1998, load writeback done for thread 198, reg 5, current load done 199, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1998, constant access from tid 198, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 1999: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 5
DICE Sim: [WRITEBACK]: cycle 1999, load writeback done for thread 199, reg 5, current load done 200, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 1999, constant access from tid 199, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2000: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 5
DICE Sim: [WRITEBACK]: cycle 2000, load writeback done for thread 200, reg 5, current load done 201, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2000, constant access from tid 200, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2001: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 5
DICE Sim: [WRITEBACK]: cycle 2001, load writeback done for thread 201, reg 5, current load done 202, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2001, constant access from tid 201, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2002: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 5
DICE Sim: [WRITEBACK]: cycle 2002, load writeback done for thread 202, reg 5, current load done 203, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2002, constant access from tid 202, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2003: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 5
DICE Sim: [WRITEBACK]: cycle 2003, load writeback done for thread 203, reg 5, current load done 204, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2003, constant access from tid 203, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2004: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 5
DICE Sim: [WRITEBACK]: cycle 2004, load writeback done for thread 204, reg 5, current load done 205, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2004, constant access from tid 204, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2005: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 5
DICE Sim: [WRITEBACK]: cycle 2005, load writeback done for thread 205, reg 5, current load done 206, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2005, constant access from tid 205, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2006: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 5
DICE Sim: [WRITEBACK]: cycle 2006, load writeback done for thread 206, reg 5, current load done 207, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2006, constant access from tid 206, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2007: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 5
DICE Sim: [WRITEBACK]: cycle 2007, load writeback done for thread 207, reg 5, current load done 208, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2007, constant access from tid 207, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2008: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 5
DICE Sim: [WRITEBACK]: cycle 2008, load writeback done for thread 208, reg 5, current load done 209, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2008, constant access from tid 208, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2009: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 5
DICE Sim: [WRITEBACK]: cycle 2009, load writeback done for thread 209, reg 5, current load done 210, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2009, constant access from tid 209, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2010: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 5
DICE Sim: [WRITEBACK]: cycle 2010, load writeback done for thread 210, reg 5, current load done 211, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2010, constant access from tid 210, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2011: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 5
DICE Sim: [WRITEBACK]: cycle 2011, load writeback done for thread 211, reg 5, current load done 212, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2011, constant access from tid 211, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2012: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 5
DICE Sim: [WRITEBACK]: cycle 2012, load writeback done for thread 212, reg 5, current load done 213, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2012, constant access from tid 212, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2013: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 5
DICE Sim: [WRITEBACK]: cycle 2013, load writeback done for thread 213, reg 5, current load done 214, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2013, constant access from tid 213, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2014: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 5
DICE Sim: [WRITEBACK]: cycle 2014, load writeback done for thread 214, reg 5, current load done 215, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2014, constant access from tid 214, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2015: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 5
DICE Sim: [WRITEBACK]: cycle 2015, load writeback done for thread 215, reg 5, current load done 216, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2015, constant access from tid 215, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2016: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 5
DICE Sim: [WRITEBACK]: cycle 2016, load writeback done for thread 216, reg 5, current load done 217, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2016, constant access from tid 216, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2017: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 5
DICE Sim: [WRITEBACK]: cycle 2017, load writeback done for thread 217, reg 5, current load done 218, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2017, constant access from tid 217, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2018: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 5
DICE Sim: [WRITEBACK]: cycle 2018, load writeback done for thread 218, reg 5, current load done 219, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2018, constant access from tid 218, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2019: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 5
DICE Sim: [WRITEBACK]: cycle 2019, load writeback done for thread 219, reg 5, current load done 220, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2019, constant access from tid 219, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2020: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 5
DICE Sim: [WRITEBACK]: cycle 2020, load writeback done for thread 220, reg 5, current load done 221, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2020, constant access from tid 220, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2021: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 5
DICE Sim: [WRITEBACK]: cycle 2021, load writeback done for thread 221, reg 5, current load done 222, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2021, constant access from tid 221, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2022: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 5
DICE Sim: [WRITEBACK]: cycle 2022, load writeback done for thread 222, reg 5, current load done 223, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2022, constant access from tid 222, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2023: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 5
DICE Sim: [WRITEBACK]: cycle 2023, load writeback done for thread 223, reg 5, current load done 224, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2023, constant access from tid 223, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2024: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 5
DICE Sim: [WRITEBACK]: cycle 2024, load writeback done for thread 224, reg 5, current load done 225, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2024, constant access from tid 224, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2025: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 5
DICE Sim: [WRITEBACK]: cycle 2025, load writeback done for thread 225, reg 5, current load done 226, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2025, constant access from tid 225, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2026: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 5
DICE Sim: [WRITEBACK]: cycle 2026, load writeback done for thread 226, reg 5, current load done 227, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2026, constant access from tid 226, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2027: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 5
DICE Sim: [WRITEBACK]: cycle 2027, load writeback done for thread 227, reg 5, current load done 228, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2027, constant access from tid 227, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2028: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 5
DICE Sim: [WRITEBACK]: cycle 2028, load writeback done for thread 228, reg 5, current load done 229, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2028, constant access from tid 228, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2029: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 5
DICE Sim: [WRITEBACK]: cycle 2029, load writeback done for thread 229, reg 5, current load done 230, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2029, constant access from tid 229, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2030: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 5
DICE Sim: [WRITEBACK]: cycle 2030, load writeback done for thread 230, reg 5, current load done 231, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2030, constant access from tid 230, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2031: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 5
DICE Sim: [WRITEBACK]: cycle 2031, load writeback done for thread 231, reg 5, current load done 232, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2031, constant access from tid 231, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2032: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 5
DICE Sim: [WRITEBACK]: cycle 2032, load writeback done for thread 232, reg 5, current load done 233, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2032, constant access from tid 232, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2033: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 5
DICE Sim: [WRITEBACK]: cycle 2033, load writeback done for thread 233, reg 5, current load done 234, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2033, constant access from tid 233, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2034: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 5
DICE Sim: [WRITEBACK]: cycle 2034, load writeback done for thread 234, reg 5, current load done 235, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2034, constant access from tid 234, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2035: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 5
DICE Sim: [WRITEBACK]: cycle 2035, load writeback done for thread 235, reg 5, current load done 236, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2035, constant access from tid 235, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2036: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 5
DICE Sim: [WRITEBACK]: cycle 2036, load writeback done for thread 236, reg 5, current load done 237, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2036, constant access from tid 236, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2037: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 5
DICE Sim: [WRITEBACK]: cycle 2037, load writeback done for thread 237, reg 5, current load done 238, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2037, constant access from tid 237, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2038: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 5
DICE Sim: [WRITEBACK]: cycle 2038, load writeback done for thread 238, reg 5, current load done 239, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2038, constant access from tid 238, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2039: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 5
DICE Sim: [WRITEBACK]: cycle 2039, load writeback done for thread 239, reg 5, current load done 240, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2039, constant access from tid 239, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2040: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 5
DICE Sim: [WRITEBACK]: cycle 2040, load writeback done for thread 240, reg 5, current load done 241, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2040, constant access from tid 240, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2041: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 5
DICE Sim: [WRITEBACK]: cycle 2041, load writeback done for thread 241, reg 5, current load done 242, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2041, constant access from tid 241, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2042: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 5
DICE Sim: [WRITEBACK]: cycle 2042, load writeback done for thread 242, reg 5, current load done 243, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2042, constant access from tid 242, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2043: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 5
DICE Sim: [WRITEBACK]: cycle 2043, load writeback done for thread 243, reg 5, current load done 244, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2043, constant access from tid 243, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2044: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 5
DICE Sim: [WRITEBACK]: cycle 2044, load writeback done for thread 244, reg 5, current load done 245, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2044, constant access from tid 244, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2045: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 5
DICE Sim: [WRITEBACK]: cycle 2045, load writeback done for thread 245, reg 5, current load done 246, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2045, constant access from tid 245, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2046: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 5
DICE Sim: [WRITEBACK]: cycle 2046, load writeback done for thread 246, reg 5, current load done 247, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2046, constant access from tid 246, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2047: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 5
DICE Sim: [WRITEBACK]: cycle 2047, load writeback done for thread 247, reg 5, current load done 248, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2047, constant access from tid 247, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2048: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 5
DICE Sim: [WRITEBACK]: cycle 2048, load writeback done for thread 248, reg 5, current load done 249, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2048, constant access from tid 248, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2049: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 5
DICE Sim: [WRITEBACK]: cycle 2049, load writeback done for thread 249, reg 5, current load done 250, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2049, constant access from tid 249, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2050: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 5
DICE Sim: [WRITEBACK]: cycle 2050, load writeback done for thread 250, reg 5, current load done 251, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2050, constant access from tid 250, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2051: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 5
DICE Sim: [WRITEBACK]: cycle 2051, load writeback done for thread 251, reg 5, current load done 252, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2051, constant access from tid 251, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2052: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 5
DICE Sim: [WRITEBACK]: cycle 2052, load writeback done for thread 252, reg 5, current load done 253, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2052, constant access from tid 252, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2053: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 5
DICE Sim: [WRITEBACK]: cycle 2053, load writeback done for thread 253, reg 5, current load done 254, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2053, constant access from tid 253, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2054: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 5
DICE Sim: [WRITEBACK]: cycle 2054, load writeback done for thread 254, reg 5, current load done 255, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2054, constant access from tid 254, addr = 0x0018, block = 1, status = NO_RC_FAIL
GPGPU-Sim Cycle 2055: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 5
DICE Sim: [WRITEBACK]: cycle 2055, load writeback done for thread 255, reg 5, current load done 256, need totoal 256
DICE Sim uArch: [LDST_UNIT]: cycle 2055, constant access from tid 255, addr = 0x0018, block = 1, status = NO_RC_FAIL
DICE Sim uArch [WRITEBACK_END]: Cycle 2056, Block=1
[Jiayi Test Stack]  simt_stack::update_sid[Jiayi Test Stack] update back m_pc to tmp_next_pc 0x04c0
w00 0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 pc: 0x4c0 rp: ---- tp: N cd:  1  euclid<no instruction at pc = 1216>
w00 0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 pc: 0x4c0 rp: ---- tp: N cd:  1  euclid<no instruction at pc = 1216>
[Jiayi Test Stack] push new entry
[Jiayi Test Stack] pop back 
[Stack after updated]:
w00 0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 pc: 0x4c0 rp: ---- tp: N cd:  1  euclid<no instruction at pc = 1216>
DICE Sim uArch [FETCH_META_START]: Cycle 2056, Block=2, pc=0x04c0
DICE Sim uArch [FETCH_META_END]: Cycle 2056, Block=2, pc=0x04c0
DICE Sim uArch [DECODE]: cycle 2057, decode metadata pc=0x04c0
DICE Sim uArch [FETCH_BITS_START]: Cycle 2057, Block=2, pc=0x0200
GPGPU-Sim Cycle 2185: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=f0000200, status=2
GPGPU-Sim Cycle 2186: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=f0000220, status=2
GPGPU-Sim Cycle 2187: MEMORY_PARTITION_UNIT -  2 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2187: MEMORY_PARTITION_UNIT -  2 - Issue mem_fetch request 0x619000203580 from sub partition 0 to dram
GPGPU-Sim Cycle 2187: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=f0000240, status=2
GPGPU-Sim Cycle 2188: MEMORY_PARTITION_UNIT -  2 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2188: MEMORY_PARTITION_UNIT -  2 - Issue mem_fetch request 0x619000203a80 from sub partition 0 to dram
GPGPU-Sim Cycle 2188: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=f0000260, status=2
GPGPU-Sim Cycle 2189: MEMORY_PARTITION_UNIT -  2 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2189: MEMORY_PARTITION_UNIT -  2 - Issue mem_fetch request 0x619000203f80 from sub partition 0 to dram
GPGPU-Sim Cycle 2190: MEMORY_PARTITION_UNIT -  2 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2190: MEMORY_PARTITION_UNIT -  2 - Issue mem_fetch request 0x619000204480 from sub partition 0 to dram
GPGPU-Sim Cycle 2307: MEMORY_PARTITION_UNIT -  2 - mem_fetch request 0x619000203580 return from dram to sub partition 0
GPGPU-Sim Cycle 2309: MEMORY_PARTITION_UNIT -  2 - mem_fetch request 0x619000203a80 return from dram to sub partition 0
GPGPU-Sim Cycle 2311: MEMORY_PARTITION_UNIT -  2 - mem_fetch request 0x619000203f80 return from dram to sub partition 0
GPGPU-Sim Cycle 2313: MEMORY_PARTITION_UNIT -  2 - mem_fetch request 0x619000204480 return from dram to sub partition 0
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000200
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000220
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000240
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000260
DICE Sim uArch [FETCH_BITS_END]: Cycle 2322, Block=2, pc=0xf0000200
DICE Sim uArch [DISPATCH_START]: Cycle 2323, Block=2
DICE Sim uArch [FETCH_META_START]: Cycle 2323, Block=3, pc=0x04e0
DICE Sim uArch [FETCH_META_END]: Cycle 2323, Block=3, pc=0x04e0
DICE Sim uArch [DECODE]: cycle 2324, decode metadata pc=0x04e0
DICE Sim uArch [FETCH_BITS_START]: Cycle 2324, Block=3, pc=0x0300
DICE Sim uArch [DISPATCHER]: cycle 2325, operands ready of thread 0 for dice block id = 2
GPGPU-Sim Cycle 2325: SCOREBOARD - Core 0 - Reserved Register - warp:0, reg: 27
GPGPU-Sim Cycle 2325: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 6
GPGPU-Sim Cycle 2325: SCOREBOARD - Core 0 - New longopreg marked - tid:0, reg: 8
DICE Sim uArch [DISPATCHER]: cycle 2326, operands ready of thread 1 for dice block id = 2
GPGPU-Sim Cycle 2326: SCOREBOARD - Core 0 - Reserved Register - warp:1, reg: 27
GPGPU-Sim Cycle 2326: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 6
GPGPU-Sim Cycle 2326: SCOREBOARD - Core 0 - New longopreg marked - tid:1, reg: 8
DICE Sim uArch [DISPATCHER]: cycle 2327, operands ready of thread 2 for dice block id = 2
GPGPU-Sim Cycle 2327: SCOREBOARD - Core 0 - Reserved Register - warp:2, reg: 27
GPGPU-Sim Cycle 2327: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 6
GPGPU-Sim Cycle 2327: SCOREBOARD - Core 0 - New longopreg marked - tid:2, reg: 8
DICE Sim uArch [DISPATCHER]: cycle 2328, operands ready of thread 3 for dice block id = 2
GPGPU-Sim Cycle 2328: SCOREBOARD - Core 0 - Reserved Register - warp:3, reg: 27
GPGPU-Sim Cycle 2328: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 6
GPGPU-Sim Cycle 2328: SCOREBOARD - Core 0 - New longopreg marked - tid:3, reg: 8
DICE-Sim Functional: cycle 2329, cgra_core 0 executed thread 0 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 255
DICE-Sim uArch:  push_ld_request, port = 1, credit = 255
GPGPU-Sim Cycle 2329: SCOREBOARD - Core 0 - Release register - warp:0, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2329, operands ready of thread 4 for dice block id = 2
GPGPU-Sim Cycle 2329: SCOREBOARD - Core 0 - Reserved Register - warp:4, reg: 27
GPGPU-Sim Cycle 2329: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 6
GPGPU-Sim Cycle 2329: SCOREBOARD - Core 0 - New longopreg marked - tid:4, reg: 8
DICE-Sim Functional: cycle 2330, cgra_core 0 executed thread 1 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 255
DICE-Sim uArch:  push_ld_request, port = 1, credit = 254
GPGPU-Sim Cycle 2330: SCOREBOARD - Core 0 - Release register - warp:1, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2330, operands ready of thread 5 for dice block id = 2
GPGPU-Sim Cycle 2330: SCOREBOARD - Core 0 - Reserved Register - warp:5, reg: 27
GPGPU-Sim Cycle 2330: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 6
GPGPU-Sim Cycle 2330: SCOREBOARD - Core 0 - New longopreg marked - tid:5, reg: 8
DICE-Sim Functional: cycle 2331, cgra_core 0 executed thread 2 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 254
DICE-Sim uArch:  push_ld_request, port = 1, credit = 254
GPGPU-Sim Cycle 2331: SCOREBOARD - Core 0 - Release register - warp:2, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2331, operands ready of thread 6 for dice block id = 2
GPGPU-Sim Cycle 2331: SCOREBOARD - Core 0 - Reserved Register - warp:6, reg: 27
GPGPU-Sim Cycle 2331: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 6
GPGPU-Sim Cycle 2331: SCOREBOARD - Core 0 - New longopreg marked - tid:6, reg: 8
DICE-Sim Functional: cycle 2332, cgra_core 0 executed thread 3 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 254
DICE-Sim uArch:  push_ld_request, port = 1, credit = 253
GPGPU-Sim Cycle 2332: SCOREBOARD - Core 0 - Release register - warp:3, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2332, operands ready of thread 7 for dice block id = 2
GPGPU-Sim Cycle 2332: SCOREBOARD - Core 0 - Reserved Register - warp:7, reg: 27
GPGPU-Sim Cycle 2332: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 6
GPGPU-Sim Cycle 2332: SCOREBOARD - Core 0 - New longopreg marked - tid:7, reg: 8
DICE-Sim Functional: cycle 2333, cgra_core 0 executed thread 4 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 253
DICE-Sim uArch:  push_ld_request, port = 1, credit = 253
GPGPU-Sim Cycle 2333: SCOREBOARD - Core 0 - Release register - warp:4, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2333, operands ready of thread 8 for dice block id = 2
GPGPU-Sim Cycle 2333: SCOREBOARD - Core 0 - Reserved Register - warp:8, reg: 27
GPGPU-Sim Cycle 2333: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 6
GPGPU-Sim Cycle 2333: SCOREBOARD - Core 0 - New longopreg marked - tid:8, reg: 8
DICE-Sim Functional: cycle 2334, cgra_core 0 executed thread 5 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 253
DICE-Sim uArch:  push_ld_request, port = 1, credit = 252
GPGPU-Sim Cycle 2334: SCOREBOARD - Core 0 - Release register - warp:5, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2334, operands ready of thread 9 for dice block id = 2
GPGPU-Sim Cycle 2334: SCOREBOARD - Core 0 - Reserved Register - warp:9, reg: 27
GPGPU-Sim Cycle 2334: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 6
GPGPU-Sim Cycle 2334: SCOREBOARD - Core 0 - New longopreg marked - tid:9, reg: 8
DICE-Sim Functional: cycle 2335, cgra_core 0 executed thread 6 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 252
DICE-Sim uArch:  push_ld_request, port = 1, credit = 252
GPGPU-Sim Cycle 2335: SCOREBOARD - Core 0 - Release register - warp:6, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2335, operands ready of thread 10 for dice block id = 2
GPGPU-Sim Cycle 2335: SCOREBOARD - Core 0 - Reserved Register - warp:10, reg: 27
GPGPU-Sim Cycle 2335: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 6
GPGPU-Sim Cycle 2335: SCOREBOARD - Core 0 - New longopreg marked - tid:10, reg: 8
DICE-Sim Functional: cycle 2336, cgra_core 0 executed thread 7 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 252
DICE-Sim uArch:  push_ld_request, port = 1, credit = 251
GPGPU-Sim Cycle 2336: SCOREBOARD - Core 0 - Release register - warp:7, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2336, operands ready of thread 11 for dice block id = 2
GPGPU-Sim Cycle 2336: SCOREBOARD - Core 0 - Reserved Register - warp:11, reg: 27
GPGPU-Sim Cycle 2336: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 6
GPGPU-Sim Cycle 2336: SCOREBOARD - Core 0 - New longopreg marked - tid:11, reg: 8
DICE-Sim Functional: cycle 2337, cgra_core 0 executed thread 8 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 251
DICE-Sim uArch:  push_ld_request, port = 1, credit = 251
GPGPU-Sim Cycle 2337: SCOREBOARD - Core 0 - Release register - warp:8, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2337, operands ready of thread 12 for dice block id = 2
GPGPU-Sim Cycle 2337: SCOREBOARD - Core 0 - Reserved Register - warp:12, reg: 27
GPGPU-Sim Cycle 2337: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 6
GPGPU-Sim Cycle 2337: SCOREBOARD - Core 0 - New longopreg marked - tid:12, reg: 8
DICE-Sim Functional: cycle 2338, cgra_core 0 executed thread 9 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 251
DICE-Sim uArch:  push_ld_request, port = 1, credit = 250
GPGPU-Sim Cycle 2338: SCOREBOARD - Core 0 - Release register - warp:9, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2338, operands ready of thread 13 for dice block id = 2
GPGPU-Sim Cycle 2338: SCOREBOARD - Core 0 - Reserved Register - warp:13, reg: 27
GPGPU-Sim Cycle 2338: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 6
GPGPU-Sim Cycle 2338: SCOREBOARD - Core 0 - New longopreg marked - tid:13, reg: 8
DICE-Sim Functional: cycle 2339, cgra_core 0 executed thread 10 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 250
DICE-Sim uArch:  push_ld_request, port = 1, credit = 250
GPGPU-Sim Cycle 2339: SCOREBOARD - Core 0 - Release register - warp:10, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2339, operands ready of thread 14 for dice block id = 2
GPGPU-Sim Cycle 2339: SCOREBOARD - Core 0 - Reserved Register - warp:14, reg: 27
GPGPU-Sim Cycle 2339: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 6
GPGPU-Sim Cycle 2339: SCOREBOARD - Core 0 - New longopreg marked - tid:14, reg: 8
DICE-Sim Functional: cycle 2340, cgra_core 0 executed thread 11 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 250
DICE-Sim uArch:  push_ld_request, port = 1, credit = 249
GPGPU-Sim Cycle 2340: SCOREBOARD - Core 0 - Release register - warp:11, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2340, operands ready of thread 15 for dice block id = 2
GPGPU-Sim Cycle 2340: SCOREBOARD - Core 0 - Reserved Register - warp:15, reg: 27
GPGPU-Sim Cycle 2340: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 6
GPGPU-Sim Cycle 2340: SCOREBOARD - Core 0 - New longopreg marked - tid:15, reg: 8
DICE-Sim Functional: cycle 2341, cgra_core 0 executed thread 12 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 249
DICE-Sim uArch:  push_ld_request, port = 1, credit = 249
GPGPU-Sim Cycle 2341: SCOREBOARD - Core 0 - Release register - warp:12, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2341, operands ready of thread 16 for dice block id = 2
GPGPU-Sim Cycle 2341: SCOREBOARD - Core 0 - Reserved Register - warp:16, reg: 27
GPGPU-Sim Cycle 2341: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 6
GPGPU-Sim Cycle 2341: SCOREBOARD - Core 0 - New longopreg marked - tid:16, reg: 8
DICE-Sim Functional: cycle 2342, cgra_core 0 executed thread 13 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 249
DICE-Sim uArch:  push_ld_request, port = 1, credit = 248
GPGPU-Sim Cycle 2342: SCOREBOARD - Core 0 - Release register - warp:13, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2342, operands ready of thread 17 for dice block id = 2
GPGPU-Sim Cycle 2342: SCOREBOARD - Core 0 - Reserved Register - warp:17, reg: 27
GPGPU-Sim Cycle 2342: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 6
GPGPU-Sim Cycle 2342: SCOREBOARD - Core 0 - New longopreg marked - tid:17, reg: 8
DICE-Sim Functional: cycle 2343, cgra_core 0 executed thread 14 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 248
DICE-Sim uArch:  push_ld_request, port = 1, credit = 248
GPGPU-Sim Cycle 2343: SCOREBOARD - Core 0 - Release register - warp:14, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2343, operands ready of thread 18 for dice block id = 2
GPGPU-Sim Cycle 2343: SCOREBOARD - Core 0 - Reserved Register - warp:18, reg: 27
GPGPU-Sim Cycle 2343: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 6
GPGPU-Sim Cycle 2343: SCOREBOARD - Core 0 - New longopreg marked - tid:18, reg: 8
DICE-Sim Functional: cycle 2344, cgra_core 0 executed thread 15 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 248
DICE-Sim uArch:  push_ld_request, port = 1, credit = 247
GPGPU-Sim Cycle 2344: SCOREBOARD - Core 0 - Release register - warp:15, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2344, operands ready of thread 19 for dice block id = 2
GPGPU-Sim Cycle 2344: SCOREBOARD - Core 0 - Reserved Register - warp:19, reg: 27
GPGPU-Sim Cycle 2344: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 6
GPGPU-Sim Cycle 2344: SCOREBOARD - Core 0 - New longopreg marked - tid:19, reg: 8
DICE-Sim Functional: cycle 2345, cgra_core 0 executed thread 16 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 247
DICE-Sim uArch:  push_ld_request, port = 1, credit = 247
GPGPU-Sim Cycle 2345: SCOREBOARD - Core 0 - Release register - warp:16, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2345, operands ready of thread 20 for dice block id = 2
GPGPU-Sim Cycle 2345: SCOREBOARD - Core 0 - Reserved Register - warp:20, reg: 27
GPGPU-Sim Cycle 2345: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 6
GPGPU-Sim Cycle 2345: SCOREBOARD - Core 0 - New longopreg marked - tid:20, reg: 8
DICE-Sim Functional: cycle 2346, cgra_core 0 executed thread 17 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 247
DICE-Sim uArch:  push_ld_request, port = 1, credit = 246
GPGPU-Sim Cycle 2346: SCOREBOARD - Core 0 - Release register - warp:17, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2346, operands ready of thread 21 for dice block id = 2
GPGPU-Sim Cycle 2346: SCOREBOARD - Core 0 - Reserved Register - warp:21, reg: 27
GPGPU-Sim Cycle 2346: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 6
GPGPU-Sim Cycle 2346: SCOREBOARD - Core 0 - New longopreg marked - tid:21, reg: 8
DICE-Sim Functional: cycle 2347, cgra_core 0 executed thread 18 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 246
DICE-Sim uArch:  push_ld_request, port = 1, credit = 246
GPGPU-Sim Cycle 2347: SCOREBOARD - Core 0 - Release register - warp:18, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2347, operands ready of thread 22 for dice block id = 2
GPGPU-Sim Cycle 2347: SCOREBOARD - Core 0 - Reserved Register - warp:22, reg: 27
GPGPU-Sim Cycle 2347: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 6
GPGPU-Sim Cycle 2347: SCOREBOARD - Core 0 - New longopreg marked - tid:22, reg: 8
DICE-Sim Functional: cycle 2348, cgra_core 0 executed thread 19 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 246
DICE-Sim uArch:  push_ld_request, port = 1, credit = 245
GPGPU-Sim Cycle 2348: SCOREBOARD - Core 0 - Release register - warp:19, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2348, operands ready of thread 23 for dice block id = 2
GPGPU-Sim Cycle 2348: SCOREBOARD - Core 0 - Reserved Register - warp:23, reg: 27
GPGPU-Sim Cycle 2348: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 6
GPGPU-Sim Cycle 2348: SCOREBOARD - Core 0 - New longopreg marked - tid:23, reg: 8
DICE-Sim Functional: cycle 2349, cgra_core 0 executed thread 20 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 245
DICE-Sim uArch:  push_ld_request, port = 1, credit = 245
GPGPU-Sim Cycle 2349: SCOREBOARD - Core 0 - Release register - warp:20, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2349, operands ready of thread 24 for dice block id = 2
GPGPU-Sim Cycle 2349: SCOREBOARD - Core 0 - Reserved Register - warp:24, reg: 27
GPGPU-Sim Cycle 2349: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 6
GPGPU-Sim Cycle 2349: SCOREBOARD - Core 0 - New longopreg marked - tid:24, reg: 8
DICE-Sim Functional: cycle 2350, cgra_core 0 executed thread 21 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 245
DICE-Sim uArch:  push_ld_request, port = 1, credit = 244
GPGPU-Sim Cycle 2350: SCOREBOARD - Core 0 - Release register - warp:21, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2350, operands ready of thread 25 for dice block id = 2
GPGPU-Sim Cycle 2350: SCOREBOARD - Core 0 - Reserved Register - warp:25, reg: 27
GPGPU-Sim Cycle 2350: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 6
GPGPU-Sim Cycle 2350: SCOREBOARD - Core 0 - New longopreg marked - tid:25, reg: 8
DICE-Sim Functional: cycle 2351, cgra_core 0 executed thread 22 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 244
DICE-Sim uArch:  push_ld_request, port = 1, credit = 244
GPGPU-Sim Cycle 2351: SCOREBOARD - Core 0 - Release register - warp:22, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2351, operands ready of thread 26 for dice block id = 2
GPGPU-Sim Cycle 2351: SCOREBOARD - Core 0 - Reserved Register - warp:26, reg: 27
GPGPU-Sim Cycle 2351: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 6
GPGPU-Sim Cycle 2351: SCOREBOARD - Core 0 - New longopreg marked - tid:26, reg: 8
DICE-Sim Functional: cycle 2352, cgra_core 0 executed thread 23 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 244
DICE-Sim uArch:  push_ld_request, port = 1, credit = 243
GPGPU-Sim Cycle 2352: SCOREBOARD - Core 0 - Release register - warp:23, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2352, operands ready of thread 27 for dice block id = 2
GPGPU-Sim Cycle 2352: SCOREBOARD - Core 0 - Reserved Register - warp:27, reg: 27
GPGPU-Sim Cycle 2352: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 6
GPGPU-Sim Cycle 2352: SCOREBOARD - Core 0 - New longopreg marked - tid:27, reg: 8
DICE-Sim Functional: cycle 2353, cgra_core 0 executed thread 24 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 243
DICE-Sim uArch:  push_ld_request, port = 1, credit = 243
GPGPU-Sim Cycle 2353: SCOREBOARD - Core 0 - Release register - warp:24, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2353, operands ready of thread 28 for dice block id = 2
GPGPU-Sim Cycle 2353: SCOREBOARD - Core 0 - Reserved Register - warp:28, reg: 27
GPGPU-Sim Cycle 2353: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 6
GPGPU-Sim Cycle 2353: SCOREBOARD - Core 0 - New longopreg marked - tid:28, reg: 8
DICE-Sim Functional: cycle 2354, cgra_core 0 executed thread 25 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 243
DICE-Sim uArch:  push_ld_request, port = 1, credit = 242
GPGPU-Sim Cycle 2354: SCOREBOARD - Core 0 - Release register - warp:25, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2354, operands ready of thread 29 for dice block id = 2
GPGPU-Sim Cycle 2354: SCOREBOARD - Core 0 - Reserved Register - warp:29, reg: 27
GPGPU-Sim Cycle 2354: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 6
GPGPU-Sim Cycle 2354: SCOREBOARD - Core 0 - New longopreg marked - tid:29, reg: 8
DICE-Sim Functional: cycle 2355, cgra_core 0 executed thread 26 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 242
DICE-Sim uArch:  push_ld_request, port = 1, credit = 242
GPGPU-Sim Cycle 2355: SCOREBOARD - Core 0 - Release register - warp:26, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2355, operands ready of thread 30 for dice block id = 2
GPGPU-Sim Cycle 2355: SCOREBOARD - Core 0 - Reserved Register - warp:30, reg: 27
GPGPU-Sim Cycle 2355: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 6
GPGPU-Sim Cycle 2355: SCOREBOARD - Core 0 - New longopreg marked - tid:30, reg: 8
DICE-Sim Functional: cycle 2356, cgra_core 0 executed thread 27 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 242
DICE-Sim uArch:  push_ld_request, port = 1, credit = 241
GPGPU-Sim Cycle 2356: SCOREBOARD - Core 0 - Release register - warp:27, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2356, operands ready of thread 31 for dice block id = 2
GPGPU-Sim Cycle 2356: SCOREBOARD - Core 0 - Reserved Register - warp:31, reg: 27
GPGPU-Sim Cycle 2356: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 6
GPGPU-Sim Cycle 2356: SCOREBOARD - Core 0 - New longopreg marked - tid:31, reg: 8
DICE-Sim Functional: cycle 2357, cgra_core 0 executed thread 28 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 241
DICE-Sim uArch:  push_ld_request, port = 1, credit = 241
GPGPU-Sim Cycle 2357: SCOREBOARD - Core 0 - Release register - warp:28, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2357, operands ready of thread 32 for dice block id = 2
GPGPU-Sim Cycle 2357: SCOREBOARD - Core 0 - Reserved Register - warp:32, reg: 27
GPGPU-Sim Cycle 2357: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 6
GPGPU-Sim Cycle 2357: SCOREBOARD - Core 0 - New longopreg marked - tid:32, reg: 8
DICE-Sim Functional: cycle 2358, cgra_core 0 executed thread 29 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 241
DICE-Sim uArch:  push_ld_request, port = 1, credit = 240
GPGPU-Sim Cycle 2358: SCOREBOARD - Core 0 - Release register - warp:29, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2358, operands ready of thread 33 for dice block id = 2
GPGPU-Sim Cycle 2358: SCOREBOARD - Core 0 - Reserved Register - warp:33, reg: 27
GPGPU-Sim Cycle 2358: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 6
GPGPU-Sim Cycle 2358: SCOREBOARD - Core 0 - New longopreg marked - tid:33, reg: 8
DICE-Sim Functional: cycle 2359, cgra_core 0 executed thread 30 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 240
DICE-Sim uArch:  push_ld_request, port = 1, credit = 240
GPGPU-Sim Cycle 2359: SCOREBOARD - Core 0 - Release register - warp:30, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2359, operands ready of thread 34 for dice block id = 2
GPGPU-Sim Cycle 2359: SCOREBOARD - Core 0 - Reserved Register - warp:34, reg: 27
GPGPU-Sim Cycle 2359: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 6
GPGPU-Sim Cycle 2359: SCOREBOARD - Core 0 - New longopreg marked - tid:34, reg: 8
DICE-Sim Functional: cycle 2360, cgra_core 0 executed thread 31 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 240
DICE-Sim uArch:  push_ld_request, port = 1, credit = 239
GPGPU-Sim Cycle 2360: SCOREBOARD - Core 0 - Release register - warp:31, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2360, operands ready of thread 35 for dice block id = 2
GPGPU-Sim Cycle 2360: SCOREBOARD - Core 0 - Reserved Register - warp:35, reg: 27
GPGPU-Sim Cycle 2360: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 6
GPGPU-Sim Cycle 2360: SCOREBOARD - Core 0 - New longopreg marked - tid:35, reg: 8
DICE-Sim Functional: cycle 2361, cgra_core 0 executed thread 32 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 239
DICE-Sim uArch:  push_ld_request, port = 1, credit = 239
GPGPU-Sim Cycle 2361: SCOREBOARD - Core 0 - Release register - warp:32, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2361, operands ready of thread 36 for dice block id = 2
GPGPU-Sim Cycle 2361: SCOREBOARD - Core 0 - Reserved Register - warp:36, reg: 27
GPGPU-Sim Cycle 2361: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 6
GPGPU-Sim Cycle 2361: SCOREBOARD - Core 0 - New longopreg marked - tid:36, reg: 8
DICE-Sim Functional: cycle 2362, cgra_core 0 executed thread 33 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 239
DICE-Sim uArch:  push_ld_request, port = 1, credit = 238
GPGPU-Sim Cycle 2362: SCOREBOARD - Core 0 - Release register - warp:33, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2362, operands ready of thread 37 for dice block id = 2
GPGPU-Sim Cycle 2362: SCOREBOARD - Core 0 - Reserved Register - warp:37, reg: 27
GPGPU-Sim Cycle 2362: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 6
GPGPU-Sim Cycle 2362: SCOREBOARD - Core 0 - New longopreg marked - tid:37, reg: 8
DICE-Sim Functional: cycle 2363, cgra_core 0 executed thread 34 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 238
DICE-Sim uArch:  push_ld_request, port = 1, credit = 238
GPGPU-Sim Cycle 2363: SCOREBOARD - Core 0 - Release register - warp:34, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2363, operands ready of thread 38 for dice block id = 2
GPGPU-Sim Cycle 2363: SCOREBOARD - Core 0 - Reserved Register - warp:38, reg: 27
GPGPU-Sim Cycle 2363: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 6
GPGPU-Sim Cycle 2363: SCOREBOARD - Core 0 - New longopreg marked - tid:38, reg: 8
DICE-Sim Functional: cycle 2364, cgra_core 0 executed thread 35 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 238
DICE-Sim uArch:  push_ld_request, port = 1, credit = 237
GPGPU-Sim Cycle 2364: SCOREBOARD - Core 0 - Release register - warp:35, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2364, operands ready of thread 39 for dice block id = 2
GPGPU-Sim Cycle 2364: SCOREBOARD - Core 0 - Reserved Register - warp:39, reg: 27
GPGPU-Sim Cycle 2364: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 6
GPGPU-Sim Cycle 2364: SCOREBOARD - Core 0 - New longopreg marked - tid:39, reg: 8
DICE-Sim Functional: cycle 2365, cgra_core 0 executed thread 36 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 237
DICE-Sim uArch:  push_ld_request, port = 1, credit = 237
GPGPU-Sim Cycle 2365: SCOREBOARD - Core 0 - Release register - warp:36, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2365, operands ready of thread 40 for dice block id = 2
GPGPU-Sim Cycle 2365: SCOREBOARD - Core 0 - Reserved Register - warp:40, reg: 27
GPGPU-Sim Cycle 2365: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 6
GPGPU-Sim Cycle 2365: SCOREBOARD - Core 0 - New longopreg marked - tid:40, reg: 8
DICE-Sim Functional: cycle 2366, cgra_core 0 executed thread 37 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 237
DICE-Sim uArch:  push_ld_request, port = 1, credit = 236
GPGPU-Sim Cycle 2366: SCOREBOARD - Core 0 - Release register - warp:37, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2366, operands ready of thread 41 for dice block id = 2
GPGPU-Sim Cycle 2366: SCOREBOARD - Core 0 - Reserved Register - warp:41, reg: 27
GPGPU-Sim Cycle 2366: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 6
GPGPU-Sim Cycle 2366: SCOREBOARD - Core 0 - New longopreg marked - tid:41, reg: 8
DICE-Sim Functional: cycle 2367, cgra_core 0 executed thread 38 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 236
DICE-Sim uArch:  push_ld_request, port = 1, credit = 236
GPGPU-Sim Cycle 2367: SCOREBOARD - Core 0 - Release register - warp:38, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2367, operands ready of thread 42 for dice block id = 2
GPGPU-Sim Cycle 2367: SCOREBOARD - Core 0 - Reserved Register - warp:42, reg: 27
GPGPU-Sim Cycle 2367: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 6
GPGPU-Sim Cycle 2367: SCOREBOARD - Core 0 - New longopreg marked - tid:42, reg: 8
DICE-Sim Functional: cycle 2368, cgra_core 0 executed thread 39 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 236
DICE-Sim uArch:  push_ld_request, port = 1, credit = 235
GPGPU-Sim Cycle 2368: SCOREBOARD - Core 0 - Release register - warp:39, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2368, operands ready of thread 43 for dice block id = 2
GPGPU-Sim Cycle 2368: SCOREBOARD - Core 0 - Reserved Register - warp:43, reg: 27
GPGPU-Sim Cycle 2368: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 6
GPGPU-Sim Cycle 2368: SCOREBOARD - Core 0 - New longopreg marked - tid:43, reg: 8
DICE-Sim Functional: cycle 2369, cgra_core 0 executed thread 40 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 235
DICE-Sim uArch:  push_ld_request, port = 1, credit = 235
GPGPU-Sim Cycle 2369: SCOREBOARD - Core 0 - Release register - warp:40, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2369, operands ready of thread 44 for dice block id = 2
GPGPU-Sim Cycle 2369: SCOREBOARD - Core 0 - Reserved Register - warp:44, reg: 27
GPGPU-Sim Cycle 2369: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 6
GPGPU-Sim Cycle 2369: SCOREBOARD - Core 0 - New longopreg marked - tid:44, reg: 8
DICE-Sim Functional: cycle 2370, cgra_core 0 executed thread 41 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 235
DICE-Sim uArch:  push_ld_request, port = 1, credit = 234
GPGPU-Sim Cycle 2370: SCOREBOARD - Core 0 - Release register - warp:41, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2370, operands ready of thread 45 for dice block id = 2
GPGPU-Sim Cycle 2370: SCOREBOARD - Core 0 - Reserved Register - warp:45, reg: 27
GPGPU-Sim Cycle 2370: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 6
GPGPU-Sim Cycle 2370: SCOREBOARD - Core 0 - New longopreg marked - tid:45, reg: 8
DICE-Sim Functional: cycle 2371, cgra_core 0 executed thread 42 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 234
DICE-Sim uArch:  push_ld_request, port = 1, credit = 234
GPGPU-Sim Cycle 2371: SCOREBOARD - Core 0 - Release register - warp:42, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2371, operands ready of thread 46 for dice block id = 2
GPGPU-Sim Cycle 2371: SCOREBOARD - Core 0 - Reserved Register - warp:46, reg: 27
GPGPU-Sim Cycle 2371: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 6
GPGPU-Sim Cycle 2371: SCOREBOARD - Core 0 - New longopreg marked - tid:46, reg: 8
DICE-Sim Functional: cycle 2372, cgra_core 0 executed thread 43 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 234
DICE-Sim uArch:  push_ld_request, port = 1, credit = 233
GPGPU-Sim Cycle 2372: SCOREBOARD - Core 0 - Release register - warp:43, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2372, operands ready of thread 47 for dice block id = 2
GPGPU-Sim Cycle 2372: SCOREBOARD - Core 0 - Reserved Register - warp:47, reg: 27
GPGPU-Sim Cycle 2372: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 6
GPGPU-Sim Cycle 2372: SCOREBOARD - Core 0 - New longopreg marked - tid:47, reg: 8
DICE-Sim Functional: cycle 2373, cgra_core 0 executed thread 44 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 233
DICE-Sim uArch:  push_ld_request, port = 1, credit = 232
GPGPU-Sim Cycle 2373: SCOREBOARD - Core 0 - Release register - warp:44, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2373, operands ready of thread 48 for dice block id = 2
GPGPU-Sim Cycle 2373: SCOREBOARD - Core 0 - Reserved Register - warp:48, reg: 27
GPGPU-Sim Cycle 2373: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 6
GPGPU-Sim Cycle 2373: SCOREBOARD - Core 0 - New longopreg marked - tid:48, reg: 8
DICE-Sim Functional: cycle 2374, cgra_core 0 executed thread 45 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 232
DICE-Sim uArch:  push_ld_request, port = 1, credit = 231
GPGPU-Sim Cycle 2374: SCOREBOARD - Core 0 - Release register - warp:45, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2374, operands ready of thread 49 for dice block id = 2
GPGPU-Sim Cycle 2374: SCOREBOARD - Core 0 - Reserved Register - warp:49, reg: 27
GPGPU-Sim Cycle 2374: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 6
GPGPU-Sim Cycle 2374: SCOREBOARD - Core 0 - New longopreg marked - tid:49, reg: 8
DICE-Sim Functional: cycle 2375, cgra_core 0 executed thread 46 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 231
DICE-Sim uArch:  push_ld_request, port = 1, credit = 230
GPGPU-Sim Cycle 2375: SCOREBOARD - Core 0 - Release register - warp:46, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2375, operands ready of thread 50 for dice block id = 2
GPGPU-Sim Cycle 2375: SCOREBOARD - Core 0 - Reserved Register - warp:50, reg: 27
GPGPU-Sim Cycle 2375: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 6
GPGPU-Sim Cycle 2375: SCOREBOARD - Core 0 - New longopreg marked - tid:50, reg: 8
DICE-Sim Functional: cycle 2376, cgra_core 0 executed thread 47 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 230
DICE-Sim uArch:  push_ld_request, port = 1, credit = 229
GPGPU-Sim Cycle 2376: SCOREBOARD - Core 0 - Release register - warp:47, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2376, operands ready of thread 51 for dice block id = 2
GPGPU-Sim Cycle 2376: SCOREBOARD - Core 0 - Reserved Register - warp:51, reg: 27
GPGPU-Sim Cycle 2376: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 6
GPGPU-Sim Cycle 2376: SCOREBOARD - Core 0 - New longopreg marked - tid:51, reg: 8
DICE-Sim Functional: cycle 2377, cgra_core 0 executed thread 48 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 229
DICE-Sim uArch:  push_ld_request, port = 1, credit = 228
GPGPU-Sim Cycle 2377: SCOREBOARD - Core 0 - Release register - warp:48, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2377, operands ready of thread 52 for dice block id = 2
GPGPU-Sim Cycle 2377: SCOREBOARD - Core 0 - Reserved Register - warp:52, reg: 27
GPGPU-Sim Cycle 2377: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 6
GPGPU-Sim Cycle 2377: SCOREBOARD - Core 0 - New longopreg marked - tid:52, reg: 8
DICE-Sim Functional: cycle 2378, cgra_core 0 executed thread 49 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 228
DICE-Sim uArch:  push_ld_request, port = 1, credit = 227
GPGPU-Sim Cycle 2378: SCOREBOARD - Core 0 - Release register - warp:49, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2378, operands ready of thread 53 for dice block id = 2
GPGPU-Sim Cycle 2378: SCOREBOARD - Core 0 - Reserved Register - warp:53, reg: 27
GPGPU-Sim Cycle 2378: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 6
GPGPU-Sim Cycle 2378: SCOREBOARD - Core 0 - New longopreg marked - tid:53, reg: 8
DICE-Sim Functional: cycle 2379, cgra_core 0 executed thread 50 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 227
DICE-Sim uArch:  push_ld_request, port = 1, credit = 226
GPGPU-Sim Cycle 2379: SCOREBOARD - Core 0 - Release register - warp:50, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2379, operands ready of thread 54 for dice block id = 2
GPGPU-Sim Cycle 2379: SCOREBOARD - Core 0 - Reserved Register - warp:54, reg: 27
GPGPU-Sim Cycle 2379: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 6
GPGPU-Sim Cycle 2379: SCOREBOARD - Core 0 - New longopreg marked - tid:54, reg: 8
DICE-Sim Functional: cycle 2380, cgra_core 0 executed thread 51 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 226
DICE-Sim uArch:  push_ld_request, port = 1, credit = 225
GPGPU-Sim Cycle 2380: SCOREBOARD - Core 0 - Release register - warp:51, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2380, operands ready of thread 55 for dice block id = 2
GPGPU-Sim Cycle 2380: SCOREBOARD - Core 0 - Reserved Register - warp:55, reg: 27
GPGPU-Sim Cycle 2380: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 6
GPGPU-Sim Cycle 2380: SCOREBOARD - Core 0 - New longopreg marked - tid:55, reg: 8
DICE-Sim Functional: cycle 2381, cgra_core 0 executed thread 52 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 225
DICE-Sim uArch:  push_ld_request, port = 1, credit = 224
GPGPU-Sim Cycle 2381: SCOREBOARD - Core 0 - Release register - warp:52, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2381, operands ready of thread 56 for dice block id = 2
GPGPU-Sim Cycle 2381: SCOREBOARD - Core 0 - Reserved Register - warp:56, reg: 27
GPGPU-Sim Cycle 2381: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 6
GPGPU-Sim Cycle 2381: SCOREBOARD - Core 0 - New longopreg marked - tid:56, reg: 8
DICE-Sim Functional: cycle 2382, cgra_core 0 executed thread 53 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 224
DICE-Sim uArch:  push_ld_request, port = 1, credit = 223
GPGPU-Sim Cycle 2382: SCOREBOARD - Core 0 - Release register - warp:53, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2382, operands ready of thread 57 for dice block id = 2
GPGPU-Sim Cycle 2382: SCOREBOARD - Core 0 - Reserved Register - warp:57, reg: 27
GPGPU-Sim Cycle 2382: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 6
GPGPU-Sim Cycle 2382: SCOREBOARD - Core 0 - New longopreg marked - tid:57, reg: 8
DICE-Sim Functional: cycle 2383, cgra_core 0 executed thread 54 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 223
DICE-Sim uArch:  push_ld_request, port = 1, credit = 222
GPGPU-Sim Cycle 2383: SCOREBOARD - Core 0 - Release register - warp:54, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2383, operands ready of thread 58 for dice block id = 2
GPGPU-Sim Cycle 2383: SCOREBOARD - Core 0 - Reserved Register - warp:58, reg: 27
GPGPU-Sim Cycle 2383: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 6
GPGPU-Sim Cycle 2383: SCOREBOARD - Core 0 - New longopreg marked - tid:58, reg: 8
DICE-Sim Functional: cycle 2384, cgra_core 0 executed thread 55 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 222
DICE-Sim uArch:  push_ld_request, port = 1, credit = 221
GPGPU-Sim Cycle 2384: SCOREBOARD - Core 0 - Release register - warp:55, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2384, operands ready of thread 59 for dice block id = 2
GPGPU-Sim Cycle 2384: SCOREBOARD - Core 0 - Reserved Register - warp:59, reg: 27
GPGPU-Sim Cycle 2384: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 6
GPGPU-Sim Cycle 2384: SCOREBOARD - Core 0 - New longopreg marked - tid:59, reg: 8
DICE-Sim Functional: cycle 2385, cgra_core 0 executed thread 56 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 221
DICE-Sim uArch:  push_ld_request, port = 1, credit = 220
GPGPU-Sim Cycle 2385: SCOREBOARD - Core 0 - Release register - warp:56, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2385, operands ready of thread 60 for dice block id = 2
GPGPU-Sim Cycle 2385: SCOREBOARD - Core 0 - Reserved Register - warp:60, reg: 27
GPGPU-Sim Cycle 2385: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 6
GPGPU-Sim Cycle 2385: SCOREBOARD - Core 0 - New longopreg marked - tid:60, reg: 8
DICE-Sim Functional: cycle 2386, cgra_core 0 executed thread 57 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 220
DICE-Sim uArch:  push_ld_request, port = 1, credit = 219
GPGPU-Sim Cycle 2386: SCOREBOARD - Core 0 - Release register - warp:57, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2386, operands ready of thread 61 for dice block id = 2
GPGPU-Sim Cycle 2386: SCOREBOARD - Core 0 - Reserved Register - warp:61, reg: 27
GPGPU-Sim Cycle 2386: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 6
GPGPU-Sim Cycle 2386: SCOREBOARD - Core 0 - New longopreg marked - tid:61, reg: 8
DICE-Sim Functional: cycle 2387, cgra_core 0 executed thread 58 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 219
DICE-Sim uArch:  push_ld_request, port = 1, credit = 218
GPGPU-Sim Cycle 2387: SCOREBOARD - Core 0 - Release register - warp:58, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2387, operands ready of thread 62 for dice block id = 2
GPGPU-Sim Cycle 2387: SCOREBOARD - Core 0 - Reserved Register - warp:62, reg: 27
GPGPU-Sim Cycle 2387: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 6
GPGPU-Sim Cycle 2387: SCOREBOARD - Core 0 - New longopreg marked - tid:62, reg: 8
DICE-Sim Functional: cycle 2388, cgra_core 0 executed thread 59 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 218
DICE-Sim uArch:  push_ld_request, port = 1, credit = 217
GPGPU-Sim Cycle 2388: SCOREBOARD - Core 0 - Release register - warp:59, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2388, operands ready of thread 63 for dice block id = 2
GPGPU-Sim Cycle 2388: SCOREBOARD - Core 0 - Reserved Register - warp:63, reg: 27
GPGPU-Sim Cycle 2388: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 6
GPGPU-Sim Cycle 2388: SCOREBOARD - Core 0 - New longopreg marked - tid:63, reg: 8
DICE-Sim Functional: cycle 2389, cgra_core 0 executed thread 60 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 217
DICE-Sim uArch:  push_ld_request, port = 1, credit = 216
GPGPU-Sim Cycle 2389: SCOREBOARD - Core 0 - Release register - warp:60, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2389, operands ready of thread 64 for dice block id = 2
GPGPU-Sim Cycle 2389: SCOREBOARD - Core 0 - Reserved Register - warp:64, reg: 27
GPGPU-Sim Cycle 2389: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 6
GPGPU-Sim Cycle 2389: SCOREBOARD - Core 0 - New longopreg marked - tid:64, reg: 8
DICE-Sim Functional: cycle 2390, cgra_core 0 executed thread 61 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 216
DICE-Sim uArch:  push_ld_request, port = 1, credit = 215
GPGPU-Sim Cycle 2390: SCOREBOARD - Core 0 - Release register - warp:61, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2390, operands ready of thread 65 for dice block id = 2
GPGPU-Sim Cycle 2390: SCOREBOARD - Core 0 - Reserved Register - warp:65, reg: 27
GPGPU-Sim Cycle 2390: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 6
GPGPU-Sim Cycle 2390: SCOREBOARD - Core 0 - New longopreg marked - tid:65, reg: 8
DICE-Sim Functional: cycle 2391, cgra_core 0 executed thread 62 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 215
DICE-Sim uArch:  push_ld_request, port = 1, credit = 214
GPGPU-Sim Cycle 2391: SCOREBOARD - Core 0 - Release register - warp:62, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2391, operands ready of thread 66 for dice block id = 2
GPGPU-Sim Cycle 2391: SCOREBOARD - Core 0 - Reserved Register - warp:66, reg: 27
GPGPU-Sim Cycle 2391: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 6
GPGPU-Sim Cycle 2391: SCOREBOARD - Core 0 - New longopreg marked - tid:66, reg: 8
DICE-Sim Functional: cycle 2392, cgra_core 0 executed thread 63 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 214
DICE-Sim uArch:  push_ld_request, port = 1, credit = 213
GPGPU-Sim Cycle 2392: SCOREBOARD - Core 0 - Release register - warp:63, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2392, operands ready of thread 67 for dice block id = 2
GPGPU-Sim Cycle 2392: SCOREBOARD - Core 0 - Reserved Register - warp:67, reg: 27
GPGPU-Sim Cycle 2392: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 6
GPGPU-Sim Cycle 2392: SCOREBOARD - Core 0 - New longopreg marked - tid:67, reg: 8
DICE-Sim Functional: cycle 2393, cgra_core 0 executed thread 64 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 213
DICE-Sim uArch:  push_ld_request, port = 1, credit = 212
GPGPU-Sim Cycle 2393: SCOREBOARD - Core 0 - Release register - warp:64, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2393, operands ready of thread 68 for dice block id = 2
GPGPU-Sim Cycle 2393: SCOREBOARD - Core 0 - Reserved Register - warp:68, reg: 27
GPGPU-Sim Cycle 2393: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 6
GPGPU-Sim Cycle 2393: SCOREBOARD - Core 0 - New longopreg marked - tid:68, reg: 8
DICE-Sim Functional: cycle 2394, cgra_core 0 executed thread 65 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 212
DICE-Sim uArch:  push_ld_request, port = 1, credit = 211
GPGPU-Sim Cycle 2394: SCOREBOARD - Core 0 - Release register - warp:65, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2394, operands ready of thread 69 for dice block id = 2
GPGPU-Sim Cycle 2394: SCOREBOARD - Core 0 - Reserved Register - warp:69, reg: 27
GPGPU-Sim Cycle 2394: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 6
GPGPU-Sim Cycle 2394: SCOREBOARD - Core 0 - New longopreg marked - tid:69, reg: 8
DICE-Sim Functional: cycle 2395, cgra_core 0 executed thread 66 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 211
DICE-Sim uArch:  push_ld_request, port = 1, credit = 210
GPGPU-Sim Cycle 2395: SCOREBOARD - Core 0 - Release register - warp:66, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2395, operands ready of thread 70 for dice block id = 2
GPGPU-Sim Cycle 2395: SCOREBOARD - Core 0 - Reserved Register - warp:70, reg: 27
GPGPU-Sim Cycle 2395: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 6
GPGPU-Sim Cycle 2395: SCOREBOARD - Core 0 - New longopreg marked - tid:70, reg: 8
DICE-Sim Functional: cycle 2396, cgra_core 0 executed thread 67 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 210
DICE-Sim uArch:  push_ld_request, port = 1, credit = 209
GPGPU-Sim Cycle 2396: SCOREBOARD - Core 0 - Release register - warp:67, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2396, operands ready of thread 71 for dice block id = 2
GPGPU-Sim Cycle 2396: SCOREBOARD - Core 0 - Reserved Register - warp:71, reg: 27
GPGPU-Sim Cycle 2396: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 6
GPGPU-Sim Cycle 2396: SCOREBOARD - Core 0 - New longopreg marked - tid:71, reg: 8
DICE-Sim Functional: cycle 2397, cgra_core 0 executed thread 68 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 209
DICE-Sim uArch:  push_ld_request, port = 1, credit = 208
GPGPU-Sim Cycle 2397: SCOREBOARD - Core 0 - Release register - warp:68, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2397, operands ready of thread 72 for dice block id = 2
GPGPU-Sim Cycle 2397: SCOREBOARD - Core 0 - Reserved Register - warp:72, reg: 27
GPGPU-Sim Cycle 2397: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 6
GPGPU-Sim Cycle 2397: SCOREBOARD - Core 0 - New longopreg marked - tid:72, reg: 8
DICE-Sim Functional: cycle 2398, cgra_core 0 executed thread 69 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 208
DICE-Sim uArch:  push_ld_request, port = 1, credit = 207
GPGPU-Sim Cycle 2398: SCOREBOARD - Core 0 - Release register - warp:69, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2398, operands ready of thread 73 for dice block id = 2
GPGPU-Sim Cycle 2398: SCOREBOARD - Core 0 - Reserved Register - warp:73, reg: 27
GPGPU-Sim Cycle 2398: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 6
GPGPU-Sim Cycle 2398: SCOREBOARD - Core 0 - New longopreg marked - tid:73, reg: 8
DICE-Sim Functional: cycle 2399, cgra_core 0 executed thread 70 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 207
DICE-Sim uArch:  push_ld_request, port = 1, credit = 206
GPGPU-Sim Cycle 2399: SCOREBOARD - Core 0 - Release register - warp:70, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2399, operands ready of thread 74 for dice block id = 2
GPGPU-Sim Cycle 2399: SCOREBOARD - Core 0 - Reserved Register - warp:74, reg: 27
GPGPU-Sim Cycle 2399: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 6
GPGPU-Sim Cycle 2399: SCOREBOARD - Core 0 - New longopreg marked - tid:74, reg: 8
DICE-Sim Functional: cycle 2400, cgra_core 0 executed thread 71 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 206
DICE-Sim uArch:  push_ld_request, port = 1, credit = 205
GPGPU-Sim Cycle 2400: SCOREBOARD - Core 0 - Release register - warp:71, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2400, operands ready of thread 75 for dice block id = 2
GPGPU-Sim Cycle 2400: SCOREBOARD - Core 0 - Reserved Register - warp:75, reg: 27
GPGPU-Sim Cycle 2400: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 6
GPGPU-Sim Cycle 2400: SCOREBOARD - Core 0 - New longopreg marked - tid:75, reg: 8
DICE-Sim Functional: cycle 2401, cgra_core 0 executed thread 72 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 205
DICE-Sim uArch:  push_ld_request, port = 1, credit = 204
GPGPU-Sim Cycle 2401: SCOREBOARD - Core 0 - Release register - warp:72, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2401, operands ready of thread 76 for dice block id = 2
GPGPU-Sim Cycle 2401: SCOREBOARD - Core 0 - Reserved Register - warp:76, reg: 27
GPGPU-Sim Cycle 2401: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 6
GPGPU-Sim Cycle 2401: SCOREBOARD - Core 0 - New longopreg marked - tid:76, reg: 8
DICE-Sim Functional: cycle 2402, cgra_core 0 executed thread 73 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 204
DICE-Sim uArch:  push_ld_request, port = 1, credit = 203
GPGPU-Sim Cycle 2402: SCOREBOARD - Core 0 - Release register - warp:73, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2402, operands ready of thread 77 for dice block id = 2
GPGPU-Sim Cycle 2402: SCOREBOARD - Core 0 - Reserved Register - warp:77, reg: 27
GPGPU-Sim Cycle 2402: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 6
GPGPU-Sim Cycle 2402: SCOREBOARD - Core 0 - New longopreg marked - tid:77, reg: 8
DICE-Sim Functional: cycle 2403, cgra_core 0 executed thread 74 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 203
DICE-Sim uArch:  push_ld_request, port = 1, credit = 202
GPGPU-Sim Cycle 2403: SCOREBOARD - Core 0 - Release register - warp:74, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2403, operands ready of thread 78 for dice block id = 2
GPGPU-Sim Cycle 2403: SCOREBOARD - Core 0 - Reserved Register - warp:78, reg: 27
GPGPU-Sim Cycle 2403: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 6
GPGPU-Sim Cycle 2403: SCOREBOARD - Core 0 - New longopreg marked - tid:78, reg: 8
DICE-Sim Functional: cycle 2404, cgra_core 0 executed thread 75 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 202
DICE-Sim uArch:  push_ld_request, port = 1, credit = 201
GPGPU-Sim Cycle 2404: SCOREBOARD - Core 0 - Release register - warp:75, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2404, operands ready of thread 79 for dice block id = 2
GPGPU-Sim Cycle 2404: SCOREBOARD - Core 0 - Reserved Register - warp:79, reg: 27
GPGPU-Sim Cycle 2404: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 6
GPGPU-Sim Cycle 2404: SCOREBOARD - Core 0 - New longopreg marked - tid:79, reg: 8
DICE-Sim Functional: cycle 2405, cgra_core 0 executed thread 76 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 201
DICE-Sim uArch:  push_ld_request, port = 1, credit = 200
GPGPU-Sim Cycle 2405: SCOREBOARD - Core 0 - Release register - warp:76, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2405, operands ready of thread 80 for dice block id = 2
GPGPU-Sim Cycle 2405: SCOREBOARD - Core 0 - Reserved Register - warp:80, reg: 27
GPGPU-Sim Cycle 2405: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 6
GPGPU-Sim Cycle 2405: SCOREBOARD - Core 0 - New longopreg marked - tid:80, reg: 8
DICE-Sim Functional: cycle 2406, cgra_core 0 executed thread 77 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 200
DICE-Sim uArch:  push_ld_request, port = 1, credit = 199
GPGPU-Sim Cycle 2406: SCOREBOARD - Core 0 - Release register - warp:77, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2406, operands ready of thread 81 for dice block id = 2
GPGPU-Sim Cycle 2406: SCOREBOARD - Core 0 - Reserved Register - warp:81, reg: 27
GPGPU-Sim Cycle 2406: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 6
GPGPU-Sim Cycle 2406: SCOREBOARD - Core 0 - New longopreg marked - tid:81, reg: 8
DICE-Sim Functional: cycle 2407, cgra_core 0 executed thread 78 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 199
DICE-Sim uArch:  push_ld_request, port = 1, credit = 198
GPGPU-Sim Cycle 2407: SCOREBOARD - Core 0 - Release register - warp:78, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2407, operands ready of thread 82 for dice block id = 2
GPGPU-Sim Cycle 2407: SCOREBOARD - Core 0 - Reserved Register - warp:82, reg: 27
GPGPU-Sim Cycle 2407: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 6
GPGPU-Sim Cycle 2407: SCOREBOARD - Core 0 - New longopreg marked - tid:82, reg: 8
DICE-Sim Functional: cycle 2408, cgra_core 0 executed thread 79 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 198
DICE-Sim uArch:  push_ld_request, port = 1, credit = 197
GPGPU-Sim Cycle 2408: SCOREBOARD - Core 0 - Release register - warp:79, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2408, operands ready of thread 83 for dice block id = 2
GPGPU-Sim Cycle 2408: SCOREBOARD - Core 0 - Reserved Register - warp:83, reg: 27
GPGPU-Sim Cycle 2408: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 6
GPGPU-Sim Cycle 2408: SCOREBOARD - Core 0 - New longopreg marked - tid:83, reg: 8
DICE-Sim Functional: cycle 2409, cgra_core 0 executed thread 80 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 197
DICE-Sim uArch:  push_ld_request, port = 1, credit = 196
GPGPU-Sim Cycle 2409: SCOREBOARD - Core 0 - Release register - warp:80, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2409, operands ready of thread 84 for dice block id = 2
GPGPU-Sim Cycle 2409: SCOREBOARD - Core 0 - Reserved Register - warp:84, reg: 27
GPGPU-Sim Cycle 2409: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 6
GPGPU-Sim Cycle 2409: SCOREBOARD - Core 0 - New longopreg marked - tid:84, reg: 8
DICE-Sim Functional: cycle 2410, cgra_core 0 executed thread 81 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 196
DICE-Sim uArch:  push_ld_request, port = 1, credit = 195
GPGPU-Sim Cycle 2410: SCOREBOARD - Core 0 - Release register - warp:81, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2410, operands ready of thread 85 for dice block id = 2
GPGPU-Sim Cycle 2410: SCOREBOARD - Core 0 - Reserved Register - warp:85, reg: 27
GPGPU-Sim Cycle 2410: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 6
GPGPU-Sim Cycle 2410: SCOREBOARD - Core 0 - New longopreg marked - tid:85, reg: 8
DICE-Sim Functional: cycle 2411, cgra_core 0 executed thread 82 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 195
DICE-Sim uArch:  push_ld_request, port = 1, credit = 194
GPGPU-Sim Cycle 2411: SCOREBOARD - Core 0 - Release register - warp:82, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2411, operands ready of thread 86 for dice block id = 2
GPGPU-Sim Cycle 2411: SCOREBOARD - Core 0 - Reserved Register - warp:86, reg: 27
GPGPU-Sim Cycle 2411: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 6
GPGPU-Sim Cycle 2411: SCOREBOARD - Core 0 - New longopreg marked - tid:86, reg: 8
DICE-Sim Functional: cycle 2412, cgra_core 0 executed thread 83 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 194
DICE-Sim uArch:  push_ld_request, port = 1, credit = 193
GPGPU-Sim Cycle 2412: SCOREBOARD - Core 0 - Release register - warp:83, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2412, operands ready of thread 87 for dice block id = 2
GPGPU-Sim Cycle 2412: SCOREBOARD - Core 0 - Reserved Register - warp:87, reg: 27
GPGPU-Sim Cycle 2412: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 6
GPGPU-Sim Cycle 2412: SCOREBOARD - Core 0 - New longopreg marked - tid:87, reg: 8
DICE-Sim Functional: cycle 2413, cgra_core 0 executed thread 84 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 193
DICE-Sim uArch:  push_ld_request, port = 1, credit = 192
GPGPU-Sim Cycle 2413: SCOREBOARD - Core 0 - Release register - warp:84, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2413, operands ready of thread 88 for dice block id = 2
GPGPU-Sim Cycle 2413: SCOREBOARD - Core 0 - Reserved Register - warp:88, reg: 27
GPGPU-Sim Cycle 2413: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 6
GPGPU-Sim Cycle 2413: SCOREBOARD - Core 0 - New longopreg marked - tid:88, reg: 8
DICE-Sim Functional: cycle 2414, cgra_core 0 executed thread 85 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 192
DICE-Sim uArch:  push_ld_request, port = 1, credit = 191
GPGPU-Sim Cycle 2414: SCOREBOARD - Core 0 - Release register - warp:85, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2414, operands ready of thread 89 for dice block id = 2
GPGPU-Sim Cycle 2414: SCOREBOARD - Core 0 - Reserved Register - warp:89, reg: 27
GPGPU-Sim Cycle 2414: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 6
GPGPU-Sim Cycle 2414: SCOREBOARD - Core 0 - New longopreg marked - tid:89, reg: 8
DICE-Sim Functional: cycle 2415, cgra_core 0 executed thread 86 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 191
DICE-Sim uArch:  push_ld_request, port = 1, credit = 190
GPGPU-Sim Cycle 2415: SCOREBOARD - Core 0 - Release register - warp:86, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2415, operands ready of thread 90 for dice block id = 2
GPGPU-Sim Cycle 2415: SCOREBOARD - Core 0 - Reserved Register - warp:90, reg: 27
GPGPU-Sim Cycle 2415: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 6
GPGPU-Sim Cycle 2415: SCOREBOARD - Core 0 - New longopreg marked - tid:90, reg: 8
DICE-Sim Functional: cycle 2416, cgra_core 0 executed thread 87 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 190
DICE-Sim uArch:  push_ld_request, port = 1, credit = 189
GPGPU-Sim Cycle 2416: SCOREBOARD - Core 0 - Release register - warp:87, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2416, operands ready of thread 91 for dice block id = 2
GPGPU-Sim Cycle 2416: SCOREBOARD - Core 0 - Reserved Register - warp:91, reg: 27
GPGPU-Sim Cycle 2416: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 6
GPGPU-Sim Cycle 2416: SCOREBOARD - Core 0 - New longopreg marked - tid:91, reg: 8
DICE-Sim Functional: cycle 2417, cgra_core 0 executed thread 88 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 189
DICE-Sim uArch:  push_ld_request, port = 1, credit = 188
GPGPU-Sim Cycle 2417: SCOREBOARD - Core 0 - Release register - warp:88, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2417, operands ready of thread 92 for dice block id = 2
GPGPU-Sim Cycle 2417: SCOREBOARD - Core 0 - Reserved Register - warp:92, reg: 27
GPGPU-Sim Cycle 2417: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 6
GPGPU-Sim Cycle 2417: SCOREBOARD - Core 0 - New longopreg marked - tid:92, reg: 8
DICE-Sim Functional: cycle 2418, cgra_core 0 executed thread 89 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 188
DICE-Sim uArch:  push_ld_request, port = 1, credit = 187
GPGPU-Sim Cycle 2418: SCOREBOARD - Core 0 - Release register - warp:89, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2418, operands ready of thread 93 for dice block id = 2
GPGPU-Sim Cycle 2418: SCOREBOARD - Core 0 - Reserved Register - warp:93, reg: 27
GPGPU-Sim Cycle 2418: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 6
GPGPU-Sim Cycle 2418: SCOREBOARD - Core 0 - New longopreg marked - tid:93, reg: 8
DICE-Sim Functional: cycle 2419, cgra_core 0 executed thread 90 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 187
DICE-Sim uArch:  push_ld_request, port = 1, credit = 186
GPGPU-Sim Cycle 2419: SCOREBOARD - Core 0 - Release register - warp:90, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2419, operands ready of thread 94 for dice block id = 2
GPGPU-Sim Cycle 2419: SCOREBOARD - Core 0 - Reserved Register - warp:94, reg: 27
GPGPU-Sim Cycle 2419: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 6
GPGPU-Sim Cycle 2419: SCOREBOARD - Core 0 - New longopreg marked - tid:94, reg: 8
DICE-Sim Functional: cycle 2420, cgra_core 0 executed thread 91 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 186
DICE-Sim uArch:  push_ld_request, port = 1, credit = 185
GPGPU-Sim Cycle 2420: SCOREBOARD - Core 0 - Release register - warp:91, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2420, operands ready of thread 95 for dice block id = 2
GPGPU-Sim Cycle 2420: SCOREBOARD - Core 0 - Reserved Register - warp:95, reg: 27
GPGPU-Sim Cycle 2420: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 6
GPGPU-Sim Cycle 2420: SCOREBOARD - Core 0 - New longopreg marked - tid:95, reg: 8
DICE-Sim Functional: cycle 2421, cgra_core 0 executed thread 92 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 185
DICE-Sim uArch:  push_ld_request, port = 1, credit = 184
GPGPU-Sim Cycle 2421: SCOREBOARD - Core 0 - Release register - warp:92, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2421, operands ready of thread 96 for dice block id = 2
GPGPU-Sim Cycle 2421: SCOREBOARD - Core 0 - Reserved Register - warp:96, reg: 27
GPGPU-Sim Cycle 2421: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 6
GPGPU-Sim Cycle 2421: SCOREBOARD - Core 0 - New longopreg marked - tid:96, reg: 8
DICE-Sim Functional: cycle 2422, cgra_core 0 executed thread 93 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 184
DICE-Sim uArch:  push_ld_request, port = 1, credit = 183
GPGPU-Sim Cycle 2422: SCOREBOARD - Core 0 - Release register - warp:93, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2422, operands ready of thread 97 for dice block id = 2
GPGPU-Sim Cycle 2422: SCOREBOARD - Core 0 - Reserved Register - warp:97, reg: 27
GPGPU-Sim Cycle 2422: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 6
GPGPU-Sim Cycle 2422: SCOREBOARD - Core 0 - New longopreg marked - tid:97, reg: 8
DICE-Sim Functional: cycle 2423, cgra_core 0 executed thread 94 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 183
DICE-Sim uArch:  push_ld_request, port = 1, credit = 182
GPGPU-Sim Cycle 2423: SCOREBOARD - Core 0 - Release register - warp:94, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2423, operands ready of thread 98 for dice block id = 2
GPGPU-Sim Cycle 2423: SCOREBOARD - Core 0 - Reserved Register - warp:98, reg: 27
GPGPU-Sim Cycle 2423: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 6
GPGPU-Sim Cycle 2423: SCOREBOARD - Core 0 - New longopreg marked - tid:98, reg: 8
DICE-Sim Functional: cycle 2424, cgra_core 0 executed thread 95 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 182
DICE-Sim uArch:  push_ld_request, port = 1, credit = 181
GPGPU-Sim Cycle 2424: SCOREBOARD - Core 0 - Release register - warp:95, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2424, operands ready of thread 99 for dice block id = 2
GPGPU-Sim Cycle 2424: SCOREBOARD - Core 0 - Reserved Register - warp:99, reg: 27
GPGPU-Sim Cycle 2424: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 6
GPGPU-Sim Cycle 2424: SCOREBOARD - Core 0 - New longopreg marked - tid:99, reg: 8
DICE-Sim Functional: cycle 2425, cgra_core 0 executed thread 96 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 181
DICE-Sim uArch:  push_ld_request, port = 1, credit = 180
GPGPU-Sim Cycle 2425: SCOREBOARD - Core 0 - Release register - warp:96, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2425, operands ready of thread 100 for dice block id = 2
GPGPU-Sim Cycle 2425: SCOREBOARD - Core 0 - Reserved Register - warp:100, reg: 27
GPGPU-Sim Cycle 2425: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 6
GPGPU-Sim Cycle 2425: SCOREBOARD - Core 0 - New longopreg marked - tid:100, reg: 8
DICE-Sim Functional: cycle 2426, cgra_core 0 executed thread 97 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 180
DICE-Sim uArch:  push_ld_request, port = 1, credit = 179
GPGPU-Sim Cycle 2426: SCOREBOARD - Core 0 - Release register - warp:97, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2426, operands ready of thread 101 for dice block id = 2
GPGPU-Sim Cycle 2426: SCOREBOARD - Core 0 - Reserved Register - warp:101, reg: 27
GPGPU-Sim Cycle 2426: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 6
GPGPU-Sim Cycle 2426: SCOREBOARD - Core 0 - New longopreg marked - tid:101, reg: 8
DICE-Sim Functional: cycle 2427, cgra_core 0 executed thread 98 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 179
DICE-Sim uArch:  push_ld_request, port = 1, credit = 178
GPGPU-Sim Cycle 2427: SCOREBOARD - Core 0 - Release register - warp:98, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2427, operands ready of thread 102 for dice block id = 2
GPGPU-Sim Cycle 2427: SCOREBOARD - Core 0 - Reserved Register - warp:102, reg: 27
GPGPU-Sim Cycle 2427: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 6
GPGPU-Sim Cycle 2427: SCOREBOARD - Core 0 - New longopreg marked - tid:102, reg: 8
DICE-Sim Functional: cycle 2428, cgra_core 0 executed thread 99 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 178
DICE-Sim uArch:  push_ld_request, port = 1, credit = 177
GPGPU-Sim Cycle 2428: SCOREBOARD - Core 0 - Release register - warp:99, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2428, operands ready of thread 103 for dice block id = 2
GPGPU-Sim Cycle 2428: SCOREBOARD - Core 0 - Reserved Register - warp:103, reg: 27
GPGPU-Sim Cycle 2428: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 6
GPGPU-Sim Cycle 2428: SCOREBOARD - Core 0 - New longopreg marked - tid:103, reg: 8
DICE-Sim Functional: cycle 2429, cgra_core 0 executed thread 100 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 177
DICE-Sim uArch:  push_ld_request, port = 1, credit = 176
GPGPU-Sim Cycle 2429: SCOREBOARD - Core 0 - Release register - warp:100, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2429, operands ready of thread 104 for dice block id = 2
GPGPU-Sim Cycle 2429: SCOREBOARD - Core 0 - Reserved Register - warp:104, reg: 27
GPGPU-Sim Cycle 2429: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 6
GPGPU-Sim Cycle 2429: SCOREBOARD - Core 0 - New longopreg marked - tid:104, reg: 8
DICE-Sim Functional: cycle 2430, cgra_core 0 executed thread 101 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 176
DICE-Sim uArch:  push_ld_request, port = 1, credit = 175
GPGPU-Sim Cycle 2430: SCOREBOARD - Core 0 - Release register - warp:101, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2430, operands ready of thread 105 for dice block id = 2
GPGPU-Sim Cycle 2430: SCOREBOARD - Core 0 - Reserved Register - warp:105, reg: 27
GPGPU-Sim Cycle 2430: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 6
GPGPU-Sim Cycle 2430: SCOREBOARD - Core 0 - New longopreg marked - tid:105, reg: 8
DICE-Sim Functional: cycle 2431, cgra_core 0 executed thread 102 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 175
DICE-Sim uArch:  push_ld_request, port = 1, credit = 174
GPGPU-Sim Cycle 2431: SCOREBOARD - Core 0 - Release register - warp:102, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2431, operands ready of thread 106 for dice block id = 2
GPGPU-Sim Cycle 2431: SCOREBOARD - Core 0 - Reserved Register - warp:106, reg: 27
GPGPU-Sim Cycle 2431: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 6
GPGPU-Sim Cycle 2431: SCOREBOARD - Core 0 - New longopreg marked - tid:106, reg: 8
DICE-Sim Functional: cycle 2432, cgra_core 0 executed thread 103 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 174
DICE-Sim uArch:  push_ld_request, port = 1, credit = 173
GPGPU-Sim Cycle 2432: SCOREBOARD - Core 0 - Release register - warp:103, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2432, operands ready of thread 107 for dice block id = 2
GPGPU-Sim Cycle 2432: SCOREBOARD - Core 0 - Reserved Register - warp:107, reg: 27
GPGPU-Sim Cycle 2432: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 6
GPGPU-Sim Cycle 2432: SCOREBOARD - Core 0 - New longopreg marked - tid:107, reg: 8
DICE-Sim Functional: cycle 2433, cgra_core 0 executed thread 104 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 173
DICE-Sim uArch:  push_ld_request, port = 1, credit = 172
GPGPU-Sim Cycle 2433: SCOREBOARD - Core 0 - Release register - warp:104, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2433, operands ready of thread 108 for dice block id = 2
GPGPU-Sim Cycle 2433: SCOREBOARD - Core 0 - Reserved Register - warp:108, reg: 27
GPGPU-Sim Cycle 2433: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 6
GPGPU-Sim Cycle 2433: SCOREBOARD - Core 0 - New longopreg marked - tid:108, reg: 8
DICE-Sim Functional: cycle 2434, cgra_core 0 executed thread 105 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 172
DICE-Sim uArch:  push_ld_request, port = 1, credit = 171
GPGPU-Sim Cycle 2434: SCOREBOARD - Core 0 - Release register - warp:105, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2434, operands ready of thread 109 for dice block id = 2
GPGPU-Sim Cycle 2434: SCOREBOARD - Core 0 - Reserved Register - warp:109, reg: 27
GPGPU-Sim Cycle 2434: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 6
GPGPU-Sim Cycle 2434: SCOREBOARD - Core 0 - New longopreg marked - tid:109, reg: 8
DICE-Sim Functional: cycle 2435, cgra_core 0 executed thread 106 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 171
DICE-Sim uArch:  push_ld_request, port = 1, credit = 170
GPGPU-Sim Cycle 2435: SCOREBOARD - Core 0 - Release register - warp:106, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2435, operands ready of thread 110 for dice block id = 2
GPGPU-Sim Cycle 2435: SCOREBOARD - Core 0 - Reserved Register - warp:110, reg: 27
GPGPU-Sim Cycle 2435: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 6
GPGPU-Sim Cycle 2435: SCOREBOARD - Core 0 - New longopreg marked - tid:110, reg: 8
DICE-Sim Functional: cycle 2436, cgra_core 0 executed thread 107 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 170
DICE-Sim uArch:  push_ld_request, port = 1, credit = 169
GPGPU-Sim Cycle 2436: SCOREBOARD - Core 0 - Release register - warp:107, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2436, operands ready of thread 111 for dice block id = 2
GPGPU-Sim Cycle 2436: SCOREBOARD - Core 0 - Reserved Register - warp:111, reg: 27
GPGPU-Sim Cycle 2436: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 6
GPGPU-Sim Cycle 2436: SCOREBOARD - Core 0 - New longopreg marked - tid:111, reg: 8
DICE-Sim Functional: cycle 2437, cgra_core 0 executed thread 108 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 169
DICE-Sim uArch:  push_ld_request, port = 1, credit = 168
GPGPU-Sim Cycle 2437: SCOREBOARD - Core 0 - Release register - warp:108, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2437, operands ready of thread 112 for dice block id = 2
GPGPU-Sim Cycle 2437: SCOREBOARD - Core 0 - Reserved Register - warp:112, reg: 27
GPGPU-Sim Cycle 2437: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 6
GPGPU-Sim Cycle 2437: SCOREBOARD - Core 0 - New longopreg marked - tid:112, reg: 8
DICE-Sim Functional: cycle 2438, cgra_core 0 executed thread 109 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 168
DICE-Sim uArch:  push_ld_request, port = 1, credit = 167
GPGPU-Sim Cycle 2438: SCOREBOARD - Core 0 - Release register - warp:109, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2438, operands ready of thread 113 for dice block id = 2
GPGPU-Sim Cycle 2438: SCOREBOARD - Core 0 - Reserved Register - warp:113, reg: 27
GPGPU-Sim Cycle 2438: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 6
GPGPU-Sim Cycle 2438: SCOREBOARD - Core 0 - New longopreg marked - tid:113, reg: 8
DICE-Sim Functional: cycle 2439, cgra_core 0 executed thread 110 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 167
DICE-Sim uArch:  push_ld_request, port = 1, credit = 166
GPGPU-Sim Cycle 2439: SCOREBOARD - Core 0 - Release register - warp:110, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2439, operands ready of thread 114 for dice block id = 2
GPGPU-Sim Cycle 2439: SCOREBOARD - Core 0 - Reserved Register - warp:114, reg: 27
GPGPU-Sim Cycle 2439: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 6
GPGPU-Sim Cycle 2439: SCOREBOARD - Core 0 - New longopreg marked - tid:114, reg: 8
DICE-Sim Functional: cycle 2440, cgra_core 0 executed thread 111 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 166
DICE-Sim uArch:  push_ld_request, port = 1, credit = 165
GPGPU-Sim Cycle 2440: SCOREBOARD - Core 0 - Release register - warp:111, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2440, operands ready of thread 115 for dice block id = 2
GPGPU-Sim Cycle 2440: SCOREBOARD - Core 0 - Reserved Register - warp:115, reg: 27
GPGPU-Sim Cycle 2440: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 6
GPGPU-Sim Cycle 2440: SCOREBOARD - Core 0 - New longopreg marked - tid:115, reg: 8
DICE-Sim Functional: cycle 2441, cgra_core 0 executed thread 112 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 165
DICE-Sim uArch:  push_ld_request, port = 1, credit = 164
GPGPU-Sim Cycle 2441: SCOREBOARD - Core 0 - Release register - warp:112, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2441, operands ready of thread 116 for dice block id = 2
GPGPU-Sim Cycle 2441: SCOREBOARD - Core 0 - Reserved Register - warp:116, reg: 27
GPGPU-Sim Cycle 2441: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 6
GPGPU-Sim Cycle 2441: SCOREBOARD - Core 0 - New longopreg marked - tid:116, reg: 8
DICE-Sim Functional: cycle 2442, cgra_core 0 executed thread 113 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 164
DICE-Sim uArch:  push_ld_request, port = 1, credit = 163
GPGPU-Sim Cycle 2442: SCOREBOARD - Core 0 - Release register - warp:113, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2442, operands ready of thread 117 for dice block id = 2
GPGPU-Sim Cycle 2442: SCOREBOARD - Core 0 - Reserved Register - warp:117, reg: 27
GPGPU-Sim Cycle 2442: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 6
GPGPU-Sim Cycle 2442: SCOREBOARD - Core 0 - New longopreg marked - tid:117, reg: 8
DICE-Sim Functional: cycle 2443, cgra_core 0 executed thread 114 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 163
DICE-Sim uArch:  push_ld_request, port = 1, credit = 162
GPGPU-Sim Cycle 2443: SCOREBOARD - Core 0 - Release register - warp:114, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2443, operands ready of thread 118 for dice block id = 2
GPGPU-Sim Cycle 2443: SCOREBOARD - Core 0 - Reserved Register - warp:118, reg: 27
GPGPU-Sim Cycle 2443: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 6
GPGPU-Sim Cycle 2443: SCOREBOARD - Core 0 - New longopreg marked - tid:118, reg: 8
DICE-Sim Functional: cycle 2444, cgra_core 0 executed thread 115 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 162
DICE-Sim uArch:  push_ld_request, port = 1, credit = 161
GPGPU-Sim Cycle 2444: SCOREBOARD - Core 0 - Release register - warp:115, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2444, operands ready of thread 119 for dice block id = 2
GPGPU-Sim Cycle 2444: SCOREBOARD - Core 0 - Reserved Register - warp:119, reg: 27
GPGPU-Sim Cycle 2444: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 6
GPGPU-Sim Cycle 2444: SCOREBOARD - Core 0 - New longopreg marked - tid:119, reg: 8
DICE-Sim Functional: cycle 2445, cgra_core 0 executed thread 116 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 161
DICE-Sim uArch:  push_ld_request, port = 1, credit = 160
GPGPU-Sim Cycle 2445: SCOREBOARD - Core 0 - Release register - warp:116, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2445, operands ready of thread 120 for dice block id = 2
GPGPU-Sim Cycle 2445: SCOREBOARD - Core 0 - Reserved Register - warp:120, reg: 27
GPGPU-Sim Cycle 2445: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 6
GPGPU-Sim Cycle 2445: SCOREBOARD - Core 0 - New longopreg marked - tid:120, reg: 8
DICE-Sim Functional: cycle 2446, cgra_core 0 executed thread 117 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 160
DICE-Sim uArch:  push_ld_request, port = 1, credit = 159
GPGPU-Sim Cycle 2446: SCOREBOARD - Core 0 - Release register - warp:117, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2446, operands ready of thread 121 for dice block id = 2
GPGPU-Sim Cycle 2446: SCOREBOARD - Core 0 - Reserved Register - warp:121, reg: 27
GPGPU-Sim Cycle 2446: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 6
GPGPU-Sim Cycle 2446: SCOREBOARD - Core 0 - New longopreg marked - tid:121, reg: 8
DICE-Sim Functional: cycle 2447, cgra_core 0 executed thread 118 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 159
DICE-Sim uArch:  push_ld_request, port = 1, credit = 158
GPGPU-Sim Cycle 2447: SCOREBOARD - Core 0 - Release register - warp:118, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2447, operands ready of thread 122 for dice block id = 2
GPGPU-Sim Cycle 2447: SCOREBOARD - Core 0 - Reserved Register - warp:122, reg: 27
GPGPU-Sim Cycle 2447: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 6
GPGPU-Sim Cycle 2447: SCOREBOARD - Core 0 - New longopreg marked - tid:122, reg: 8
DICE-Sim Functional: cycle 2448, cgra_core 0 executed thread 119 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 158
DICE-Sim uArch:  push_ld_request, port = 1, credit = 157
GPGPU-Sim Cycle 2448: SCOREBOARD - Core 0 - Release register - warp:119, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2448, operands ready of thread 123 for dice block id = 2
GPGPU-Sim Cycle 2448: SCOREBOARD - Core 0 - Reserved Register - warp:123, reg: 27
GPGPU-Sim Cycle 2448: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 6
GPGPU-Sim Cycle 2448: SCOREBOARD - Core 0 - New longopreg marked - tid:123, reg: 8
DICE-Sim Functional: cycle 2449, cgra_core 0 executed thread 120 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 157
DICE-Sim uArch:  push_ld_request, port = 1, credit = 156
GPGPU-Sim Cycle 2449: SCOREBOARD - Core 0 - Release register - warp:120, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2449, operands ready of thread 124 for dice block id = 2
GPGPU-Sim Cycle 2449: SCOREBOARD - Core 0 - Reserved Register - warp:124, reg: 27
GPGPU-Sim Cycle 2449: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 6
GPGPU-Sim Cycle 2449: SCOREBOARD - Core 0 - New longopreg marked - tid:124, reg: 8
DICE-Sim Functional: cycle 2450, cgra_core 0 executed thread 121 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 156
DICE-Sim uArch:  push_ld_request, port = 1, credit = 155
GPGPU-Sim Cycle 2450: SCOREBOARD - Core 0 - Release register - warp:121, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2450, operands ready of thread 125 for dice block id = 2
GPGPU-Sim Cycle 2450: SCOREBOARD - Core 0 - Reserved Register - warp:125, reg: 27
GPGPU-Sim Cycle 2450: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 6
GPGPU-Sim Cycle 2450: SCOREBOARD - Core 0 - New longopreg marked - tid:125, reg: 8
DICE-Sim Functional: cycle 2451, cgra_core 0 executed thread 122 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 155
DICE-Sim uArch:  push_ld_request, port = 1, credit = 154
GPGPU-Sim Cycle 2451: SCOREBOARD - Core 0 - Release register - warp:122, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2451, operands ready of thread 126 for dice block id = 2
GPGPU-Sim Cycle 2451: SCOREBOARD - Core 0 - Reserved Register - warp:126, reg: 27
GPGPU-Sim Cycle 2451: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 6
GPGPU-Sim Cycle 2451: SCOREBOARD - Core 0 - New longopreg marked - tid:126, reg: 8
GPGPU-Sim Cycle 2452: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=f0000300, status=2
DICE-Sim Functional: cycle 2452, cgra_core 0 executed thread 123 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 154
DICE-Sim uArch:  push_ld_request, port = 1, credit = 153
GPGPU-Sim Cycle 2452: SCOREBOARD - Core 0 - Release register - warp:123, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2452, operands ready of thread 127 for dice block id = 2
GPGPU-Sim Cycle 2452: SCOREBOARD - Core 0 - Reserved Register - warp:127, reg: 27
GPGPU-Sim Cycle 2452: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 6
GPGPU-Sim Cycle 2452: SCOREBOARD - Core 0 - New longopreg marked - tid:127, reg: 8
GPGPU-Sim Cycle 2453: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=f0000320, status=2
DICE-Sim Functional: cycle 2453, cgra_core 0 executed thread 124 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 153
DICE-Sim uArch:  push_ld_request, port = 1, credit = 152
GPGPU-Sim Cycle 2453: SCOREBOARD - Core 0 - Release register - warp:124, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2453, operands ready of thread 128 for dice block id = 2
GPGPU-Sim Cycle 2453: SCOREBOARD - Core 0 - Reserved Register - warp:128, reg: 27
GPGPU-Sim Cycle 2453: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 6
GPGPU-Sim Cycle 2453: SCOREBOARD - Core 0 - New longopreg marked - tid:128, reg: 8
GPGPU-Sim Cycle 2454: MEMORY_PARTITION_UNIT -  3 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2454: MEMORY_PARTITION_UNIT -  3 - Issue mem_fetch request 0x619000205d80 from sub partition 0 to dram
GPGPU-Sim Cycle 2454: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=f0000340, status=2
DICE-Sim Functional: cycle 2454, cgra_core 0 executed thread 125 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 152
DICE-Sim uArch:  push_ld_request, port = 1, credit = 151
GPGPU-Sim Cycle 2454: SCOREBOARD - Core 0 - Release register - warp:125, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2454, operands ready of thread 129 for dice block id = 2
GPGPU-Sim Cycle 2454: SCOREBOARD - Core 0 - Reserved Register - warp:129, reg: 27
GPGPU-Sim Cycle 2454: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 6
GPGPU-Sim Cycle 2454: SCOREBOARD - Core 0 - New longopreg marked - tid:129, reg: 8
GPGPU-Sim Cycle 2455: MEMORY_PARTITION_UNIT -  3 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2455: MEMORY_PARTITION_UNIT -  3 - Issue mem_fetch request 0x619000206280 from sub partition 0 to dram
GPGPU-Sim Cycle 2455: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=f0000360, status=2
DICE-Sim Functional: cycle 2455, cgra_core 0 executed thread 126 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 151
DICE-Sim uArch:  push_ld_request, port = 1, credit = 150
GPGPU-Sim Cycle 2455: SCOREBOARD - Core 0 - Release register - warp:126, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2455, operands ready of thread 130 for dice block id = 2
GPGPU-Sim Cycle 2455: SCOREBOARD - Core 0 - Reserved Register - warp:130, reg: 27
GPGPU-Sim Cycle 2455: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 6
GPGPU-Sim Cycle 2455: SCOREBOARD - Core 0 - New longopreg marked - tid:130, reg: 8
GPGPU-Sim Cycle 2456: MEMORY_PARTITION_UNIT -  3 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2456: MEMORY_PARTITION_UNIT -  3 - Issue mem_fetch request 0x619000206780 from sub partition 0 to dram
DICE-Sim Functional: cycle 2456, cgra_core 0 executed thread 127 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 150
DICE-Sim uArch:  push_ld_request, port = 1, credit = 149
GPGPU-Sim Cycle 2456: SCOREBOARD - Core 0 - Release register - warp:127, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2456, operands ready of thread 131 for dice block id = 2
GPGPU-Sim Cycle 2456: SCOREBOARD - Core 0 - Reserved Register - warp:131, reg: 27
GPGPU-Sim Cycle 2456: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 6
GPGPU-Sim Cycle 2456: SCOREBOARD - Core 0 - New longopreg marked - tid:131, reg: 8
GPGPU-Sim Cycle 2457: MEMORY_PARTITION_UNIT -  3 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2457: MEMORY_PARTITION_UNIT -  3 - Issue mem_fetch request 0x619000206c80 from sub partition 0 to dram
DICE-Sim Functional: cycle 2457, cgra_core 0 executed thread 128 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 149
DICE-Sim uArch:  push_ld_request, port = 1, credit = 148
GPGPU-Sim Cycle 2457: SCOREBOARD - Core 0 - Release register - warp:128, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2457, operands ready of thread 132 for dice block id = 2
GPGPU-Sim Cycle 2457: SCOREBOARD - Core 0 - Reserved Register - warp:132, reg: 27
GPGPU-Sim Cycle 2457: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 6
GPGPU-Sim Cycle 2457: SCOREBOARD - Core 0 - New longopreg marked - tid:132, reg: 8
DICE-Sim Functional: cycle 2458, cgra_core 0 executed thread 129 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 148
DICE-Sim uArch:  push_ld_request, port = 1, credit = 147
GPGPU-Sim Cycle 2458: SCOREBOARD - Core 0 - Release register - warp:129, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2458, operands ready of thread 133 for dice block id = 2
GPGPU-Sim Cycle 2458: SCOREBOARD - Core 0 - Reserved Register - warp:133, reg: 27
GPGPU-Sim Cycle 2458: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 6
GPGPU-Sim Cycle 2458: SCOREBOARD - Core 0 - New longopreg marked - tid:133, reg: 8
DICE-Sim Functional: cycle 2459, cgra_core 0 executed thread 130 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 147
DICE-Sim uArch:  push_ld_request, port = 1, credit = 146
GPGPU-Sim Cycle 2459: SCOREBOARD - Core 0 - Release register - warp:130, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2459, operands ready of thread 134 for dice block id = 2
GPGPU-Sim Cycle 2459: SCOREBOARD - Core 0 - Reserved Register - warp:134, reg: 27
GPGPU-Sim Cycle 2459: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 6
GPGPU-Sim Cycle 2459: SCOREBOARD - Core 0 - New longopreg marked - tid:134, reg: 8
DICE-Sim Functional: cycle 2460, cgra_core 0 executed thread 131 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 146
DICE-Sim uArch:  push_ld_request, port = 1, credit = 145
GPGPU-Sim Cycle 2460: SCOREBOARD - Core 0 - Release register - warp:131, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2460, operands ready of thread 135 for dice block id = 2
GPGPU-Sim Cycle 2460: SCOREBOARD - Core 0 - Reserved Register - warp:135, reg: 27
GPGPU-Sim Cycle 2460: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 6
GPGPU-Sim Cycle 2460: SCOREBOARD - Core 0 - New longopreg marked - tid:135, reg: 8
DICE-Sim Functional: cycle 2461, cgra_core 0 executed thread 132 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 145
DICE-Sim uArch:  push_ld_request, port = 1, credit = 144
GPGPU-Sim Cycle 2461: SCOREBOARD - Core 0 - Release register - warp:132, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2461, operands ready of thread 136 for dice block id = 2
GPGPU-Sim Cycle 2461: SCOREBOARD - Core 0 - Reserved Register - warp:136, reg: 27
GPGPU-Sim Cycle 2461: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 6
GPGPU-Sim Cycle 2461: SCOREBOARD - Core 0 - New longopreg marked - tid:136, reg: 8
DICE-Sim Functional: cycle 2462, cgra_core 0 executed thread 133 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 144
DICE-Sim uArch:  push_ld_request, port = 1, credit = 143
GPGPU-Sim Cycle 2462: SCOREBOARD - Core 0 - Release register - warp:133, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2462, operands ready of thread 137 for dice block id = 2
GPGPU-Sim Cycle 2462: SCOREBOARD - Core 0 - Reserved Register - warp:137, reg: 27
GPGPU-Sim Cycle 2462: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 6
GPGPU-Sim Cycle 2462: SCOREBOARD - Core 0 - New longopreg marked - tid:137, reg: 8
DICE-Sim Functional: cycle 2463, cgra_core 0 executed thread 134 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 143
DICE-Sim uArch:  push_ld_request, port = 1, credit = 142
GPGPU-Sim Cycle 2463: SCOREBOARD - Core 0 - Release register - warp:134, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2463, operands ready of thread 138 for dice block id = 2
GPGPU-Sim Cycle 2463: SCOREBOARD - Core 0 - Reserved Register - warp:138, reg: 27
GPGPU-Sim Cycle 2463: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 6
GPGPU-Sim Cycle 2463: SCOREBOARD - Core 0 - New longopreg marked - tid:138, reg: 8
DICE-Sim Functional: cycle 2464, cgra_core 0 executed thread 135 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 142
DICE-Sim uArch:  push_ld_request, port = 1, credit = 141
GPGPU-Sim Cycle 2464: SCOREBOARD - Core 0 - Release register - warp:135, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2464, operands ready of thread 139 for dice block id = 2
GPGPU-Sim Cycle 2464: SCOREBOARD - Core 0 - Reserved Register - warp:139, reg: 27
GPGPU-Sim Cycle 2464: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 6
GPGPU-Sim Cycle 2464: SCOREBOARD - Core 0 - New longopreg marked - tid:139, reg: 8
DICE-Sim Functional: cycle 2465, cgra_core 0 executed thread 136 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 141
DICE-Sim uArch:  push_ld_request, port = 1, credit = 140
GPGPU-Sim Cycle 2465: SCOREBOARD - Core 0 - Release register - warp:136, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2465, operands ready of thread 140 for dice block id = 2
GPGPU-Sim Cycle 2465: SCOREBOARD - Core 0 - Reserved Register - warp:140, reg: 27
GPGPU-Sim Cycle 2465: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 6
GPGPU-Sim Cycle 2465: SCOREBOARD - Core 0 - New longopreg marked - tid:140, reg: 8
DICE-Sim Functional: cycle 2466, cgra_core 0 executed thread 137 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 140
DICE-Sim uArch:  push_ld_request, port = 1, credit = 139
GPGPU-Sim Cycle 2466: SCOREBOARD - Core 0 - Release register - warp:137, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2466, operands ready of thread 141 for dice block id = 2
GPGPU-Sim Cycle 2466: SCOREBOARD - Core 0 - Reserved Register - warp:141, reg: 27
GPGPU-Sim Cycle 2466: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 6
GPGPU-Sim Cycle 2466: SCOREBOARD - Core 0 - New longopreg marked - tid:141, reg: 8
DICE-Sim Functional: cycle 2467, cgra_core 0 executed thread 138 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 139
DICE-Sim uArch:  push_ld_request, port = 1, credit = 138
GPGPU-Sim Cycle 2467: SCOREBOARD - Core 0 - Release register - warp:138, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2467, operands ready of thread 142 for dice block id = 2
GPGPU-Sim Cycle 2467: SCOREBOARD - Core 0 - Reserved Register - warp:142, reg: 27
GPGPU-Sim Cycle 2467: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 6
GPGPU-Sim Cycle 2467: SCOREBOARD - Core 0 - New longopreg marked - tid:142, reg: 8
DICE-Sim Functional: cycle 2468, cgra_core 0 executed thread 139 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 138
DICE-Sim uArch:  push_ld_request, port = 1, credit = 137
GPGPU-Sim Cycle 2468: SCOREBOARD - Core 0 - Release register - warp:139, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2468, operands ready of thread 143 for dice block id = 2
GPGPU-Sim Cycle 2468: SCOREBOARD - Core 0 - Reserved Register - warp:143, reg: 27
GPGPU-Sim Cycle 2468: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 6
GPGPU-Sim Cycle 2468: SCOREBOARD - Core 0 - New longopreg marked - tid:143, reg: 8
DICE-Sim Functional: cycle 2469, cgra_core 0 executed thread 140 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 137
DICE-Sim uArch:  push_ld_request, port = 1, credit = 136
GPGPU-Sim Cycle 2469: SCOREBOARD - Core 0 - Release register - warp:140, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2469, operands ready of thread 144 for dice block id = 2
GPGPU-Sim Cycle 2469: SCOREBOARD - Core 0 - Reserved Register - warp:144, reg: 27
GPGPU-Sim Cycle 2469: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 6
GPGPU-Sim Cycle 2469: SCOREBOARD - Core 0 - New longopreg marked - tid:144, reg: 8
DICE-Sim Functional: cycle 2470, cgra_core 0 executed thread 141 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 136
DICE-Sim uArch:  push_ld_request, port = 1, credit = 135
GPGPU-Sim Cycle 2470: SCOREBOARD - Core 0 - Release register - warp:141, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2470, operands ready of thread 145 for dice block id = 2
GPGPU-Sim Cycle 2470: SCOREBOARD - Core 0 - Reserved Register - warp:145, reg: 27
GPGPU-Sim Cycle 2470: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 6
GPGPU-Sim Cycle 2470: SCOREBOARD - Core 0 - New longopreg marked - tid:145, reg: 8
DICE-Sim Functional: cycle 2471, cgra_core 0 executed thread 142 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 135
DICE-Sim uArch:  push_ld_request, port = 1, credit = 134
GPGPU-Sim Cycle 2471: SCOREBOARD - Core 0 - Release register - warp:142, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2471, operands ready of thread 146 for dice block id = 2
GPGPU-Sim Cycle 2471: SCOREBOARD - Core 0 - Reserved Register - warp:146, reg: 27
GPGPU-Sim Cycle 2471: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 6
GPGPU-Sim Cycle 2471: SCOREBOARD - Core 0 - New longopreg marked - tid:146, reg: 8
DICE-Sim Functional: cycle 2472, cgra_core 0 executed thread 143 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 134
DICE-Sim uArch:  push_ld_request, port = 1, credit = 133
GPGPU-Sim Cycle 2472: SCOREBOARD - Core 0 - Release register - warp:143, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2472, operands ready of thread 147 for dice block id = 2
GPGPU-Sim Cycle 2472: SCOREBOARD - Core 0 - Reserved Register - warp:147, reg: 27
GPGPU-Sim Cycle 2472: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 6
GPGPU-Sim Cycle 2472: SCOREBOARD - Core 0 - New longopreg marked - tid:147, reg: 8
DICE-Sim Functional: cycle 2473, cgra_core 0 executed thread 144 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 133
DICE-Sim uArch:  push_ld_request, port = 1, credit = 132
GPGPU-Sim Cycle 2473: SCOREBOARD - Core 0 - Release register - warp:144, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2473, operands ready of thread 148 for dice block id = 2
GPGPU-Sim Cycle 2473: SCOREBOARD - Core 0 - Reserved Register - warp:148, reg: 27
GPGPU-Sim Cycle 2473: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 6
GPGPU-Sim Cycle 2473: SCOREBOARD - Core 0 - New longopreg marked - tid:148, reg: 8
DICE-Sim Functional: cycle 2474, cgra_core 0 executed thread 145 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 132
DICE-Sim uArch:  push_ld_request, port = 1, credit = 131
GPGPU-Sim Cycle 2474: SCOREBOARD - Core 0 - Release register - warp:145, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2474, operands ready of thread 149 for dice block id = 2
GPGPU-Sim Cycle 2474: SCOREBOARD - Core 0 - Reserved Register - warp:149, reg: 27
GPGPU-Sim Cycle 2474: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 6
GPGPU-Sim Cycle 2474: SCOREBOARD - Core 0 - New longopreg marked - tid:149, reg: 8
DICE-Sim Functional: cycle 2475, cgra_core 0 executed thread 146 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 131
DICE-Sim uArch:  push_ld_request, port = 1, credit = 130
GPGPU-Sim Cycle 2475: SCOREBOARD - Core 0 - Release register - warp:146, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2475, operands ready of thread 150 for dice block id = 2
GPGPU-Sim Cycle 2475: SCOREBOARD - Core 0 - Reserved Register - warp:150, reg: 27
GPGPU-Sim Cycle 2475: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 6
GPGPU-Sim Cycle 2475: SCOREBOARD - Core 0 - New longopreg marked - tid:150, reg: 8
DICE-Sim Functional: cycle 2476, cgra_core 0 executed thread 147 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 130
DICE-Sim uArch:  push_ld_request, port = 1, credit = 129
GPGPU-Sim Cycle 2476: SCOREBOARD - Core 0 - Release register - warp:147, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2476, operands ready of thread 151 for dice block id = 2
GPGPU-Sim Cycle 2476: SCOREBOARD - Core 0 - Reserved Register - warp:151, reg: 27
GPGPU-Sim Cycle 2476: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 6
GPGPU-Sim Cycle 2476: SCOREBOARD - Core 0 - New longopreg marked - tid:151, reg: 8
DICE-Sim Functional: cycle 2477, cgra_core 0 executed thread 148 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 129
DICE-Sim uArch:  push_ld_request, port = 1, credit = 128
GPGPU-Sim Cycle 2477: SCOREBOARD - Core 0 - Release register - warp:148, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2477, operands ready of thread 152 for dice block id = 2
GPGPU-Sim Cycle 2477: SCOREBOARD - Core 0 - Reserved Register - warp:152, reg: 27
GPGPU-Sim Cycle 2477: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 6
GPGPU-Sim Cycle 2477: SCOREBOARD - Core 0 - New longopreg marked - tid:152, reg: 8
DICE-Sim Functional: cycle 2478, cgra_core 0 executed thread 149 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 128
DICE-Sim uArch:  push_ld_request, port = 1, credit = 127
GPGPU-Sim Cycle 2478: SCOREBOARD - Core 0 - Release register - warp:149, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2478, operands ready of thread 153 for dice block id = 2
GPGPU-Sim Cycle 2478: SCOREBOARD - Core 0 - Reserved Register - warp:153, reg: 27
GPGPU-Sim Cycle 2478: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 6
GPGPU-Sim Cycle 2478: SCOREBOARD - Core 0 - New longopreg marked - tid:153, reg: 8
DICE-Sim Functional: cycle 2479, cgra_core 0 executed thread 150 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 127
DICE-Sim uArch:  push_ld_request, port = 1, credit = 126
GPGPU-Sim Cycle 2479: SCOREBOARD - Core 0 - Release register - warp:150, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2479, operands ready of thread 154 for dice block id = 2
GPGPU-Sim Cycle 2479: SCOREBOARD - Core 0 - Reserved Register - warp:154, reg: 27
GPGPU-Sim Cycle 2479: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 6
GPGPU-Sim Cycle 2479: SCOREBOARD - Core 0 - New longopreg marked - tid:154, reg: 8
DICE-Sim Functional: cycle 2480, cgra_core 0 executed thread 151 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 126
DICE-Sim uArch:  push_ld_request, port = 1, credit = 125
GPGPU-Sim Cycle 2480: SCOREBOARD - Core 0 - Release register - warp:151, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2480, operands ready of thread 155 for dice block id = 2
GPGPU-Sim Cycle 2480: SCOREBOARD - Core 0 - Reserved Register - warp:155, reg: 27
GPGPU-Sim Cycle 2480: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 6
GPGPU-Sim Cycle 2480: SCOREBOARD - Core 0 - New longopreg marked - tid:155, reg: 8
DICE-Sim Functional: cycle 2481, cgra_core 0 executed thread 152 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 125
DICE-Sim uArch:  push_ld_request, port = 1, credit = 124
GPGPU-Sim Cycle 2481: SCOREBOARD - Core 0 - Release register - warp:152, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2481, operands ready of thread 156 for dice block id = 2
GPGPU-Sim Cycle 2481: SCOREBOARD - Core 0 - Reserved Register - warp:156, reg: 27
GPGPU-Sim Cycle 2481: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 6
GPGPU-Sim Cycle 2481: SCOREBOARD - Core 0 - New longopreg marked - tid:156, reg: 8
DICE-Sim Functional: cycle 2482, cgra_core 0 executed thread 153 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 124
DICE-Sim uArch:  push_ld_request, port = 1, credit = 123
GPGPU-Sim Cycle 2482: SCOREBOARD - Core 0 - Release register - warp:153, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2482, operands ready of thread 157 for dice block id = 2
GPGPU-Sim Cycle 2482: SCOREBOARD - Core 0 - Reserved Register - warp:157, reg: 27
GPGPU-Sim Cycle 2482: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 6
GPGPU-Sim Cycle 2482: SCOREBOARD - Core 0 - New longopreg marked - tid:157, reg: 8
DICE-Sim Functional: cycle 2483, cgra_core 0 executed thread 154 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 123
DICE-Sim uArch:  push_ld_request, port = 1, credit = 122
GPGPU-Sim Cycle 2483: SCOREBOARD - Core 0 - Release register - warp:154, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2483, operands ready of thread 158 for dice block id = 2
GPGPU-Sim Cycle 2483: SCOREBOARD - Core 0 - Reserved Register - warp:158, reg: 27
GPGPU-Sim Cycle 2483: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 6
GPGPU-Sim Cycle 2483: SCOREBOARD - Core 0 - New longopreg marked - tid:158, reg: 8
DICE-Sim Functional: cycle 2484, cgra_core 0 executed thread 155 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 122
DICE-Sim uArch:  push_ld_request, port = 1, credit = 121
GPGPU-Sim Cycle 2484: SCOREBOARD - Core 0 - Release register - warp:155, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2484, operands ready of thread 159 for dice block id = 2
GPGPU-Sim Cycle 2484: SCOREBOARD - Core 0 - Reserved Register - warp:159, reg: 27
GPGPU-Sim Cycle 2484: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 6
GPGPU-Sim Cycle 2484: SCOREBOARD - Core 0 - New longopreg marked - tid:159, reg: 8
DICE-Sim Functional: cycle 2485, cgra_core 0 executed thread 156 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 121
DICE-Sim uArch:  push_ld_request, port = 1, credit = 120
GPGPU-Sim Cycle 2485: SCOREBOARD - Core 0 - Release register - warp:156, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2485, operands ready of thread 160 for dice block id = 2
GPGPU-Sim Cycle 2485: SCOREBOARD - Core 0 - Reserved Register - warp:160, reg: 27
GPGPU-Sim Cycle 2485: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 6
GPGPU-Sim Cycle 2485: SCOREBOARD - Core 0 - New longopreg marked - tid:160, reg: 8
DICE-Sim Functional: cycle 2486, cgra_core 0 executed thread 157 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 120
DICE-Sim uArch:  push_ld_request, port = 1, credit = 119
GPGPU-Sim Cycle 2486: SCOREBOARD - Core 0 - Release register - warp:157, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2486, operands ready of thread 161 for dice block id = 2
GPGPU-Sim Cycle 2486: SCOREBOARD - Core 0 - Reserved Register - warp:161, reg: 27
GPGPU-Sim Cycle 2486: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 6
GPGPU-Sim Cycle 2486: SCOREBOARD - Core 0 - New longopreg marked - tid:161, reg: 8
DICE-Sim Functional: cycle 2487, cgra_core 0 executed thread 158 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 119
DICE-Sim uArch:  push_ld_request, port = 1, credit = 118
GPGPU-Sim Cycle 2487: SCOREBOARD - Core 0 - Release register - warp:158, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2487, operands ready of thread 162 for dice block id = 2
GPGPU-Sim Cycle 2487: SCOREBOARD - Core 0 - Reserved Register - warp:162, reg: 27
GPGPU-Sim Cycle 2487: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 6
GPGPU-Sim Cycle 2487: SCOREBOARD - Core 0 - New longopreg marked - tid:162, reg: 8
DICE-Sim Functional: cycle 2488, cgra_core 0 executed thread 159 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 118
DICE-Sim uArch:  push_ld_request, port = 1, credit = 117
GPGPU-Sim Cycle 2488: SCOREBOARD - Core 0 - Release register - warp:159, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2488, operands ready of thread 163 for dice block id = 2
GPGPU-Sim Cycle 2488: SCOREBOARD - Core 0 - Reserved Register - warp:163, reg: 27
GPGPU-Sim Cycle 2488: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 6
GPGPU-Sim Cycle 2488: SCOREBOARD - Core 0 - New longopreg marked - tid:163, reg: 8
DICE-Sim Functional: cycle 2489, cgra_core 0 executed thread 160 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 117
DICE-Sim uArch:  push_ld_request, port = 1, credit = 116
GPGPU-Sim Cycle 2489: SCOREBOARD - Core 0 - Release register - warp:160, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2489, operands ready of thread 164 for dice block id = 2
GPGPU-Sim Cycle 2489: SCOREBOARD - Core 0 - Reserved Register - warp:164, reg: 27
GPGPU-Sim Cycle 2489: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 6
GPGPU-Sim Cycle 2489: SCOREBOARD - Core 0 - New longopreg marked - tid:164, reg: 8
DICE-Sim Functional: cycle 2490, cgra_core 0 executed thread 161 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 116
DICE-Sim uArch:  push_ld_request, port = 1, credit = 115
GPGPU-Sim Cycle 2490: SCOREBOARD - Core 0 - Release register - warp:161, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2490, operands ready of thread 165 for dice block id = 2
GPGPU-Sim Cycle 2490: SCOREBOARD - Core 0 - Reserved Register - warp:165, reg: 27
GPGPU-Sim Cycle 2490: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 6
GPGPU-Sim Cycle 2490: SCOREBOARD - Core 0 - New longopreg marked - tid:165, reg: 8
DICE-Sim Functional: cycle 2491, cgra_core 0 executed thread 162 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 115
DICE-Sim uArch:  push_ld_request, port = 1, credit = 114
GPGPU-Sim Cycle 2491: SCOREBOARD - Core 0 - Release register - warp:162, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2491, operands ready of thread 166 for dice block id = 2
GPGPU-Sim Cycle 2491: SCOREBOARD - Core 0 - Reserved Register - warp:166, reg: 27
GPGPU-Sim Cycle 2491: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 6
GPGPU-Sim Cycle 2491: SCOREBOARD - Core 0 - New longopreg marked - tid:166, reg: 8
DICE-Sim Functional: cycle 2492, cgra_core 0 executed thread 163 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 114
DICE-Sim uArch:  push_ld_request, port = 1, credit = 113
GPGPU-Sim Cycle 2492: SCOREBOARD - Core 0 - Release register - warp:163, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2492, operands ready of thread 167 for dice block id = 2
GPGPU-Sim Cycle 2492: SCOREBOARD - Core 0 - Reserved Register - warp:167, reg: 27
GPGPU-Sim Cycle 2492: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 6
GPGPU-Sim Cycle 2492: SCOREBOARD - Core 0 - New longopreg marked - tid:167, reg: 8
GPGPU-Sim Cycle 2493: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c0000000, status=0
DICE-Sim Functional: cycle 2493, cgra_core 0 executed thread 164 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 113
DICE-Sim uArch:  push_ld_request, port = 1, credit = 112
GPGPU-Sim Cycle 2493: SCOREBOARD - Core 0 - Release register - warp:164, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2493, operands ready of thread 168 for dice block id = 2
GPGPU-Sim Cycle 2493: SCOREBOARD - Core 0 - Reserved Register - warp:168, reg: 27
GPGPU-Sim Cycle 2493: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 6
GPGPU-Sim Cycle 2493: SCOREBOARD - Core 0 - New longopreg marked - tid:168, reg: 8
GPGPU-Sim Cycle 2494: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c0000020, status=0
DICE-Sim Functional: cycle 2494, cgra_core 0 executed thread 165 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 112
DICE-Sim uArch:  push_ld_request, port = 1, credit = 111
GPGPU-Sim Cycle 2494: SCOREBOARD - Core 0 - Release register - warp:165, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2494, operands ready of thread 169 for dice block id = 2
GPGPU-Sim Cycle 2494: SCOREBOARD - Core 0 - Reserved Register - warp:169, reg: 27
GPGPU-Sim Cycle 2494: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 6
GPGPU-Sim Cycle 2494: SCOREBOARD - Core 0 - New longopreg marked - tid:169, reg: 8
GPGPU-Sim Cycle 2495: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c0000040, status=0
DICE-Sim Functional: cycle 2495, cgra_core 0 executed thread 166 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 111
DICE-Sim uArch:  push_ld_request, port = 1, credit = 110
GPGPU-Sim Cycle 2495: SCOREBOARD - Core 0 - Release register - warp:166, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2495, operands ready of thread 170 for dice block id = 2
GPGPU-Sim Cycle 2495: SCOREBOARD - Core 0 - Reserved Register - warp:170, reg: 27
GPGPU-Sim Cycle 2495: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 6
GPGPU-Sim Cycle 2495: SCOREBOARD - Core 0 - New longopreg marked - tid:170, reg: 8
GPGPU-Sim Cycle 2496: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c0000060, status=0
DICE-Sim Functional: cycle 2496, cgra_core 0 executed thread 167 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 110
DICE-Sim uArch:  push_ld_request, port = 1, credit = 109
GPGPU-Sim Cycle 2496: SCOREBOARD - Core 0 - Release register - warp:167, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2496, operands ready of thread 171 for dice block id = 2
GPGPU-Sim Cycle 2496: SCOREBOARD - Core 0 - Reserved Register - warp:171, reg: 27
GPGPU-Sim Cycle 2496: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 6
GPGPU-Sim Cycle 2496: SCOREBOARD - Core 0 - New longopreg marked - tid:171, reg: 8
DICE-Sim Functional: cycle 2497, cgra_core 0 executed thread 168 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 109
DICE-Sim uArch:  push_ld_request, port = 1, credit = 108
GPGPU-Sim Cycle 2497: SCOREBOARD - Core 0 - Release register - warp:168, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2497, operands ready of thread 172 for dice block id = 2
GPGPU-Sim Cycle 2497: SCOREBOARD - Core 0 - Reserved Register - warp:172, reg: 27
GPGPU-Sim Cycle 2497: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 6
GPGPU-Sim Cycle 2497: SCOREBOARD - Core 0 - New longopreg marked - tid:172, reg: 8
DICE-Sim Functional: cycle 2498, cgra_core 0 executed thread 169 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 108
DICE-Sim uArch:  push_ld_request, port = 1, credit = 107
GPGPU-Sim Cycle 2498: SCOREBOARD - Core 0 - Release register - warp:169, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2498, operands ready of thread 173 for dice block id = 2
GPGPU-Sim Cycle 2498: SCOREBOARD - Core 0 - Reserved Register - warp:173, reg: 27
GPGPU-Sim Cycle 2498: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 6
GPGPU-Sim Cycle 2498: SCOREBOARD - Core 0 - New longopreg marked - tid:173, reg: 8
DICE-Sim Functional: cycle 2499, cgra_core 0 executed thread 170 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 107
DICE-Sim uArch:  push_ld_request, port = 1, credit = 106
GPGPU-Sim Cycle 2499: SCOREBOARD - Core 0 - Release register - warp:170, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2499, operands ready of thread 174 for dice block id = 2
GPGPU-Sim Cycle 2499: SCOREBOARD - Core 0 - Reserved Register - warp:174, reg: 27
GPGPU-Sim Cycle 2499: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 6
GPGPU-Sim Cycle 2499: SCOREBOARD - Core 0 - New longopreg marked - tid:174, reg: 8
DICE-Sim Functional: cycle 2500, cgra_core 0 executed thread 171 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 106
DICE-Sim uArch:  push_ld_request, port = 1, credit = 105
GPGPU-Sim Cycle 2500: SCOREBOARD - Core 0 - Release register - warp:171, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2500, operands ready of thread 175 for dice block id = 2
GPGPU-Sim Cycle 2500: SCOREBOARD - Core 0 - Reserved Register - warp:175, reg: 27
GPGPU-Sim Cycle 2500: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 6
GPGPU-Sim Cycle 2500: SCOREBOARD - Core 0 - New longopreg marked - tid:175, reg: 8
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000000
DICE-Sim Functional: cycle 2501, cgra_core 0 executed thread 172 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 105
DICE-Sim uArch:  push_ld_request, port = 1, credit = 104
GPGPU-Sim Cycle 2501: SCOREBOARD - Core 0 - Release register - warp:172, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2501, operands ready of thread 176 for dice block id = 2
GPGPU-Sim Cycle 2501: SCOREBOARD - Core 0 - Reserved Register - warp:176, reg: 27
GPGPU-Sim Cycle 2501: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 6
GPGPU-Sim Cycle 2501: SCOREBOARD - Core 0 - New longopreg marked - tid:176, reg: 8
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000020
DICE-Sim Functional: cycle 2502, cgra_core 0 executed thread 173 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 104
DICE-Sim uArch:  push_ld_request, port = 1, credit = 103
GPGPU-Sim Cycle 2502: SCOREBOARD - Core 0 - Release register - warp:173, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2502, operands ready of thread 177 for dice block id = 2
GPGPU-Sim Cycle 2502: SCOREBOARD - Core 0 - Reserved Register - warp:177, reg: 27
GPGPU-Sim Cycle 2502: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 6
GPGPU-Sim Cycle 2502: SCOREBOARD - Core 0 - New longopreg marked - tid:177, reg: 8
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000040
DICE-Sim Functional: cycle 2503, cgra_core 0 executed thread 174 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 103
DICE-Sim uArch:  push_ld_request, port = 1, credit = 102
GPGPU-Sim Cycle 2503: SCOREBOARD - Core 0 - Release register - warp:174, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2503, operands ready of thread 178 for dice block id = 2
GPGPU-Sim Cycle 2503: SCOREBOARD - Core 0 - Reserved Register - warp:178, reg: 27
GPGPU-Sim Cycle 2503: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 6
GPGPU-Sim Cycle 2503: SCOREBOARD - Core 0 - New longopreg marked - tid:178, reg: 8
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000060
DICE-Sim Functional: cycle 2504, cgra_core 0 executed thread 175 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 102
DICE-Sim uArch:  push_ld_request, port = 1, credit = 101
GPGPU-Sim Cycle 2504: SCOREBOARD - Core 0 - Release register - warp:175, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2504, operands ready of thread 179 for dice block id = 2
GPGPU-Sim Cycle 2504: SCOREBOARD - Core 0 - Reserved Register - warp:179, reg: 27
GPGPU-Sim Cycle 2504: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 6
GPGPU-Sim Cycle 2504: SCOREBOARD - Core 0 - New longopreg marked - tid:179, reg: 8
DICE-Sim Functional: cycle 2505, cgra_core 0 executed thread 176 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 101
DICE-Sim uArch:  push_ld_request, port = 1, credit = 100
GPGPU-Sim Cycle 2505: SCOREBOARD - Core 0 - Release register - warp:176, reg: 27
GPGPU-Sim Cycle 2505: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 6
DICE Sim: [WRITEBACK]: cycle 2505, load writeback done for thread 4, reg 6, current load done 1, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2505, operands ready of thread 180 for dice block id = 2
GPGPU-Sim Cycle 2505: SCOREBOARD - Core 0 - Reserved Register - warp:180, reg: 27
GPGPU-Sim Cycle 2505: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 6
GPGPU-Sim Cycle 2505: SCOREBOARD - Core 0 - New longopreg marked - tid:180, reg: 8
DICE-Sim Functional: cycle 2506, cgra_core 0 executed thread 177 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 101
DICE-Sim uArch:  push_ld_request, port = 1, credit = 99
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - Release register - warp:177, reg: 27
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 6
DICE Sim: [WRITEBACK]: cycle 2506, load writeback done for thread 0, reg 6, current load done 2, need totoal 512
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - Release New longopreg - tid:4, reg: 8
DICE Sim: [WRITEBACK]: cycle 2506, load writeback done for thread 4, reg 8, current load done 3, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2506, operands ready of thread 181 for dice block id = 2
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - Reserved Register - warp:181, reg: 27
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 6
GPGPU-Sim Cycle 2506: SCOREBOARD - Core 0 - New longopreg marked - tid:181, reg: 8
DICE-Sim Functional: cycle 2507, cgra_core 0 executed thread 178 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 100
DICE-Sim uArch:  push_ld_request, port = 1, credit = 99
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - Release register - warp:178, reg: 27
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - Release New longopreg - tid:0, reg: 8
DICE Sim: [WRITEBACK]: cycle 2507, load writeback done for thread 0, reg 8, current load done 4, need totoal 512
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 6
DICE Sim: [WRITEBACK]: cycle 2507, load writeback done for thread 5, reg 6, current load done 5, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2507, operands ready of thread 182 for dice block id = 2
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - Reserved Register - warp:182, reg: 27
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 6
GPGPU-Sim Cycle 2507: SCOREBOARD - Core 0 - New longopreg marked - tid:182, reg: 8
DICE-Sim Functional: cycle 2508, cgra_core 0 executed thread 179 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 100
DICE-Sim uArch:  push_ld_request, port = 1, credit = 98
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - Release register - warp:179, reg: 27
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 6
DICE Sim: [WRITEBACK]: cycle 2508, load writeback done for thread 1, reg 6, current load done 6, need totoal 512
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - Release New longopreg - tid:5, reg: 8
DICE Sim: [WRITEBACK]: cycle 2508, load writeback done for thread 5, reg 8, current load done 7, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2508, operands ready of thread 183 for dice block id = 2
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - Reserved Register - warp:183, reg: 27
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 6
GPGPU-Sim Cycle 2508: SCOREBOARD - Core 0 - New longopreg marked - tid:183, reg: 8
DICE-Sim Functional: cycle 2509, cgra_core 0 executed thread 180 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 99
DICE-Sim uArch:  push_ld_request, port = 1, credit = 98
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - Release register - warp:180, reg: 27
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - Release New longopreg - tid:1, reg: 8
DICE Sim: [WRITEBACK]: cycle 2509, load writeback done for thread 1, reg 8, current load done 8, need totoal 512
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 6
DICE Sim: [WRITEBACK]: cycle 2509, load writeback done for thread 6, reg 6, current load done 9, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2509, operands ready of thread 184 for dice block id = 2
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - Reserved Register - warp:184, reg: 27
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 6
GPGPU-Sim Cycle 2509: SCOREBOARD - Core 0 - New longopreg marked - tid:184, reg: 8
DICE-Sim Functional: cycle 2510, cgra_core 0 executed thread 181 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 99
DICE-Sim uArch:  push_ld_request, port = 1, credit = 97
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - Release register - warp:181, reg: 27
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 6
DICE Sim: [WRITEBACK]: cycle 2510, load writeback done for thread 2, reg 6, current load done 10, need totoal 512
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - Release New longopreg - tid:6, reg: 8
DICE Sim: [WRITEBACK]: cycle 2510, load writeback done for thread 6, reg 8, current load done 11, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2510, operands ready of thread 185 for dice block id = 2
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - Reserved Register - warp:185, reg: 27
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 6
GPGPU-Sim Cycle 2510: SCOREBOARD - Core 0 - New longopreg marked - tid:185, reg: 8
DICE-Sim Functional: cycle 2511, cgra_core 0 executed thread 182 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 98
DICE-Sim uArch:  push_ld_request, port = 1, credit = 97
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - Release register - warp:182, reg: 27
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - Release New longopreg - tid:2, reg: 8
DICE Sim: [WRITEBACK]: cycle 2511, load writeback done for thread 2, reg 8, current load done 12, need totoal 512
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 6
DICE Sim: [WRITEBACK]: cycle 2511, load writeback done for thread 7, reg 6, current load done 13, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2511, operands ready of thread 186 for dice block id = 2
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - Reserved Register - warp:186, reg: 27
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 6
GPGPU-Sim Cycle 2511: SCOREBOARD - Core 0 - New longopreg marked - tid:186, reg: 8
DICE-Sim Functional: cycle 2512, cgra_core 0 executed thread 183 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 98
DICE-Sim uArch:  push_ld_request, port = 1, credit = 96
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - Release register - warp:183, reg: 27
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 6
DICE Sim: [WRITEBACK]: cycle 2512, load writeback done for thread 3, reg 6, current load done 14, need totoal 512
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - Release New longopreg - tid:7, reg: 8
DICE Sim: [WRITEBACK]: cycle 2512, load writeback done for thread 7, reg 8, current load done 15, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2512, operands ready of thread 187 for dice block id = 2
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - Reserved Register - warp:187, reg: 27
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 6
GPGPU-Sim Cycle 2512: SCOREBOARD - Core 0 - New longopreg marked - tid:187, reg: 8
DICE-Sim Functional: cycle 2513, cgra_core 0 executed thread 184 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 97
DICE-Sim uArch:  push_ld_request, port = 1, credit = 96
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - Release register - warp:184, reg: 27
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - Release New longopreg - tid:3, reg: 8
DICE Sim: [WRITEBACK]: cycle 2513, load writeback done for thread 3, reg 8, current load done 16, need totoal 512
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 6
DICE Sim: [WRITEBACK]: cycle 2513, load writeback done for thread 8, reg 6, current load done 17, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2513, operands ready of thread 188 for dice block id = 2
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - Reserved Register - warp:188, reg: 27
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 6
GPGPU-Sim Cycle 2513: SCOREBOARD - Core 0 - New longopreg marked - tid:188, reg: 8
DICE-Sim Functional: cycle 2514, cgra_core 0 executed thread 185 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 97
DICE-Sim uArch:  push_ld_request, port = 1, credit = 95
GPGPU-Sim Cycle 2514: SCOREBOARD - Core 0 - Release register - warp:185, reg: 27
GPGPU-Sim Cycle 2514: SCOREBOARD - Core 0 - Release New longopreg - tid:8, reg: 8
DICE Sim: [WRITEBACK]: cycle 2514, load writeback done for thread 8, reg 8, current load done 18, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2514, operands ready of thread 189 for dice block id = 2
GPGPU-Sim Cycle 2514: SCOREBOARD - Core 0 - Reserved Register - warp:189, reg: 27
GPGPU-Sim Cycle 2514: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 6
GPGPU-Sim Cycle 2514: SCOREBOARD - Core 0 - New longopreg marked - tid:189, reg: 8
DICE-Sim Functional: cycle 2515, cgra_core 0 executed thread 186 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 96
DICE-Sim uArch:  push_ld_request, port = 1, credit = 95
GPGPU-Sim Cycle 2515: SCOREBOARD - Core 0 - Release register - warp:186, reg: 27
GPGPU-Sim Cycle 2515: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 6
DICE Sim: [WRITEBACK]: cycle 2515, load writeback done for thread 9, reg 6, current load done 19, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2515, operands ready of thread 190 for dice block id = 2
GPGPU-Sim Cycle 2515: SCOREBOARD - Core 0 - Reserved Register - warp:190, reg: 27
GPGPU-Sim Cycle 2515: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 6
GPGPU-Sim Cycle 2515: SCOREBOARD - Core 0 - New longopreg marked - tid:190, reg: 8
DICE-Sim Functional: cycle 2516, cgra_core 0 executed thread 187 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 96
DICE-Sim uArch:  push_ld_request, port = 1, credit = 94
GPGPU-Sim Cycle 2516: SCOREBOARD - Core 0 - Release register - warp:187, reg: 27
GPGPU-Sim Cycle 2516: SCOREBOARD - Core 0 - Release New longopreg - tid:9, reg: 8
DICE Sim: [WRITEBACK]: cycle 2516, load writeback done for thread 9, reg 8, current load done 20, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2516, operands ready of thread 191 for dice block id = 2
GPGPU-Sim Cycle 2516: SCOREBOARD - Core 0 - Reserved Register - warp:191, reg: 27
GPGPU-Sim Cycle 2516: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 6
GPGPU-Sim Cycle 2516: SCOREBOARD - Core 0 - New longopreg marked - tid:191, reg: 8
DICE-Sim Functional: cycle 2517, cgra_core 0 executed thread 188 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 95
DICE-Sim uArch:  push_ld_request, port = 1, credit = 94
GPGPU-Sim Cycle 2517: SCOREBOARD - Core 0 - Release register - warp:188, reg: 27
GPGPU-Sim Cycle 2517: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 6
DICE Sim: [WRITEBACK]: cycle 2517, load writeback done for thread 10, reg 6, current load done 21, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2517, operands ready of thread 192 for dice block id = 2
GPGPU-Sim Cycle 2517: SCOREBOARD - Core 0 - Reserved Register - warp:192, reg: 27
GPGPU-Sim Cycle 2517: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 6
GPGPU-Sim Cycle 2517: SCOREBOARD - Core 0 - New longopreg marked - tid:192, reg: 8
DICE-Sim Functional: cycle 2518, cgra_core 0 executed thread 189 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 95
DICE-Sim uArch:  push_ld_request, port = 1, credit = 93
GPGPU-Sim Cycle 2518: SCOREBOARD - Core 0 - Release register - warp:189, reg: 27
GPGPU-Sim Cycle 2518: SCOREBOARD - Core 0 - Release New longopreg - tid:10, reg: 8
DICE Sim: [WRITEBACK]: cycle 2518, load writeback done for thread 10, reg 8, current load done 22, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2518, operands ready of thread 193 for dice block id = 2
GPGPU-Sim Cycle 2518: SCOREBOARD - Core 0 - Reserved Register - warp:193, reg: 27
GPGPU-Sim Cycle 2518: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 6
GPGPU-Sim Cycle 2518: SCOREBOARD - Core 0 - New longopreg marked - tid:193, reg: 8
DICE-Sim Functional: cycle 2519, cgra_core 0 executed thread 190 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 94
DICE-Sim uArch:  push_ld_request, port = 1, credit = 93
GPGPU-Sim Cycle 2519: SCOREBOARD - Core 0 - Release register - warp:190, reg: 27
GPGPU-Sim Cycle 2519: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 6
DICE Sim: [WRITEBACK]: cycle 2519, load writeback done for thread 11, reg 6, current load done 23, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2519, operands ready of thread 194 for dice block id = 2
GPGPU-Sim Cycle 2519: SCOREBOARD - Core 0 - Reserved Register - warp:194, reg: 27
GPGPU-Sim Cycle 2519: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 6
GPGPU-Sim Cycle 2519: SCOREBOARD - Core 0 - New longopreg marked - tid:194, reg: 8
DICE-Sim Functional: cycle 2520, cgra_core 0 executed thread 191 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 94
DICE-Sim uArch:  push_ld_request, port = 1, credit = 92
GPGPU-Sim Cycle 2520: SCOREBOARD - Core 0 - Release register - warp:191, reg: 27
GPGPU-Sim Cycle 2520: SCOREBOARD - Core 0 - Release New longopreg - tid:11, reg: 8
DICE Sim: [WRITEBACK]: cycle 2520, load writeback done for thread 11, reg 8, current load done 24, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2520, operands ready of thread 195 for dice block id = 2
GPGPU-Sim Cycle 2520: SCOREBOARD - Core 0 - Reserved Register - warp:195, reg: 27
GPGPU-Sim Cycle 2520: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 6
GPGPU-Sim Cycle 2520: SCOREBOARD - Core 0 - New longopreg marked - tid:195, reg: 8
DICE-Sim Functional: cycle 2521, cgra_core 0 executed thread 192 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 93
DICE-Sim uArch:  push_ld_request, port = 1, credit = 92
GPGPU-Sim Cycle 2521: SCOREBOARD - Core 0 - Release register - warp:192, reg: 27
GPGPU-Sim Cycle 2521: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 6
DICE Sim: [WRITEBACK]: cycle 2521, load writeback done for thread 12, reg 6, current load done 25, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2521, operands ready of thread 196 for dice block id = 2
GPGPU-Sim Cycle 2521: SCOREBOARD - Core 0 - Reserved Register - warp:196, reg: 27
GPGPU-Sim Cycle 2521: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 6
GPGPU-Sim Cycle 2521: SCOREBOARD - Core 0 - New longopreg marked - tid:196, reg: 8
DICE-Sim Functional: cycle 2522, cgra_core 0 executed thread 193 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 93
DICE-Sim uArch:  push_ld_request, port = 1, credit = 91
GPGPU-Sim Cycle 2522: SCOREBOARD - Core 0 - Release register - warp:193, reg: 27
GPGPU-Sim Cycle 2522: SCOREBOARD - Core 0 - Release New longopreg - tid:12, reg: 8
DICE Sim: [WRITEBACK]: cycle 2522, load writeback done for thread 12, reg 8, current load done 26, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2522, operands ready of thread 197 for dice block id = 2
GPGPU-Sim Cycle 2522: SCOREBOARD - Core 0 - Reserved Register - warp:197, reg: 27
GPGPU-Sim Cycle 2522: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 6
GPGPU-Sim Cycle 2522: SCOREBOARD - Core 0 - New longopreg marked - tid:197, reg: 8
DICE-Sim Functional: cycle 2523, cgra_core 0 executed thread 194 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 92
DICE-Sim uArch:  push_ld_request, port = 1, credit = 91
GPGPU-Sim Cycle 2523: SCOREBOARD - Core 0 - Release register - warp:194, reg: 27
GPGPU-Sim Cycle 2523: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 6
DICE Sim: [WRITEBACK]: cycle 2523, load writeback done for thread 13, reg 6, current load done 27, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2523, operands ready of thread 198 for dice block id = 2
GPGPU-Sim Cycle 2523: SCOREBOARD - Core 0 - Reserved Register - warp:198, reg: 27
GPGPU-Sim Cycle 2523: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 6
GPGPU-Sim Cycle 2523: SCOREBOARD - Core 0 - New longopreg marked - tid:198, reg: 8
DICE-Sim Functional: cycle 2524, cgra_core 0 executed thread 195 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 92
DICE-Sim uArch:  push_ld_request, port = 1, credit = 90
GPGPU-Sim Cycle 2524: SCOREBOARD - Core 0 - Release register - warp:195, reg: 27
GPGPU-Sim Cycle 2524: SCOREBOARD - Core 0 - Release New longopreg - tid:13, reg: 8
DICE Sim: [WRITEBACK]: cycle 2524, load writeback done for thread 13, reg 8, current load done 28, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2524, operands ready of thread 199 for dice block id = 2
GPGPU-Sim Cycle 2524: SCOREBOARD - Core 0 - Reserved Register - warp:199, reg: 27
GPGPU-Sim Cycle 2524: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 6
GPGPU-Sim Cycle 2524: SCOREBOARD - Core 0 - New longopreg marked - tid:199, reg: 8
DICE-Sim Functional: cycle 2525, cgra_core 0 executed thread 196 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 91
DICE-Sim uArch:  push_ld_request, port = 1, credit = 90
GPGPU-Sim Cycle 2525: SCOREBOARD - Core 0 - Release register - warp:196, reg: 27
GPGPU-Sim Cycle 2525: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 6
DICE Sim: [WRITEBACK]: cycle 2525, load writeback done for thread 14, reg 6, current load done 29, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2525, operands ready of thread 200 for dice block id = 2
GPGPU-Sim Cycle 2525: SCOREBOARD - Core 0 - Reserved Register - warp:200, reg: 27
GPGPU-Sim Cycle 2525: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 6
GPGPU-Sim Cycle 2525: SCOREBOARD - Core 0 - New longopreg marked - tid:200, reg: 8
DICE-Sim Functional: cycle 2526, cgra_core 0 executed thread 197 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 91
DICE-Sim uArch:  push_ld_request, port = 1, credit = 89
GPGPU-Sim Cycle 2526: SCOREBOARD - Core 0 - Release register - warp:197, reg: 27
GPGPU-Sim Cycle 2526: SCOREBOARD - Core 0 - Release New longopreg - tid:14, reg: 8
DICE Sim: [WRITEBACK]: cycle 2526, load writeback done for thread 14, reg 8, current load done 30, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2526, operands ready of thread 201 for dice block id = 2
GPGPU-Sim Cycle 2526: SCOREBOARD - Core 0 - Reserved Register - warp:201, reg: 27
GPGPU-Sim Cycle 2526: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 6
GPGPU-Sim Cycle 2526: SCOREBOARD - Core 0 - New longopreg marked - tid:201, reg: 8
DICE-Sim Functional: cycle 2527, cgra_core 0 executed thread 198 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 90
DICE-Sim uArch:  push_ld_request, port = 1, credit = 89
GPGPU-Sim Cycle 2527: SCOREBOARD - Core 0 - Release register - warp:198, reg: 27
GPGPU-Sim Cycle 2527: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 6
DICE Sim: [WRITEBACK]: cycle 2527, load writeback done for thread 15, reg 6, current load done 31, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2527, operands ready of thread 202 for dice block id = 2
GPGPU-Sim Cycle 2527: SCOREBOARD - Core 0 - Reserved Register - warp:202, reg: 27
GPGPU-Sim Cycle 2527: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 6
GPGPU-Sim Cycle 2527: SCOREBOARD - Core 0 - New longopreg marked - tid:202, reg: 8
DICE-Sim Functional: cycle 2528, cgra_core 0 executed thread 199 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 90
DICE-Sim uArch:  push_ld_request, port = 1, credit = 88
GPGPU-Sim Cycle 2528: SCOREBOARD - Core 0 - Release register - warp:199, reg: 27
GPGPU-Sim Cycle 2528: SCOREBOARD - Core 0 - Release New longopreg - tid:15, reg: 8
DICE Sim: [WRITEBACK]: cycle 2528, load writeback done for thread 15, reg 8, current load done 32, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2528, operands ready of thread 203 for dice block id = 2
GPGPU-Sim Cycle 2528: SCOREBOARD - Core 0 - Reserved Register - warp:203, reg: 27
GPGPU-Sim Cycle 2528: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 6
GPGPU-Sim Cycle 2528: SCOREBOARD - Core 0 - New longopreg marked - tid:203, reg: 8
DICE-Sim Functional: cycle 2529, cgra_core 0 executed thread 200 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 89
DICE-Sim uArch:  push_ld_request, port = 1, credit = 88
GPGPU-Sim Cycle 2529: SCOREBOARD - Core 0 - Release register - warp:200, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2529, operands ready of thread 204 for dice block id = 2
GPGPU-Sim Cycle 2529: SCOREBOARD - Core 0 - Reserved Register - warp:204, reg: 27
GPGPU-Sim Cycle 2529: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 6
GPGPU-Sim Cycle 2529: SCOREBOARD - Core 0 - New longopreg marked - tid:204, reg: 8
DICE-Sim Functional: cycle 2530, cgra_core 0 executed thread 201 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 89
DICE-Sim uArch:  push_ld_request, port = 1, credit = 87
GPGPU-Sim Cycle 2530: SCOREBOARD - Core 0 - Release register - warp:201, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2530, operands ready of thread 205 for dice block id = 2
GPGPU-Sim Cycle 2530: SCOREBOARD - Core 0 - Reserved Register - warp:205, reg: 27
GPGPU-Sim Cycle 2530: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 6
GPGPU-Sim Cycle 2530: SCOREBOARD - Core 0 - New longopreg marked - tid:205, reg: 8
DICE-Sim Functional: cycle 2531, cgra_core 0 executed thread 202 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 88
DICE-Sim uArch:  push_ld_request, port = 1, credit = 87
GPGPU-Sim Cycle 2531: SCOREBOARD - Core 0 - Release register - warp:202, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2531, operands ready of thread 206 for dice block id = 2
GPGPU-Sim Cycle 2531: SCOREBOARD - Core 0 - Reserved Register - warp:206, reg: 27
GPGPU-Sim Cycle 2531: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 6
GPGPU-Sim Cycle 2531: SCOREBOARD - Core 0 - New longopreg marked - tid:206, reg: 8
DICE-Sim Functional: cycle 2532, cgra_core 0 executed thread 203 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 88
DICE-Sim uArch:  push_ld_request, port = 1, credit = 86
GPGPU-Sim Cycle 2532: SCOREBOARD - Core 0 - Release register - warp:203, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2532, operands ready of thread 207 for dice block id = 2
GPGPU-Sim Cycle 2532: SCOREBOARD - Core 0 - Reserved Register - warp:207, reg: 27
GPGPU-Sim Cycle 2532: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 6
GPGPU-Sim Cycle 2532: SCOREBOARD - Core 0 - New longopreg marked - tid:207, reg: 8
DICE-Sim Functional: cycle 2533, cgra_core 0 executed thread 204 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 87
DICE-Sim uArch:  push_ld_request, port = 1, credit = 86
GPGPU-Sim Cycle 2533: SCOREBOARD - Core 0 - Release register - warp:204, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2533, operands ready of thread 208 for dice block id = 2
GPGPU-Sim Cycle 2533: SCOREBOARD - Core 0 - Reserved Register - warp:208, reg: 27
GPGPU-Sim Cycle 2533: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 6
GPGPU-Sim Cycle 2533: SCOREBOARD - Core 0 - New longopreg marked - tid:208, reg: 8
DICE-Sim Functional: cycle 2534, cgra_core 0 executed thread 205 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 87
DICE-Sim uArch:  push_ld_request, port = 1, credit = 85
GPGPU-Sim Cycle 2534: SCOREBOARD - Core 0 - Release register - warp:205, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2534, operands ready of thread 209 for dice block id = 2
GPGPU-Sim Cycle 2534: SCOREBOARD - Core 0 - Reserved Register - warp:209, reg: 27
GPGPU-Sim Cycle 2534: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 6
GPGPU-Sim Cycle 2534: SCOREBOARD - Core 0 - New longopreg marked - tid:209, reg: 8
DICE-Sim Functional: cycle 2535, cgra_core 0 executed thread 206 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 86
DICE-Sim uArch:  push_ld_request, port = 1, credit = 85
GPGPU-Sim Cycle 2535: SCOREBOARD - Core 0 - Release register - warp:206, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2535, operands ready of thread 210 for dice block id = 2
GPGPU-Sim Cycle 2535: SCOREBOARD - Core 0 - Reserved Register - warp:210, reg: 27
GPGPU-Sim Cycle 2535: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 6
GPGPU-Sim Cycle 2535: SCOREBOARD - Core 0 - New longopreg marked - tid:210, reg: 8
DICE-Sim Functional: cycle 2536, cgra_core 0 executed thread 207 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 86
DICE-Sim uArch:  push_ld_request, port = 1, credit = 84
GPGPU-Sim Cycle 2536: SCOREBOARD - Core 0 - Release register - warp:207, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2536, operands ready of thread 211 for dice block id = 2
GPGPU-Sim Cycle 2536: SCOREBOARD - Core 0 - Reserved Register - warp:211, reg: 27
GPGPU-Sim Cycle 2536: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 6
GPGPU-Sim Cycle 2536: SCOREBOARD - Core 0 - New longopreg marked - tid:211, reg: 8
DICE-Sim Functional: cycle 2537, cgra_core 0 executed thread 208 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 85
DICE-Sim uArch:  push_ld_request, port = 1, credit = 84
GPGPU-Sim Cycle 2537: SCOREBOARD - Core 0 - Release register - warp:208, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2537, operands ready of thread 212 for dice block id = 2
GPGPU-Sim Cycle 2537: SCOREBOARD - Core 0 - Reserved Register - warp:212, reg: 27
GPGPU-Sim Cycle 2537: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 6
GPGPU-Sim Cycle 2537: SCOREBOARD - Core 0 - New longopreg marked - tid:212, reg: 8
DICE-Sim Functional: cycle 2538, cgra_core 0 executed thread 209 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 84
DICE-Sim uArch:  push_ld_request, port = 1, credit = 83
GPGPU-Sim Cycle 2538: SCOREBOARD - Core 0 - Release register - warp:209, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2538, operands ready of thread 213 for dice block id = 2
GPGPU-Sim Cycle 2538: SCOREBOARD - Core 0 - Reserved Register - warp:213, reg: 27
GPGPU-Sim Cycle 2538: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 6
GPGPU-Sim Cycle 2538: SCOREBOARD - Core 0 - New longopreg marked - tid:213, reg: 8
DICE-Sim Functional: cycle 2539, cgra_core 0 executed thread 210 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 83
DICE-Sim uArch:  push_ld_request, port = 1, credit = 82
GPGPU-Sim Cycle 2539: SCOREBOARD - Core 0 - Release register - warp:210, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2539, operands ready of thread 214 for dice block id = 2
GPGPU-Sim Cycle 2539: SCOREBOARD - Core 0 - Reserved Register - warp:214, reg: 27
GPGPU-Sim Cycle 2539: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 6
GPGPU-Sim Cycle 2539: SCOREBOARD - Core 0 - New longopreg marked - tid:214, reg: 8
DICE-Sim Functional: cycle 2540, cgra_core 0 executed thread 211 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 82
DICE-Sim uArch:  push_ld_request, port = 1, credit = 81
GPGPU-Sim Cycle 2540: SCOREBOARD - Core 0 - Release register - warp:211, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2540, operands ready of thread 215 for dice block id = 2
GPGPU-Sim Cycle 2540: SCOREBOARD - Core 0 - Reserved Register - warp:215, reg: 27
GPGPU-Sim Cycle 2540: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 6
GPGPU-Sim Cycle 2540: SCOREBOARD - Core 0 - New longopreg marked - tid:215, reg: 8
DICE-Sim Functional: cycle 2541, cgra_core 0 executed thread 212 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 81
DICE-Sim uArch:  push_ld_request, port = 1, credit = 80
GPGPU-Sim Cycle 2541: SCOREBOARD - Core 0 - Release register - warp:212, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2541, operands ready of thread 216 for dice block id = 2
GPGPU-Sim Cycle 2541: SCOREBOARD - Core 0 - Reserved Register - warp:216, reg: 27
GPGPU-Sim Cycle 2541: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 6
GPGPU-Sim Cycle 2541: SCOREBOARD - Core 0 - New longopreg marked - tid:216, reg: 8
DICE-Sim Functional: cycle 2542, cgra_core 0 executed thread 213 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 80
DICE-Sim uArch:  push_ld_request, port = 1, credit = 79
GPGPU-Sim Cycle 2542: SCOREBOARD - Core 0 - Release register - warp:213, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2542, operands ready of thread 217 for dice block id = 2
GPGPU-Sim Cycle 2542: SCOREBOARD - Core 0 - Reserved Register - warp:217, reg: 27
GPGPU-Sim Cycle 2542: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 6
GPGPU-Sim Cycle 2542: SCOREBOARD - Core 0 - New longopreg marked - tid:217, reg: 8
DICE-Sim Functional: cycle 2543, cgra_core 0 executed thread 214 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 79
DICE-Sim uArch:  push_ld_request, port = 1, credit = 78
GPGPU-Sim Cycle 2543: SCOREBOARD - Core 0 - Release register - warp:214, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2543, operands ready of thread 218 for dice block id = 2
GPGPU-Sim Cycle 2543: SCOREBOARD - Core 0 - Reserved Register - warp:218, reg: 27
GPGPU-Sim Cycle 2543: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 6
GPGPU-Sim Cycle 2543: SCOREBOARD - Core 0 - New longopreg marked - tid:218, reg: 8
DICE-Sim Functional: cycle 2544, cgra_core 0 executed thread 215 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 78
DICE-Sim uArch:  push_ld_request, port = 1, credit = 77
GPGPU-Sim Cycle 2544: SCOREBOARD - Core 0 - Release register - warp:215, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2544, operands ready of thread 219 for dice block id = 2
GPGPU-Sim Cycle 2544: SCOREBOARD - Core 0 - Reserved Register - warp:219, reg: 27
GPGPU-Sim Cycle 2544: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 6
GPGPU-Sim Cycle 2544: SCOREBOARD - Core 0 - New longopreg marked - tid:219, reg: 8
DICE-Sim Functional: cycle 2545, cgra_core 0 executed thread 216 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 77
DICE-Sim uArch:  push_ld_request, port = 1, credit = 76
GPGPU-Sim Cycle 2545: SCOREBOARD - Core 0 - Release register - warp:216, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2545, operands ready of thread 220 for dice block id = 2
GPGPU-Sim Cycle 2545: SCOREBOARD - Core 0 - Reserved Register - warp:220, reg: 27
GPGPU-Sim Cycle 2545: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 6
GPGPU-Sim Cycle 2545: SCOREBOARD - Core 0 - New longopreg marked - tid:220, reg: 8
DICE-Sim Functional: cycle 2546, cgra_core 0 executed thread 217 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 76
DICE-Sim uArch:  push_ld_request, port = 1, credit = 75
GPGPU-Sim Cycle 2546: SCOREBOARD - Core 0 - Release register - warp:217, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2546, operands ready of thread 221 for dice block id = 2
GPGPU-Sim Cycle 2546: SCOREBOARD - Core 0 - Reserved Register - warp:221, reg: 27
GPGPU-Sim Cycle 2546: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 6
GPGPU-Sim Cycle 2546: SCOREBOARD - Core 0 - New longopreg marked - tid:221, reg: 8
DICE-Sim Functional: cycle 2547, cgra_core 0 executed thread 218 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 75
DICE-Sim uArch:  push_ld_request, port = 1, credit = 74
GPGPU-Sim Cycle 2547: SCOREBOARD - Core 0 - Release register - warp:218, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2547, operands ready of thread 222 for dice block id = 2
GPGPU-Sim Cycle 2547: SCOREBOARD - Core 0 - Reserved Register - warp:222, reg: 27
GPGPU-Sim Cycle 2547: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 6
GPGPU-Sim Cycle 2547: SCOREBOARD - Core 0 - New longopreg marked - tid:222, reg: 8
DICE-Sim Functional: cycle 2548, cgra_core 0 executed thread 219 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 74
DICE-Sim uArch:  push_ld_request, port = 1, credit = 73
GPGPU-Sim Cycle 2548: SCOREBOARD - Core 0 - Release register - warp:219, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2548, operands ready of thread 223 for dice block id = 2
GPGPU-Sim Cycle 2548: SCOREBOARD - Core 0 - Reserved Register - warp:223, reg: 27
GPGPU-Sim Cycle 2548: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 6
GPGPU-Sim Cycle 2548: SCOREBOARD - Core 0 - New longopreg marked - tid:223, reg: 8
DICE-Sim Functional: cycle 2549, cgra_core 0 executed thread 220 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 73
DICE-Sim uArch:  push_ld_request, port = 1, credit = 72
GPGPU-Sim Cycle 2549: SCOREBOARD - Core 0 - Release register - warp:220, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2549, operands ready of thread 224 for dice block id = 2
GPGPU-Sim Cycle 2549: SCOREBOARD - Core 0 - Reserved Register - warp:224, reg: 27
GPGPU-Sim Cycle 2549: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 6
GPGPU-Sim Cycle 2549: SCOREBOARD - Core 0 - New longopreg marked - tid:224, reg: 8
DICE-Sim Functional: cycle 2550, cgra_core 0 executed thread 221 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 72
DICE-Sim uArch:  push_ld_request, port = 1, credit = 71
GPGPU-Sim Cycle 2550: SCOREBOARD - Core 0 - Release register - warp:221, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2550, operands ready of thread 225 for dice block id = 2
GPGPU-Sim Cycle 2550: SCOREBOARD - Core 0 - Reserved Register - warp:225, reg: 27
GPGPU-Sim Cycle 2550: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 6
GPGPU-Sim Cycle 2550: SCOREBOARD - Core 0 - New longopreg marked - tid:225, reg: 8
DICE-Sim Functional: cycle 2551, cgra_core 0 executed thread 222 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 71
DICE-Sim uArch:  push_ld_request, port = 1, credit = 70
GPGPU-Sim Cycle 2551: SCOREBOARD - Core 0 - Release register - warp:222, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2551, operands ready of thread 226 for dice block id = 2
GPGPU-Sim Cycle 2551: SCOREBOARD - Core 0 - Reserved Register - warp:226, reg: 27
GPGPU-Sim Cycle 2551: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 6
GPGPU-Sim Cycle 2551: SCOREBOARD - Core 0 - New longopreg marked - tid:226, reg: 8
DICE-Sim Functional: cycle 2552, cgra_core 0 executed thread 223 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 70
DICE-Sim uArch:  push_ld_request, port = 1, credit = 69
GPGPU-Sim Cycle 2552: SCOREBOARD - Core 0 - Release register - warp:223, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2552, operands ready of thread 227 for dice block id = 2
GPGPU-Sim Cycle 2552: SCOREBOARD - Core 0 - Reserved Register - warp:227, reg: 27
GPGPU-Sim Cycle 2552: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 6
GPGPU-Sim Cycle 2552: SCOREBOARD - Core 0 - New longopreg marked - tid:227, reg: 8
DICE-Sim Functional: cycle 2553, cgra_core 0 executed thread 224 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 69
DICE-Sim uArch:  push_ld_request, port = 1, credit = 68
GPGPU-Sim Cycle 2553: SCOREBOARD - Core 0 - Release register - warp:224, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2553, operands ready of thread 228 for dice block id = 2
GPGPU-Sim Cycle 2553: SCOREBOARD - Core 0 - Reserved Register - warp:228, reg: 27
GPGPU-Sim Cycle 2553: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 6
GPGPU-Sim Cycle 2553: SCOREBOARD - Core 0 - New longopreg marked - tid:228, reg: 8
DICE-Sim Functional: cycle 2554, cgra_core 0 executed thread 225 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 68
DICE-Sim uArch:  push_ld_request, port = 1, credit = 67
GPGPU-Sim Cycle 2554: SCOREBOARD - Core 0 - Release register - warp:225, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2554, operands ready of thread 229 for dice block id = 2
GPGPU-Sim Cycle 2554: SCOREBOARD - Core 0 - Reserved Register - warp:229, reg: 27
GPGPU-Sim Cycle 2554: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 6
GPGPU-Sim Cycle 2554: SCOREBOARD - Core 0 - New longopreg marked - tid:229, reg: 8
DICE-Sim Functional: cycle 2555, cgra_core 0 executed thread 226 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 67
DICE-Sim uArch:  push_ld_request, port = 1, credit = 66
GPGPU-Sim Cycle 2555: SCOREBOARD - Core 0 - Release register - warp:226, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2555, operands ready of thread 230 for dice block id = 2
GPGPU-Sim Cycle 2555: SCOREBOARD - Core 0 - Reserved Register - warp:230, reg: 27
GPGPU-Sim Cycle 2555: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 6
GPGPU-Sim Cycle 2555: SCOREBOARD - Core 0 - New longopreg marked - tid:230, reg: 8
DICE-Sim Functional: cycle 2556, cgra_core 0 executed thread 227 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 66
DICE-Sim uArch:  push_ld_request, port = 1, credit = 65
GPGPU-Sim Cycle 2556: SCOREBOARD - Core 0 - Release register - warp:227, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2556, operands ready of thread 231 for dice block id = 2
GPGPU-Sim Cycle 2556: SCOREBOARD - Core 0 - Reserved Register - warp:231, reg: 27
GPGPU-Sim Cycle 2556: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 6
GPGPU-Sim Cycle 2556: SCOREBOARD - Core 0 - New longopreg marked - tid:231, reg: 8
DICE-Sim Functional: cycle 2557, cgra_core 0 executed thread 228 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 65
DICE-Sim uArch:  push_ld_request, port = 1, credit = 64
GPGPU-Sim Cycle 2557: SCOREBOARD - Core 0 - Release register - warp:228, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2557, operands ready of thread 232 for dice block id = 2
GPGPU-Sim Cycle 2557: SCOREBOARD - Core 0 - Reserved Register - warp:232, reg: 27
GPGPU-Sim Cycle 2557: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 6
GPGPU-Sim Cycle 2557: SCOREBOARD - Core 0 - New longopreg marked - tid:232, reg: 8
DICE-Sim Functional: cycle 2558, cgra_core 0 executed thread 229 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 64
DICE-Sim uArch:  push_ld_request, port = 1, credit = 63
GPGPU-Sim Cycle 2558: SCOREBOARD - Core 0 - Release register - warp:229, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2558, operands ready of thread 233 for dice block id = 2
GPGPU-Sim Cycle 2558: SCOREBOARD - Core 0 - Reserved Register - warp:233, reg: 27
GPGPU-Sim Cycle 2558: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 6
GPGPU-Sim Cycle 2558: SCOREBOARD - Core 0 - New longopreg marked - tid:233, reg: 8
DICE-Sim Functional: cycle 2559, cgra_core 0 executed thread 230 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 63
DICE-Sim uArch:  push_ld_request, port = 1, credit = 62
GPGPU-Sim Cycle 2559: SCOREBOARD - Core 0 - Release register - warp:230, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2559, operands ready of thread 234 for dice block id = 2
GPGPU-Sim Cycle 2559: SCOREBOARD - Core 0 - Reserved Register - warp:234, reg: 27
GPGPU-Sim Cycle 2559: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 6
GPGPU-Sim Cycle 2559: SCOREBOARD - Core 0 - New longopreg marked - tid:234, reg: 8
DICE-Sim Functional: cycle 2560, cgra_core 0 executed thread 231 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 62
DICE-Sim uArch:  push_ld_request, port = 1, credit = 61
GPGPU-Sim Cycle 2560: SCOREBOARD - Core 0 - Release register - warp:231, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2560, operands ready of thread 235 for dice block id = 2
GPGPU-Sim Cycle 2560: SCOREBOARD - Core 0 - Reserved Register - warp:235, reg: 27
GPGPU-Sim Cycle 2560: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 6
GPGPU-Sim Cycle 2560: SCOREBOARD - Core 0 - New longopreg marked - tid:235, reg: 8
DICE-Sim Functional: cycle 2561, cgra_core 0 executed thread 232 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 61
DICE-Sim uArch:  push_ld_request, port = 1, credit = 60
GPGPU-Sim Cycle 2561: SCOREBOARD - Core 0 - Release register - warp:232, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2561, operands ready of thread 236 for dice block id = 2
GPGPU-Sim Cycle 2561: SCOREBOARD - Core 0 - Reserved Register - warp:236, reg: 27
GPGPU-Sim Cycle 2561: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 6
GPGPU-Sim Cycle 2561: SCOREBOARD - Core 0 - New longopreg marked - tid:236, reg: 8
DICE-Sim Functional: cycle 2562, cgra_core 0 executed thread 233 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 60
DICE-Sim uArch:  push_ld_request, port = 1, credit = 59
GPGPU-Sim Cycle 2562: SCOREBOARD - Core 0 - Release register - warp:233, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2562, operands ready of thread 237 for dice block id = 2
GPGPU-Sim Cycle 2562: SCOREBOARD - Core 0 - Reserved Register - warp:237, reg: 27
GPGPU-Sim Cycle 2562: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 6
GPGPU-Sim Cycle 2562: SCOREBOARD - Core 0 - New longopreg marked - tid:237, reg: 8
DICE-Sim Functional: cycle 2563, cgra_core 0 executed thread 234 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 59
DICE-Sim uArch:  push_ld_request, port = 1, credit = 58
GPGPU-Sim Cycle 2563: SCOREBOARD - Core 0 - Release register - warp:234, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2563, operands ready of thread 238 for dice block id = 2
GPGPU-Sim Cycle 2563: SCOREBOARD - Core 0 - Reserved Register - warp:238, reg: 27
GPGPU-Sim Cycle 2563: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 6
GPGPU-Sim Cycle 2563: SCOREBOARD - Core 0 - New longopreg marked - tid:238, reg: 8
DICE-Sim Functional: cycle 2564, cgra_core 0 executed thread 235 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 58
DICE-Sim uArch:  push_ld_request, port = 1, credit = 57
GPGPU-Sim Cycle 2564: SCOREBOARD - Core 0 - Release register - warp:235, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2564, operands ready of thread 239 for dice block id = 2
GPGPU-Sim Cycle 2564: SCOREBOARD - Core 0 - Reserved Register - warp:239, reg: 27
GPGPU-Sim Cycle 2564: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 6
GPGPU-Sim Cycle 2564: SCOREBOARD - Core 0 - New longopreg marked - tid:239, reg: 8
DICE-Sim Functional: cycle 2565, cgra_core 0 executed thread 236 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 57
DICE-Sim uArch:  push_ld_request, port = 1, credit = 56
GPGPU-Sim Cycle 2565: SCOREBOARD - Core 0 - Release register - warp:236, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2565, operands ready of thread 240 for dice block id = 2
GPGPU-Sim Cycle 2565: SCOREBOARD - Core 0 - Reserved Register - warp:240, reg: 27
GPGPU-Sim Cycle 2565: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 6
GPGPU-Sim Cycle 2565: SCOREBOARD - Core 0 - New longopreg marked - tid:240, reg: 8
DICE-Sim Functional: cycle 2566, cgra_core 0 executed thread 237 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 56
DICE-Sim uArch:  push_ld_request, port = 1, credit = 55
GPGPU-Sim Cycle 2566: SCOREBOARD - Core 0 - Release register - warp:237, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2566, operands ready of thread 241 for dice block id = 2
GPGPU-Sim Cycle 2566: SCOREBOARD - Core 0 - Reserved Register - warp:241, reg: 27
GPGPU-Sim Cycle 2566: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 6
GPGPU-Sim Cycle 2566: SCOREBOARD - Core 0 - New longopreg marked - tid:241, reg: 8
DICE-Sim Functional: cycle 2567, cgra_core 0 executed thread 238 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 55
DICE-Sim uArch:  push_ld_request, port = 1, credit = 54
GPGPU-Sim Cycle 2567: SCOREBOARD - Core 0 - Release register - warp:238, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2567, operands ready of thread 242 for dice block id = 2
GPGPU-Sim Cycle 2567: SCOREBOARD - Core 0 - Reserved Register - warp:242, reg: 27
GPGPU-Sim Cycle 2567: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 6
GPGPU-Sim Cycle 2567: SCOREBOARD - Core 0 - New longopreg marked - tid:242, reg: 8
DICE-Sim Functional: cycle 2568, cgra_core 0 executed thread 239 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 54
DICE-Sim uArch:  push_ld_request, port = 1, credit = 53
GPGPU-Sim Cycle 2568: SCOREBOARD - Core 0 - Release register - warp:239, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2568, operands ready of thread 243 for dice block id = 2
GPGPU-Sim Cycle 2568: SCOREBOARD - Core 0 - Reserved Register - warp:243, reg: 27
GPGPU-Sim Cycle 2568: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 6
GPGPU-Sim Cycle 2568: SCOREBOARD - Core 0 - New longopreg marked - tid:243, reg: 8
DICE-Sim Functional: cycle 2569, cgra_core 0 executed thread 240 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 53
DICE-Sim uArch:  push_ld_request, port = 1, credit = 52
GPGPU-Sim Cycle 2569: SCOREBOARD - Core 0 - Release register - warp:240, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2569, operands ready of thread 244 for dice block id = 2
GPGPU-Sim Cycle 2569: SCOREBOARD - Core 0 - Reserved Register - warp:244, reg: 27
GPGPU-Sim Cycle 2569: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 6
GPGPU-Sim Cycle 2569: SCOREBOARD - Core 0 - New longopreg marked - tid:244, reg: 8
DICE-Sim Functional: cycle 2570, cgra_core 0 executed thread 241 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 52
DICE-Sim uArch:  push_ld_request, port = 1, credit = 51
GPGPU-Sim Cycle 2570: SCOREBOARD - Core 0 - Release register - warp:241, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2570, operands ready of thread 245 for dice block id = 2
GPGPU-Sim Cycle 2570: SCOREBOARD - Core 0 - Reserved Register - warp:245, reg: 27
GPGPU-Sim Cycle 2570: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 6
GPGPU-Sim Cycle 2570: SCOREBOARD - Core 0 - New longopreg marked - tid:245, reg: 8
DICE-Sim Functional: cycle 2571, cgra_core 0 executed thread 242 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 51
DICE-Sim uArch:  push_ld_request, port = 1, credit = 50
GPGPU-Sim Cycle 2571: SCOREBOARD - Core 0 - Release register - warp:242, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2571, operands ready of thread 246 for dice block id = 2
GPGPU-Sim Cycle 2571: SCOREBOARD - Core 0 - Reserved Register - warp:246, reg: 27
GPGPU-Sim Cycle 2571: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 6
GPGPU-Sim Cycle 2571: SCOREBOARD - Core 0 - New longopreg marked - tid:246, reg: 8
DICE-Sim Functional: cycle 2572, cgra_core 0 executed thread 243 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 50
DICE-Sim uArch:  push_ld_request, port = 1, credit = 49
GPGPU-Sim Cycle 2572: SCOREBOARD - Core 0 - Release register - warp:243, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2572, operands ready of thread 247 for dice block id = 2
GPGPU-Sim Cycle 2572: SCOREBOARD - Core 0 - Reserved Register - warp:247, reg: 27
GPGPU-Sim Cycle 2572: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 6
GPGPU-Sim Cycle 2572: SCOREBOARD - Core 0 - New longopreg marked - tid:247, reg: 8
GPGPU-Sim Cycle 2573: MEMORY_PARTITION_UNIT -  3 - mem_fetch request 0x619000205d80 return from dram to sub partition 0
DICE-Sim Functional: cycle 2573, cgra_core 0 executed thread 244 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 49
DICE-Sim uArch:  push_ld_request, port = 1, credit = 48
GPGPU-Sim Cycle 2573: SCOREBOARD - Core 0 - Release register - warp:244, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2573, operands ready of thread 248 for dice block id = 2
GPGPU-Sim Cycle 2573: SCOREBOARD - Core 0 - Reserved Register - warp:248, reg: 27
GPGPU-Sim Cycle 2573: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 6
GPGPU-Sim Cycle 2573: SCOREBOARD - Core 0 - New longopreg marked - tid:248, reg: 8
DICE-Sim Functional: cycle 2574, cgra_core 0 executed thread 245 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 48
DICE-Sim uArch:  push_ld_request, port = 1, credit = 47
GPGPU-Sim Cycle 2574: SCOREBOARD - Core 0 - Release register - warp:245, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2574, operands ready of thread 249 for dice block id = 2
GPGPU-Sim Cycle 2574: SCOREBOARD - Core 0 - Reserved Register - warp:249, reg: 27
GPGPU-Sim Cycle 2574: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 6
GPGPU-Sim Cycle 2574: SCOREBOARD - Core 0 - New longopreg marked - tid:249, reg: 8
DICE-Sim Functional: cycle 2575, cgra_core 0 executed thread 246 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 47
DICE-Sim uArch:  push_ld_request, port = 1, credit = 46
GPGPU-Sim Cycle 2575: SCOREBOARD - Core 0 - Release register - warp:246, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2575, operands ready of thread 250 for dice block id = 2
GPGPU-Sim Cycle 2575: SCOREBOARD - Core 0 - Reserved Register - warp:250, reg: 27
GPGPU-Sim Cycle 2575: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 6
GPGPU-Sim Cycle 2575: SCOREBOARD - Core 0 - New longopreg marked - tid:250, reg: 8
GPGPU-Sim Cycle 2576: MEMORY_PARTITION_UNIT -  3 - mem_fetch request 0x619000206280 return from dram to sub partition 0
DICE-Sim Functional: cycle 2576, cgra_core 0 executed thread 247 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 46
DICE-Sim uArch:  push_ld_request, port = 1, credit = 45
GPGPU-Sim Cycle 2576: SCOREBOARD - Core 0 - Release register - warp:247, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2576, operands ready of thread 251 for dice block id = 2
GPGPU-Sim Cycle 2576: SCOREBOARD - Core 0 - Reserved Register - warp:251, reg: 27
GPGPU-Sim Cycle 2576: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 6
GPGPU-Sim Cycle 2576: SCOREBOARD - Core 0 - New longopreg marked - tid:251, reg: 8
DICE-Sim Functional: cycle 2577, cgra_core 0 executed thread 248 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 45
DICE-Sim uArch:  push_ld_request, port = 1, credit = 44
GPGPU-Sim Cycle 2577: SCOREBOARD - Core 0 - Release register - warp:248, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2577, operands ready of thread 252 for dice block id = 2
GPGPU-Sim Cycle 2577: SCOREBOARD - Core 0 - Reserved Register - warp:252, reg: 27
GPGPU-Sim Cycle 2577: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 6
GPGPU-Sim Cycle 2577: SCOREBOARD - Core 0 - New longopreg marked - tid:252, reg: 8
GPGPU-Sim Cycle 2578: MEMORY_PARTITION_UNIT -  3 - mem_fetch request 0x619000206780 return from dram to sub partition 0
DICE-Sim Functional: cycle 2578, cgra_core 0 executed thread 249 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 44
DICE-Sim uArch:  push_ld_request, port = 1, credit = 43
GPGPU-Sim Cycle 2578: SCOREBOARD - Core 0 - Release register - warp:249, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2578, operands ready of thread 253 for dice block id = 2
GPGPU-Sim Cycle 2578: SCOREBOARD - Core 0 - Reserved Register - warp:253, reg: 27
GPGPU-Sim Cycle 2578: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 6
GPGPU-Sim Cycle 2578: SCOREBOARD - Core 0 - New longopreg marked - tid:253, reg: 8
DICE-Sim Functional: cycle 2579, cgra_core 0 executed thread 250 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 43
DICE-Sim uArch:  push_ld_request, port = 1, credit = 42
GPGPU-Sim Cycle 2579: SCOREBOARD - Core 0 - Release register - warp:250, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2579, operands ready of thread 254 for dice block id = 2
GPGPU-Sim Cycle 2579: SCOREBOARD - Core 0 - Reserved Register - warp:254, reg: 27
GPGPU-Sim Cycle 2579: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 6
GPGPU-Sim Cycle 2579: SCOREBOARD - Core 0 - New longopreg marked - tid:254, reg: 8
GPGPU-Sim Cycle 2580: MEMORY_PARTITION_UNIT -  3 - mem_fetch request 0x619000206c80 return from dram to sub partition 0
DICE-Sim Functional: cycle 2580, cgra_core 0 executed thread 251 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 42
DICE-Sim uArch:  push_ld_request, port = 1, credit = 41
GPGPU-Sim Cycle 2580: SCOREBOARD - Core 0 - Release register - warp:251, reg: 27
DICE Sim uArch [DISPATCHER]: cycle 2580, operands ready of thread 255 for dice block id = 2
GPGPU-Sim Cycle 2580: SCOREBOARD - Core 0 - Reserved Register - warp:255, reg: 27
GPGPU-Sim Cycle 2580: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 6
GPGPU-Sim Cycle 2580: SCOREBOARD - Core 0 - New longopreg marked - tid:255, reg: 8
DICE Sim uArch [DISPATCH_END]: Cycle 2580, Block=2
DICE-Sim Functional: cycle 2581, cgra_core 0 executed thread 252 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 41
DICE-Sim uArch:  push_ld_request, port = 1, credit = 40
GPGPU-Sim Cycle 2581: SCOREBOARD - Core 0 - Release register - warp:252, reg: 27
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000300
DICE-Sim Functional: cycle 2582, cgra_core 0 executed thread 253 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 40
DICE-Sim uArch:  push_ld_request, port = 1, credit = 39
GPGPU-Sim Cycle 2582: SCOREBOARD - Core 0 - Release register - warp:253, reg: 27
DICE-Sim Functional: cycle 2583, cgra_core 0 executed thread 254 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 39
DICE-Sim uArch:  push_ld_request, port = 1, credit = 38
GPGPU-Sim Cycle 2583: SCOREBOARD - Core 0 - Release register - warp:254, reg: 27
DICE-Sim Functional: cycle 2584, cgra_core 0 executed thread 255 run dice-block 2
DICE-Sim uArch:  push_ld_request, port = 0, credit = 38
DICE-Sim uArch:  push_ld_request, port = 1, credit = 37
GPGPU-Sim Cycle 2584: SCOREBOARD - Core 0 - Release register - warp:255, reg: 27
DICE Sim uArch [CGRA_EXECU_END]: Cycle 2584, Block=2
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000320
DICE Sim uArch [WRITEBACK_START]: Cycle 2585, Block=2
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000340
DICE Sim uArch: accept_bitstream_fetch_response() addr=0xf0000360
DICE Sim uArch [FETCH_BITS_END]: Cycle 2589, Block=3, pc=0xf0000300
DICE Sim uArch [DISPATCH_START]: Cycle 2590, Block=3
DICE Sim uArch [FETCH_META_START]: Cycle 2590, Block=4, pc=0x0500
DICE Sim uArch [DISPATCHER]: cycle 2592, operands ready of thread 0 for dice block id = 3
DICE Sim uArch [DISPATCHER]: cycle 2593, operands ready of thread 1 for dice block id = 3
DICE Sim uArch [DISPATCHER]: cycle 2594, operands ready of thread 2 for dice block id = 3
DICE-Sim Functional: cycle 2595, cgra_core 0 executed thread 0 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2595, operands ready of thread 3 for dice block id = 3
DICE-Sim Functional: cycle 2596, cgra_core 0 executed thread 1 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2596, operands ready of thread 4 for dice block id = 3
DICE-Sim Functional: cycle 2597, cgra_core 0 executed thread 2 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2597, operands ready of thread 5 for dice block id = 3
DICE-Sim Functional: cycle 2598, cgra_core 0 executed thread 3 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2598, operands ready of thread 6 for dice block id = 3
DICE-Sim Functional: cycle 2599, cgra_core 0 executed thread 4 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2599, operands ready of thread 7 for dice block id = 3
DICE-Sim Functional: cycle 2600, cgra_core 0 executed thread 5 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2600, operands ready of thread 8 for dice block id = 3
DICE-Sim Functional: cycle 2601, cgra_core 0 executed thread 6 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2601, operands ready of thread 9 for dice block id = 3
DICE-Sim Functional: cycle 2602, cgra_core 0 executed thread 7 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2602, operands ready of thread 10 for dice block id = 3
DICE-Sim Functional: cycle 2603, cgra_core 0 executed thread 8 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2603, operands ready of thread 11 for dice block id = 3
DICE-Sim Functional: cycle 2604, cgra_core 0 executed thread 9 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2604, operands ready of thread 12 for dice block id = 3
DICE-Sim Functional: cycle 2605, cgra_core 0 executed thread 10 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2605, operands ready of thread 13 for dice block id = 3
DICE-Sim Functional: cycle 2606, cgra_core 0 executed thread 11 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2606, operands ready of thread 14 for dice block id = 3
DICE-Sim Functional: cycle 2607, cgra_core 0 executed thread 12 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 2607, operands ready of thread 15 for dice block id = 3
DICE-Sim Functional: cycle 2608, cgra_core 0 executed thread 13 run dice-block 3
DICE-Sim Functional: cycle 2609, cgra_core 0 executed thread 14 run dice-block 3
DICE-Sim Functional: cycle 2610, cgra_core 0 executed thread 15 run dice-block 3
GPGPU-Sim Cycle 2658: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c0000080, status=0
GPGPU-Sim Cycle 2659: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c00000a0, status=0
GPGPU-Sim Cycle 2660: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c00000c0, status=0
GPGPU-Sim Cycle 2661: MEMORY_SUBPARTITION_UNIT -  0 - Probing L2 cache Address=c00000e0, status=0
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000080
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00000a0
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00000c0
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00000e0
GPGPU-Sim Cycle 2670: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 6
DICE Sim: [WRITEBACK]: cycle 2670, load writeback done for thread 20, reg 6, current load done 33, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=1
DICE Sim uArch: inc_store_req() stores_outstanding=2
DICE Sim uArch: inc_store_req() stores_outstanding=3
DICE Sim uArch: inc_store_req() stores_outstanding=4
GPGPU-Sim Cycle 2671: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 6
DICE Sim: [WRITEBACK]: cycle 2671, load writeback done for thread 16, reg 6, current load done 34, need totoal 512
GPGPU-Sim Cycle 2671: SCOREBOARD - Core 0 - Release New longopreg - tid:20, reg: 8
DICE Sim: [WRITEBACK]: cycle 2671, load writeback done for thread 20, reg 8, current load done 35, need totoal 512
GPGPU-Sim Cycle 2672: SCOREBOARD - Core 0 - Release New longopreg - tid:16, reg: 8
DICE Sim: [WRITEBACK]: cycle 2672, load writeback done for thread 16, reg 8, current load done 36, need totoal 512
GPGPU-Sim Cycle 2672: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 6
DICE Sim: [WRITEBACK]: cycle 2672, load writeback done for thread 21, reg 6, current load done 37, need totoal 512
GPGPU-Sim Cycle 2673: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 6
DICE Sim: [WRITEBACK]: cycle 2673, load writeback done for thread 17, reg 6, current load done 38, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 2673, core 0, RF bank 6 conflict from ldst_unit for tid=22
DICE Sim uArch [DISPATCHER]: cycle 2673, operands ready of thread 16 for dice block id = 3
GPGPU-Sim Cycle 2674: SCOREBOARD - Core 0 - Release New longopreg - tid:17, reg: 8
DICE Sim: [WRITEBACK]: cycle 2674, load writeback done for thread 17, reg 8, current load done 39, need totoal 512
GPGPU-Sim Cycle 2674: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 6
DICE Sim: [WRITEBACK]: cycle 2674, load writeback done for thread 22, reg 6, current load done 40, need totoal 512
GPGPU-Sim Cycle 2675: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 6
DICE Sim: [WRITEBACK]: cycle 2675, load writeback done for thread 18, reg 6, current load done 41, need totoal 512
GPGPU-Sim Cycle 2675: SCOREBOARD - Core 0 - Release New longopreg - tid:21, reg: 8
DICE Sim: [WRITEBACK]: cycle 2675, load writeback done for thread 21, reg 8, current load done 42, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2675, operands ready of thread 17 for dice block id = 3
DICE-Sim Functional: cycle 2676, cgra_core 0 executed thread 16 run dice-block 3
GPGPU-Sim Cycle 2676: SCOREBOARD - Core 0 - Release New longopreg - tid:18, reg: 8
DICE Sim: [WRITEBACK]: cycle 2676, load writeback done for thread 18, reg 8, current load done 43, need totoal 512
GPGPU-Sim Cycle 2676: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 6
DICE Sim: [WRITEBACK]: cycle 2676, load writeback done for thread 23, reg 6, current load done 44, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=5
DICE Sim uArch: inc_store_req() stores_outstanding=6
DICE Sim uArch: inc_store_req() stores_outstanding=7
DICE Sim uArch: inc_store_req() stores_outstanding=8
GPGPU-Sim Cycle 2677: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 6
DICE Sim: [WRITEBACK]: cycle 2677, load writeback done for thread 19, reg 6, current load done 45, need totoal 512
GPGPU-Sim Cycle 2677: SCOREBOARD - Core 0 - Release New longopreg - tid:22, reg: 8
DICE Sim: [WRITEBACK]: cycle 2677, load writeback done for thread 22, reg 8, current load done 46, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2677, operands ready of thread 18 for dice block id = 3
DICE-Sim Functional: cycle 2678, cgra_core 0 executed thread 17 run dice-block 3
GPGPU-Sim Cycle 2678: SCOREBOARD - Core 0 - Release New longopreg - tid:19, reg: 8
DICE Sim: [WRITEBACK]: cycle 2678, load writeback done for thread 19, reg 8, current load done 47, need totoal 512
GPGPU-Sim Cycle 2678: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 6
DICE Sim: [WRITEBACK]: cycle 2678, load writeback done for thread 24, reg 6, current load done 48, need totoal 512
GPGPU-Sim Cycle 2679: SCOREBOARD - Core 0 - Release New longopreg - tid:23, reg: 8
DICE Sim: [WRITEBACK]: cycle 2679, load writeback done for thread 23, reg 8, current load done 49, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=9
DICE Sim uArch: inc_store_req() stores_outstanding=10
DICE Sim uArch: inc_store_req() stores_outstanding=11
DICE Sim uArch: inc_store_req() stores_outstanding=12
DICE Sim uArch [DISPATCHER]: cycle 2679, operands ready of thread 19 for dice block id = 3
DICE-Sim Functional: cycle 2680, cgra_core 0 executed thread 18 run dice-block 3
GPGPU-Sim Cycle 2680: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 6
DICE Sim: [WRITEBACK]: cycle 2680, load writeback done for thread 25, reg 6, current load done 50, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2680, operands ready of thread 20 for dice block id = 3
GPGPU-Sim Cycle 2681: SCOREBOARD - Core 0 - Release New longopreg - tid:24, reg: 8
DICE Sim: [WRITEBACK]: cycle 2681, load writeback done for thread 24, reg 8, current load done 51, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2681, operands ready of thread 21 for dice block id = 3
DICE-Sim Functional: cycle 2682, cgra_core 0 executed thread 19 run dice-block 3
GPGPU-Sim Cycle 2682: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 6
DICE Sim: [WRITEBACK]: cycle 2682, load writeback done for thread 26, reg 6, current load done 52, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=13
DICE Sim uArch: inc_store_req() stores_outstanding=14
DICE Sim uArch: inc_store_req() stores_outstanding=15
DICE Sim uArch: inc_store_req() stores_outstanding=16
DICE Sim uArch [DISPATCHER]: cycle 2682, operands ready of thread 22 for dice block id = 3
DICE-Sim Functional: cycle 2683, cgra_core 0 executed thread 20 run dice-block 3
GPGPU-Sim Cycle 2683: SCOREBOARD - Core 0 - Release New longopreg - tid:25, reg: 8
DICE Sim: [WRITEBACK]: cycle 2683, load writeback done for thread 25, reg 8, current load done 53, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2683, operands ready of thread 23 for dice block id = 3
DICE-Sim Functional: cycle 2684, cgra_core 0 executed thread 21 run dice-block 3
GPGPU-Sim Cycle 2684: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 6
DICE Sim: [WRITEBACK]: cycle 2684, load writeback done for thread 27, reg 6, current load done 54, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2684, operands ready of thread 24 for dice block id = 3
DICE-Sim Functional: cycle 2685, cgra_core 0 executed thread 22 run dice-block 3
GPGPU-Sim Cycle 2685: SCOREBOARD - Core 0 - Release New longopreg - tid:26, reg: 8
DICE Sim: [WRITEBACK]: cycle 2685, load writeback done for thread 26, reg 8, current load done 55, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=17
DICE Sim uArch: inc_store_req() stores_outstanding=18
DICE Sim uArch: inc_store_req() stores_outstanding=19
DICE Sim uArch: inc_store_req() stores_outstanding=20
DICE Sim uArch [DISPATCHER]: cycle 2685, operands ready of thread 25 for dice block id = 3
DICE-Sim Functional: cycle 2686, cgra_core 0 executed thread 23 run dice-block 3
GPGPU-Sim Cycle 2686: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 6
DICE Sim: [WRITEBACK]: cycle 2686, load writeback done for thread 28, reg 6, current load done 56, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2686, operands ready of thread 26 for dice block id = 3
DICE-Sim Functional: cycle 2687, cgra_core 0 executed thread 24 run dice-block 3
GPGPU-Sim Cycle 2687: SCOREBOARD - Core 0 - Release New longopreg - tid:27, reg: 8
DICE Sim: [WRITEBACK]: cycle 2687, load writeback done for thread 27, reg 8, current load done 57, need totoal 512
DICE-Sim Functional: cycle 2688, cgra_core 0 executed thread 25 run dice-block 3
GPGPU-Sim Cycle 2688: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 6
DICE Sim: [WRITEBACK]: cycle 2688, load writeback done for thread 29, reg 6, current load done 58, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=21
DICE Sim uArch: inc_store_req() stores_outstanding=22
DICE Sim uArch: inc_store_req() stores_outstanding=23
DICE Sim uArch: inc_store_req() stores_outstanding=24
DICE Sim uArch [DISPATCHER]: cycle 2688, operands ready of thread 27 for dice block id = 3
DICE-Sim Functional: cycle 2689, cgra_core 0 executed thread 26 run dice-block 3
GPGPU-Sim Cycle 2689: SCOREBOARD - Core 0 - Release New longopreg - tid:28, reg: 8
DICE Sim: [WRITEBACK]: cycle 2689, load writeback done for thread 28, reg 8, current load done 59, need totoal 512
GPGPU-Sim Cycle 2690: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 6
DICE Sim: [WRITEBACK]: cycle 2690, load writeback done for thread 30, reg 6, current load done 60, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2690, operands ready of thread 28 for dice block id = 3
DICE-Sim Functional: cycle 2691, cgra_core 0 executed thread 27 run dice-block 3
GPGPU-Sim Cycle 2691: SCOREBOARD - Core 0 - Release New longopreg - tid:29, reg: 8
DICE Sim: [WRITEBACK]: cycle 2691, load writeback done for thread 29, reg 8, current load done 61, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=25
DICE Sim uArch: inc_store_req() stores_outstanding=26
DICE Sim uArch: inc_store_req() stores_outstanding=27
DICE Sim uArch: inc_store_req() stores_outstanding=28
GPGPU-Sim Cycle 2692: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 6
DICE Sim: [WRITEBACK]: cycle 2692, load writeback done for thread 31, reg 6, current load done 62, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2692, operands ready of thread 29 for dice block id = 3
DICE-Sim Functional: cycle 2693, cgra_core 0 executed thread 28 run dice-block 3
GPGPU-Sim Cycle 2693: SCOREBOARD - Core 0 - Release New longopreg - tid:30, reg: 8
DICE Sim: [WRITEBACK]: cycle 2693, load writeback done for thread 30, reg 8, current load done 63, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=29
DICE Sim uArch: inc_store_req() stores_outstanding=30
DICE Sim uArch: inc_store_req() stores_outstanding=31
DICE Sim uArch: inc_store_req() stores_outstanding=32
DICE Sim uArch [DISPATCHER]: cycle 2694, operands ready of thread 30 for dice block id = 3
DICE-Sim Functional: cycle 2695, cgra_core 0 executed thread 29 run dice-block 3
GPGPU-Sim Cycle 2695: SCOREBOARD - Core 0 - Release New longopreg - tid:31, reg: 8
DICE Sim: [WRITEBACK]: cycle 2695, load writeback done for thread 31, reg 8, current load done 64, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2696, operands ready of thread 31 for dice block id = 3
DICE-Sim Functional: cycle 2697, cgra_core 0 executed thread 30 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=33
DICE Sim uArch: inc_store_req() stores_outstanding=34
DICE Sim uArch: inc_store_req() stores_outstanding=35
DICE Sim uArch: inc_store_req() stores_outstanding=36
DICE-Sim Functional: cycle 2699, cgra_core 0 executed thread 31 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=37
DICE Sim uArch: inc_store_req() stores_outstanding=38
DICE Sim uArch: inc_store_req() stores_outstanding=39
DICE Sim uArch: inc_store_req() stores_outstanding=40
GPGPU-Sim Cycle 2718: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=f0000500, status=2
GPGPU-Sim Cycle 2719: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=f0000520, status=2
GPGPU-Sim Cycle 2720: MEMORY_PARTITION_UNIT -  5 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2720: MEMORY_PARTITION_UNIT -  5 - Issue mem_fetch request 0x61900025d580 from sub partition 0 to dram
GPGPU-Sim Cycle 2720: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=f0000540, status=2
GPGPU-Sim Cycle 2721: MEMORY_PARTITION_UNIT -  5 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2721: MEMORY_PARTITION_UNIT -  5 - Issue mem_fetch request 0x61900025da80 from sub partition 0 to dram
GPGPU-Sim Cycle 2721: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=f0000560, status=2
GPGPU-Sim Cycle 2722: MEMORY_PARTITION_UNIT -  5 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2722: MEMORY_PARTITION_UNIT -  5 - Issue mem_fetch request 0x61900025df80 from sub partition 0 to dram
GPGPU-Sim Cycle 2723: MEMORY_PARTITION_UNIT -  5 - sub partition 0 sub_partition_contention=F has_dram_resource=T
GPGPU-Sim Cycle 2723: MEMORY_PARTITION_UNIT -  5 - Issue mem_fetch request 0x61900025e480 from sub partition 0 to dram
GPGPU-Sim Cycle 2823: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c0000100, status=0
GPGPU-Sim Cycle 2824: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c0000120, status=0
GPGPU-Sim Cycle 2825: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c0000140, status=0
GPGPU-Sim Cycle 2826: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c0000160, status=0
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000120
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000140
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000160
GPGPU-Sim Cycle 2835: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 8
DICE Sim: [WRITEBACK]: cycle 2835, load writeback done for thread 35, reg 8, current load done 65, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=41
DICE Sim uArch: inc_store_req() stores_outstanding=42
DICE Sim uArch: inc_store_req() stores_outstanding=43
DICE Sim uArch: inc_store_req() stores_outstanding=44
GPGPU-Sim Cycle 2836: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 6
DICE Sim: [WRITEBACK]: cycle 2836, load writeback done for thread 32, reg 6, current load done 66, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 2836, core 0, RF bank 6 conflict from ldst_unit for tid=37
GPGPU-Sim Cycle 2837: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 6
DICE Sim: [WRITEBACK]: cycle 2837, load writeback done for thread 33, reg 6, current load done 67, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 2837, core 0, RF bank 6 conflict from ldst_unit for tid=37
GPGPU-Sim Cycle 2838: SCOREBOARD - Core 0 - Release New longopreg - tid:32, reg: 8
DICE Sim: [WRITEBACK]: cycle 2838, load writeback done for thread 32, reg 8, current load done 68, need totoal 512
GPGPU-Sim Cycle 2838: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 6
DICE Sim: [WRITEBACK]: cycle 2838, load writeback done for thread 37, reg 6, current load done 69, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=45
DICE Sim uArch: inc_store_req() stores_outstanding=46
DICE Sim uArch: inc_store_req() stores_outstanding=47
DICE Sim uArch: inc_store_req() stores_outstanding=48
GPGPU-Sim Cycle 2839: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 6
DICE Sim: [WRITEBACK]: cycle 2839, load writeback done for thread 34, reg 6, current load done 70, need totoal 512
GPGPU-Sim Cycle 2839: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 8
DICE Sim: [WRITEBACK]: cycle 2839, load writeback done for thread 36, reg 8, current load done 71, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2839, operands ready of thread 32 for dice block id = 3
GPGPU-Sim Cycle 2840: MEMORY_PARTITION_UNIT -  5 - mem_fetch request 0x61900025d580 return from dram to sub partition 0
GPGPU-Sim Cycle 2840: SCOREBOARD - Core 0 - Release New longopreg - tid:33, reg: 8
DICE Sim: [WRITEBACK]: cycle 2840, load writeback done for thread 33, reg 8, current load done 72, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 2840, store ack for tid 0, addr 0xc0000800, number_of_stores_done = 1, need total = 256
GPGPU-Sim Cycle 2841: SCOREBOARD - Core 0 - Release New longopreg - tid:35, reg: 6
DICE Sim: [WRITEBACK]: cycle 2841, load writeback done for thread 35, reg 6, current load done 73, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 2841, core 0, RF bank 6 conflict from ldst_unit for tid=38
DICE Sim uArch [DISPATCHER]: cycle 2841, operands ready of thread 33 for dice block id = 3
GPGPU-Sim Cycle 2842: MEMORY_PARTITION_UNIT -  5 - mem_fetch request 0x61900025da80 return from dram to sub partition 0
DICE-Sim Functional: cycle 2842, cgra_core 0 executed thread 32 run dice-block 3
GPGPU-Sim Cycle 2842: SCOREBOARD - Core 0 - Release New longopreg - tid:34, reg: 8
DICE Sim: [WRITEBACK]: cycle 2842, load writeback done for thread 34, reg 8, current load done 74, need totoal 512
GPGPU-Sim Cycle 2842: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 6
DICE Sim: [WRITEBACK]: cycle 2842, load writeback done for thread 38, reg 6, current load done 75, need totoal 512
GPGPU-Sim Cycle 2843: SCOREBOARD - Core 0 - Release New longopreg - tid:36, reg: 6
DICE Sim: [WRITEBACK]: cycle 2843, load writeback done for thread 36, reg 6, current load done 76, need totoal 512
GPGPU-Sim Cycle 2843: SCOREBOARD - Core 0 - Release New longopreg - tid:37, reg: 8
DICE Sim: [WRITEBACK]: cycle 2843, load writeback done for thread 37, reg 8, current load done 77, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2843, operands ready of thread 34 for dice block id = 3
GPGPU-Sim Cycle 2844: MEMORY_PARTITION_UNIT -  5 - mem_fetch request 0x61900025df80 return from dram to sub partition 0
DICE-Sim Functional: cycle 2844, cgra_core 0 executed thread 33 run dice-block 3
GPGPU-Sim Cycle 2844: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 6
DICE Sim: [WRITEBACK]: cycle 2844, load writeback done for thread 39, reg 6, current load done 78, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=49
DICE Sim uArch: inc_store_req() stores_outstanding=50
DICE Sim uArch: inc_store_req() stores_outstanding=51
DICE Sim uArch: inc_store_req() stores_outstanding=52
DICE Sim uArch [DISPATCHER]: cycle 2844, operands ready of thread 35 for dice block id = 3
GPGPU-Sim Cycle 2845: SCOREBOARD - Core 0 - Release New longopreg - tid:38, reg: 8
DICE Sim: [WRITEBACK]: cycle 2845, load writeback done for thread 38, reg 8, current load done 79, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 2845, operands ready of thread 36 for dice block id = 3
DICE-Sim Functional: cycle 2846, cgra_core 0 executed thread 34 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2846, store ack for tid 1, addr 0xc0000804, number_of_stores_done = 2, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2846, operands ready of thread 37 for dice block id = 3
GPGPU-Sim Cycle 2847: MEMORY_PARTITION_UNIT -  5 - mem_fetch request 0x61900025e480 return from dram to sub partition 0
DICE-Sim Functional: cycle 2847, cgra_core 0 executed thread 35 run dice-block 3
GPGPU-Sim Cycle 2847: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 6
DICE Sim: [WRITEBACK]: cycle 2847, load writeback done for thread 40, reg 6, current load done 80, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=53
DICE Sim uArch: inc_store_req() stores_outstanding=54
DICE Sim uArch: inc_store_req() stores_outstanding=55
DICE Sim uArch: inc_store_req() stores_outstanding=56
DICE Sim uArch [DISPATCHER]: cycle 2847, operands ready of thread 38 for dice block id = 3
DICE-Sim Functional: cycle 2848, cgra_core 0 executed thread 36 run dice-block 3
GPGPU-Sim Cycle 2848: SCOREBOARD - Core 0 - Release New longopreg - tid:39, reg: 8
DICE Sim: [WRITEBACK]: cycle 2848, load writeback done for thread 39, reg 8, current load done 81, need totoal 512
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf0000500
DICE-Sim Functional: cycle 2849, cgra_core 0 executed thread 37 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2849, store ack for tid 2, addr 0xc0000808, number_of_stores_done = 3, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2849, operands ready of thread 39 for dice block id = 3
DICE-Sim Functional: cycle 2850, cgra_core 0 executed thread 38 run dice-block 3
GPGPU-Sim Cycle 2850: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 6
DICE Sim: [WRITEBACK]: cycle 2850, load writeback done for thread 41, reg 6, current load done 82, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: inc_store_req() stores_outstanding=58
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf0000520
GPGPU-Sim Cycle 2851: SCOREBOARD - Core 0 - Release New longopreg - tid:40, reg: 8
DICE Sim: [WRITEBACK]: cycle 2851, load writeback done for thread 40, reg 8, current load done 83, need totoal 512
DICE-Sim Functional: cycle 2852, cgra_core 0 executed thread 39 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2852, store ack for tid 3, addr 0xc000080c, number_of_stores_done = 4, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2852, operands ready of thread 40 for dice block id = 3
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf0000540
GPGPU-Sim Cycle 2853: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 6
DICE Sim: [WRITEBACK]: cycle 2853, load writeback done for thread 42, reg 6, current load done 84, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
GPGPU-Sim Cycle 2854: SCOREBOARD - Core 0 - Release New longopreg - tid:41, reg: 8
DICE Sim: [WRITEBACK]: cycle 2854, load writeback done for thread 41, reg 8, current load done 85, need totoal 512
DICE-Sim Functional: cycle 2855, cgra_core 0 executed thread 40 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2855, store ack for tid 4, addr 0xc0000810, number_of_stores_done = 5, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2855, operands ready of thread 41 for dice block id = 3
DICE Sim uArch: accept_metadata_fetch_response() pc=0xf0000560
GPGPU-Sim Cycle 2856: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 6
DICE Sim: [WRITEBACK]: cycle 2856, load writeback done for thread 43, reg 6, current load done 86, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch [FETCH_META_END]: Cycle 2856, Block=4, pc=0xf0000500
GPGPU-Sim Cycle 2857: SCOREBOARD - Core 0 - Release New longopreg - tid:42, reg: 8
DICE Sim: [WRITEBACK]: cycle 2857, load writeback done for thread 42, reg 8, current load done 87, need totoal 512
DICE-Sim Functional: cycle 2858, cgra_core 0 executed thread 41 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2858, store ack for tid 5, addr 0xc0000814, number_of_stores_done = 6, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2858, operands ready of thread 42 for dice block id = 3
GPGPU-Sim Cycle 2859: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 6
DICE Sim: [WRITEBACK]: cycle 2859, load writeback done for thread 44, reg 6, current load done 88, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 2860: SCOREBOARD - Core 0 - Release New longopreg - tid:43, reg: 8
DICE Sim: [WRITEBACK]: cycle 2860, load writeback done for thread 43, reg 8, current load done 89, need totoal 512
DICE-Sim Functional: cycle 2861, cgra_core 0 executed thread 42 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2861, store ack for tid 6, addr 0xc0000818, number_of_stores_done = 7, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2861, operands ready of thread 43 for dice block id = 3
GPGPU-Sim Cycle 2862: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 6
DICE Sim: [WRITEBACK]: cycle 2862, load writeback done for thread 45, reg 6, current load done 90, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 2863: SCOREBOARD - Core 0 - Release New longopreg - tid:44, reg: 8
DICE Sim: [WRITEBACK]: cycle 2863, load writeback done for thread 44, reg 8, current load done 91, need totoal 512
DICE-Sim Functional: cycle 2864, cgra_core 0 executed thread 43 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2864, store ack for tid 7, addr 0xc000081c, number_of_stores_done = 8, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2864, operands ready of thread 44 for dice block id = 3
GPGPU-Sim Cycle 2865: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 6
DICE Sim: [WRITEBACK]: cycle 2865, load writeback done for thread 46, reg 6, current load done 92, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 2866: SCOREBOARD - Core 0 - Release New longopreg - tid:45, reg: 8
DICE Sim: [WRITEBACK]: cycle 2866, load writeback done for thread 45, reg 8, current load done 93, need totoal 512
DICE-Sim Functional: cycle 2867, cgra_core 0 executed thread 44 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2867, store ack for tid 8, addr 0xc0000820, number_of_stores_done = 9, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2867, operands ready of thread 45 for dice block id = 3
GPGPU-Sim Cycle 2868: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 6
DICE Sim: [WRITEBACK]: cycle 2868, load writeback done for thread 47, reg 6, current load done 94, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 2869: SCOREBOARD - Core 0 - Release New longopreg - tid:46, reg: 8
DICE Sim: [WRITEBACK]: cycle 2869, load writeback done for thread 46, reg 8, current load done 95, need totoal 512
DICE-Sim Functional: cycle 2870, cgra_core 0 executed thread 45 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2870, store ack for tid 9, addr 0xc0000824, number_of_stores_done = 10, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2870, operands ready of thread 46 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 2872: SCOREBOARD - Core 0 - Release New longopreg - tid:47, reg: 8
DICE Sim: [WRITEBACK]: cycle 2872, load writeback done for thread 47, reg 8, current load done 96, need totoal 512
DICE-Sim Functional: cycle 2873, cgra_core 0 executed thread 46 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 2873, store ack for tid 10, addr 0xc0000828, number_of_stores_done = 11, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 2873, operands ready of thread 47 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 2874, store ack for tid 11, addr 0xc000082c, number_of_stores_done = 12, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE-Sim Functional: cycle 2876, cgra_core 0 executed thread 47 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch: [LDST_UNIT]: cycle 2879, store ack for tid 12, addr 0xc0000830, number_of_stores_done = 13, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 2882, store ack for tid 13, addr 0xc0000834, number_of_stores_done = 14, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
GPGPU-Sim Cycle 2972: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000800, status=2
GPGPU-Sim Cycle 2973: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000820, status=2
GPGPU-Sim Cycle 2974: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000840, status=2
GPGPU-Sim Cycle 2975: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000860, status=2
GPGPU-Sim Cycle 2978: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000804, status=2
GPGPU-Sim Cycle 2979: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000824, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000800
GPGPU-Sim Cycle 2980: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000844, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000820
GPGPU-Sim Cycle 2981: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000864, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000840
GPGPU-Sim Cycle 2982: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000808, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000860
GPGPU-Sim Cycle 2983: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000828, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
GPGPU-Sim Cycle 2984: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000848, status=2
GPGPU-Sim Cycle 2985: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000868, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000804
GPGPU-Sim Cycle 2986: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000080c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000824
GPGPU-Sim Cycle 2987: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000082c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000844
GPGPU-Sim Cycle 2988: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000084c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000864
GPGPU-Sim Cycle 2989: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000086c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000808
GPGPU-Sim Cycle 2990: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000810, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000828
GPGPU-Sim Cycle 2991: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000830, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000848
GPGPU-Sim Cycle 2992: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000850, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000868
GPGPU-Sim Cycle 2993: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000870, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000080c
GPGPU-Sim Cycle 2994: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000814, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000082c
GPGPU-Sim Cycle 2995: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000834, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000084c
GPGPU-Sim Cycle 2996: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000854, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000086c
GPGPU-Sim Cycle 2997: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000874, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000810
GPGPU-Sim Cycle 2998: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000818, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000830
GPGPU-Sim Cycle 2999: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000838, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000850
GPGPU-Sim Cycle 3000: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000858, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000870
GPGPU-Sim Cycle 3001: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000878, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000814
GPGPU-Sim Cycle 3002: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000081c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000834
GPGPU-Sim Cycle 3003: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000083c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000854
GPGPU-Sim Cycle 3004: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000085c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000874
GPGPU-Sim Cycle 3005: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000087c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000818
GPGPU-Sim Cycle 3006: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000820, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000838
GPGPU-Sim Cycle 3007: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000840, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000858
GPGPU-Sim Cycle 3008: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000860, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000878
GPGPU-Sim Cycle 3009: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000880, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000081c
GPGPU-Sim Cycle 3010: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000824, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000083c
GPGPU-Sim Cycle 3011: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c0000180, status=0
GPGPU-Sim Cycle 3011: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000844, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000085c
GPGPU-Sim Cycle 3012: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c00001a0, status=0
GPGPU-Sim Cycle 3012: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000864, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000087c
GPGPU-Sim Cycle 3013: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c00001c0, status=0
GPGPU-Sim Cycle 3013: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000884, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000820
GPGPU-Sim Cycle 3014: MEMORY_SUBPARTITION_UNIT -  2 - Probing L2 cache Address=c00001e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000840
GPGPU-Sim Cycle 3015: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000828, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000860
GPGPU-Sim Cycle 3016: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000848, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000880
GPGPU-Sim Cycle 3017: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000868, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000824
GPGPU-Sim Cycle 3018: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000888, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000180
GPGPU-Sim Cycle 3019: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000082c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000844
GPGPU-Sim Cycle 3020: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000084c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00001a0
GPGPU-Sim Cycle 3021: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000086c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000864
GPGPU-Sim Cycle 3022: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000088c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00001c0
GPGPU-Sim Cycle 3023: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000830, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000884
GPGPU-Sim Cycle 3024: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000850, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00001e0
GPGPU-Sim Cycle 3025: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000870, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000828
GPGPU-Sim Cycle 3026: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000890, status=2
GPGPU-Sim Cycle 3026: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 8
DICE Sim: [WRITEBACK]: cycle 3026, load writeback done for thread 51, reg 8, current load done 97, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000848
GPGPU-Sim Cycle 3027: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000834, status=2
GPGPU-Sim Cycle 3027: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 6
DICE Sim: [WRITEBACK]: cycle 3027, load writeback done for thread 48, reg 6, current load done 98, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3027, store ack for tid 14, addr 0xc0000838, number_of_stores_done = 15, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000868
GPGPU-Sim Cycle 3028: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000854, status=2
GPGPU-Sim Cycle 3028: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 6
DICE Sim: [WRITEBACK]: cycle 3028, load writeback done for thread 49, reg 6, current load done 99, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3028, core 0, RF bank 6 conflict from ldst_unit for tid=53
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000888
GPGPU-Sim Cycle 3029: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000874, status=2
GPGPU-Sim Cycle 3029: SCOREBOARD - Core 0 - Release New longopreg - tid:48, reg: 8
DICE Sim: [WRITEBACK]: cycle 3029, load writeback done for thread 48, reg 8, current load done 100, need totoal 512
GPGPU-Sim Cycle 3029: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 6
DICE Sim: [WRITEBACK]: cycle 3029, load writeback done for thread 53, reg 6, current load done 101, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000082c
GPGPU-Sim Cycle 3030: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000894, status=2
GPGPU-Sim Cycle 3030: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 6
DICE Sim: [WRITEBACK]: cycle 3030, load writeback done for thread 50, reg 6, current load done 102, need totoal 512
GPGPU-Sim Cycle 3030: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 8
DICE Sim: [WRITEBACK]: cycle 3030, load writeback done for thread 52, reg 8, current load done 103, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3030, operands ready of thread 48 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000084c
GPGPU-Sim Cycle 3031: SCOREBOARD - Core 0 - Release New longopreg - tid:49, reg: 8
DICE Sim: [WRITEBACK]: cycle 3031, load writeback done for thread 49, reg 8, current load done 104, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3031, store ack for tid 15, addr 0xc000083c, number_of_stores_done = 16, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000086c
GPGPU-Sim Cycle 3032: SCOREBOARD - Core 0 - Release New longopreg - tid:51, reg: 6
DICE Sim: [WRITEBACK]: cycle 3032, load writeback done for thread 51, reg 6, current load done 105, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3032, core 0, RF bank 6 conflict from ldst_unit for tid=54
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 3032, operands ready of thread 49 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000088c
DICE-Sim Functional: cycle 3033, cgra_core 0 executed thread 48 run dice-block 3
GPGPU-Sim Cycle 3033: SCOREBOARD - Core 0 - Release New longopreg - tid:50, reg: 8
DICE Sim: [WRITEBACK]: cycle 3033, load writeback done for thread 50, reg 8, current load done 106, need totoal 512
GPGPU-Sim Cycle 3033: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 6
DICE Sim: [WRITEBACK]: cycle 3033, load writeback done for thread 54, reg 6, current load done 107, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000830
GPGPU-Sim Cycle 3034: SCOREBOARD - Core 0 - Release New longopreg - tid:52, reg: 6
DICE Sim: [WRITEBACK]: cycle 3034, load writeback done for thread 52, reg 6, current load done 108, need totoal 512
GPGPU-Sim Cycle 3034: SCOREBOARD - Core 0 - Release New longopreg - tid:53, reg: 8
DICE Sim: [WRITEBACK]: cycle 3034, load writeback done for thread 53, reg 8, current load done 109, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3034, operands ready of thread 50 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000850
DICE-Sim Functional: cycle 3035, cgra_core 0 executed thread 49 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3035, store ack for tid 16, addr 0xc0000840, number_of_stores_done = 17, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3035, operands ready of thread 51 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000870
GPGPU-Sim Cycle 3036: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 6
DICE Sim: [WRITEBACK]: cycle 3036, load writeback done for thread 55, reg 6, current load done 110, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 3036, operands ready of thread 52 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000890
DICE-Sim Functional: cycle 3037, cgra_core 0 executed thread 50 run dice-block 3
GPGPU-Sim Cycle 3037: SCOREBOARD - Core 0 - Release New longopreg - tid:54, reg: 8
DICE Sim: [WRITEBACK]: cycle 3037, load writeback done for thread 54, reg 8, current load done 111, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3037, operands ready of thread 53 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000834
DICE-Sim Functional: cycle 3038, cgra_core 0 executed thread 51 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3038, store ack for tid 17, addr 0xc0000844, number_of_stores_done = 18, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3038, operands ready of thread 54 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000854
DICE-Sim Functional: cycle 3039, cgra_core 0 executed thread 52 run dice-block 3
GPGPU-Sim Cycle 3039: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 6
DICE Sim: [WRITEBACK]: cycle 3039, load writeback done for thread 56, reg 6, current load done 112, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000874
DICE-Sim Functional: cycle 3040, cgra_core 0 executed thread 53 run dice-block 3
GPGPU-Sim Cycle 3040: SCOREBOARD - Core 0 - Release New longopreg - tid:55, reg: 8
DICE Sim: [WRITEBACK]: cycle 3040, load writeback done for thread 55, reg 8, current load done 113, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000894
DICE-Sim Functional: cycle 3041, cgra_core 0 executed thread 54 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3041, store ack for tid 18, addr 0xc0000848, number_of_stores_done = 19, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3041, operands ready of thread 55 for dice block id = 3
GPGPU-Sim Cycle 3042: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 6
DICE Sim: [WRITEBACK]: cycle 3042, load writeback done for thread 57, reg 6, current load done 114, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 3043: SCOREBOARD - Core 0 - Release New longopreg - tid:56, reg: 8
DICE Sim: [WRITEBACK]: cycle 3043, load writeback done for thread 56, reg 8, current load done 115, need totoal 512
DICE-Sim Functional: cycle 3044, cgra_core 0 executed thread 55 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3044, store ack for tid 19, addr 0xc000084c, number_of_stores_done = 20, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3044, operands ready of thread 56 for dice block id = 3
GPGPU-Sim Cycle 3045: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 6
DICE Sim: [WRITEBACK]: cycle 3045, load writeback done for thread 58, reg 6, current load done 116, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 3046: SCOREBOARD - Core 0 - Release New longopreg - tid:57, reg: 8
DICE Sim: [WRITEBACK]: cycle 3046, load writeback done for thread 57, reg 8, current load done 117, need totoal 512
DICE-Sim Functional: cycle 3047, cgra_core 0 executed thread 56 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3047, store ack for tid 20, addr 0xc0000850, number_of_stores_done = 21, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3047, operands ready of thread 57 for dice block id = 3
GPGPU-Sim Cycle 3048: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 6
DICE Sim: [WRITEBACK]: cycle 3048, load writeback done for thread 59, reg 6, current load done 118, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 3049: SCOREBOARD - Core 0 - Release New longopreg - tid:58, reg: 8
DICE Sim: [WRITEBACK]: cycle 3049, load writeback done for thread 58, reg 8, current load done 119, need totoal 512
DICE-Sim Functional: cycle 3050, cgra_core 0 executed thread 57 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3050, store ack for tid 21, addr 0xc0000854, number_of_stores_done = 22, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3050, operands ready of thread 58 for dice block id = 3
GPGPU-Sim Cycle 3051: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 6
DICE Sim: [WRITEBACK]: cycle 3051, load writeback done for thread 60, reg 6, current load done 120, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 3052: SCOREBOARD - Core 0 - Release New longopreg - tid:59, reg: 8
DICE Sim: [WRITEBACK]: cycle 3052, load writeback done for thread 59, reg 8, current load done 121, need totoal 512
DICE-Sim Functional: cycle 3053, cgra_core 0 executed thread 58 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3053, store ack for tid 22, addr 0xc0000858, number_of_stores_done = 23, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3053, operands ready of thread 59 for dice block id = 3
GPGPU-Sim Cycle 3054: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 6
DICE Sim: [WRITEBACK]: cycle 3054, load writeback done for thread 61, reg 6, current load done 122, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 3055: SCOREBOARD - Core 0 - Release New longopreg - tid:60, reg: 8
DICE Sim: [WRITEBACK]: cycle 3055, load writeback done for thread 60, reg 8, current load done 123, need totoal 512
DICE-Sim Functional: cycle 3056, cgra_core 0 executed thread 59 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3056, store ack for tid 23, addr 0xc000085c, number_of_stores_done = 24, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3056, operands ready of thread 60 for dice block id = 3
GPGPU-Sim Cycle 3057: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 6
DICE Sim: [WRITEBACK]: cycle 3057, load writeback done for thread 62, reg 6, current load done 124, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 3058: SCOREBOARD - Core 0 - Release New longopreg - tid:61, reg: 8
DICE Sim: [WRITEBACK]: cycle 3058, load writeback done for thread 61, reg 8, current load done 125, need totoal 512
DICE-Sim Functional: cycle 3059, cgra_core 0 executed thread 60 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3059, store ack for tid 24, addr 0xc0000860, number_of_stores_done = 25, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3059, operands ready of thread 61 for dice block id = 3
GPGPU-Sim Cycle 3060: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 6
DICE Sim: [WRITEBACK]: cycle 3060, load writeback done for thread 63, reg 6, current load done 126, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
GPGPU-Sim Cycle 3061: SCOREBOARD - Core 0 - Release New longopreg - tid:62, reg: 8
DICE Sim: [WRITEBACK]: cycle 3061, load writeback done for thread 62, reg 8, current load done 127, need totoal 512
DICE-Sim Functional: cycle 3062, cgra_core 0 executed thread 61 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3062, store ack for tid 25, addr 0xc0000864, number_of_stores_done = 26, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3062, operands ready of thread 62 for dice block id = 3
GPGPU-Sim Cycle 3063: SCOREBOARD - Core 0 - Release New longopreg - tid:63, reg: 8
DICE Sim: [WRITEBACK]: cycle 3063, load writeback done for thread 63, reg 8, current load done 128, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 3064, store ack for tid 26, addr 0xc0000868, number_of_stores_done = 27, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3064, operands ready of thread 63 for dice block id = 3
DICE-Sim Functional: cycle 3065, cgra_core 0 executed thread 62 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3066, store ack for tid 27, addr 0xc000086c, number_of_stores_done = 28, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE-Sim Functional: cycle 3067, cgra_core 0 executed thread 63 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3068, store ack for tid 28, addr 0xc0000870, number_of_stores_done = 29, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 3071, store ack for tid 29, addr 0xc0000874, number_of_stores_done = 30, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=109
DICE Sim uArch: inc_store_req() stores_outstanding=110
DICE Sim uArch: inc_store_req() stores_outstanding=111
DICE Sim uArch: inc_store_req() stores_outstanding=112
DICE Sim uArch: [LDST_UNIT]: cycle 3074, store ack for tid 30, addr 0xc0000878, number_of_stores_done = 31, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=113
DICE Sim uArch: inc_store_req() stores_outstanding=114
DICE Sim uArch: inc_store_req() stores_outstanding=115
DICE Sim uArch: inc_store_req() stores_outstanding=116
DICE Sim uArch: [LDST_UNIT]: cycle 3077, store ack for tid 31, addr 0xc000087c, number_of_stores_done = 32, need total = 256
GPGPU-Sim Cycle 3159: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000838, status=2
GPGPU-Sim Cycle 3160: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000858, status=2
GPGPU-Sim Cycle 3161: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000878, status=2
GPGPU-Sim Cycle 3162: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000898, status=2
GPGPU-Sim Cycle 3163: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000083c, status=2
GPGPU-Sim Cycle 3164: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000085c, status=2
GPGPU-Sim Cycle 3165: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000087c, status=2
GPGPU-Sim Cycle 3166: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000089c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000838
GPGPU-Sim Cycle 3167: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000840, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=115
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000858
GPGPU-Sim Cycle 3168: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000860, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=114
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000878
GPGPU-Sim Cycle 3169: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000880, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=113
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000898
GPGPU-Sim Cycle 3170: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=112
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000083c
GPGPU-Sim Cycle 3171: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000844, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=111
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000085c
GPGPU-Sim Cycle 3172: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000864, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=110
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000087c
GPGPU-Sim Cycle 3173: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000884, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=109
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000089c
GPGPU-Sim Cycle 3174: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=108
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000840
GPGPU-Sim Cycle 3175: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000848, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000860
GPGPU-Sim Cycle 3176: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000868, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000880
GPGPU-Sim Cycle 3177: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000888, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a0
GPGPU-Sim Cycle 3178: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000844
GPGPU-Sim Cycle 3179: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000084c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000864
GPGPU-Sim Cycle 3180: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000086c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000884
GPGPU-Sim Cycle 3181: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000088c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a4
GPGPU-Sim Cycle 3182: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000848
GPGPU-Sim Cycle 3183: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000850, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000868
GPGPU-Sim Cycle 3184: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000870, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000888
GPGPU-Sim Cycle 3185: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000890, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a8
GPGPU-Sim Cycle 3186: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000084c
GPGPU-Sim Cycle 3187: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000854, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000086c
GPGPU-Sim Cycle 3188: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000874, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000088c
GPGPU-Sim Cycle 3189: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000894, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ac
GPGPU-Sim Cycle 3190: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000850
GPGPU-Sim Cycle 3191: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000858, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000870
GPGPU-Sim Cycle 3192: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000878, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000890
GPGPU-Sim Cycle 3193: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000898, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b0
GPGPU-Sim Cycle 3194: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000854
GPGPU-Sim Cycle 3195: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000085c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000874
GPGPU-Sim Cycle 3196: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000087c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000894
GPGPU-Sim Cycle 3197: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000089c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b4
GPGPU-Sim Cycle 3198: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008bc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000858
GPGPU-Sim Cycle 3199: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000860, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000878
GPGPU-Sim Cycle 3200: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000880, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000898
GPGPU-Sim Cycle 3201: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b8
GPGPU-Sim Cycle 3202: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000085c
GPGPU-Sim Cycle 3203: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000864, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000087c
GPGPU-Sim Cycle 3204: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000884, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000089c
GPGPU-Sim Cycle 3205: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008bc
GPGPU-Sim Cycle 3206: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000860
GPGPU-Sim Cycle 3207: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000868, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000880
GPGPU-Sim Cycle 3208: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c0000200, status=0
GPGPU-Sim Cycle 3208: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000888, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a0
GPGPU-Sim Cycle 3209: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c0000220, status=0
GPGPU-Sim Cycle 3209: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c0
GPGPU-Sim Cycle 3210: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c0000240, status=0
GPGPU-Sim Cycle 3210: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000864
GPGPU-Sim Cycle 3211: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c0000260, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000884
GPGPU-Sim Cycle 3212: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000086c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a4
GPGPU-Sim Cycle 3213: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000088c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c4
GPGPU-Sim Cycle 3214: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000868
GPGPU-Sim Cycle 3215: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000200
GPGPU-Sim Cycle 3216: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000870, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000888
GPGPU-Sim Cycle 3217: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000890, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000220
GPGPU-Sim Cycle 3218: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a8
GPGPU-Sim Cycle 3219: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000240
GPGPU-Sim Cycle 3220: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000874, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c8
GPGPU-Sim Cycle 3221: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000894, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000260
GPGPU-Sim Cycle 3222: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000086c
GPGPU-Sim Cycle 3223: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d4, status=2
GPGPU-Sim Cycle 3223: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 6
DICE Sim: [WRITEBACK]: cycle 3223, load writeback done for thread 68, reg 6, current load done 129, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000088c
GPGPU-Sim Cycle 3224: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000878, status=2
GPGPU-Sim Cycle 3224: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 8
DICE Sim: [WRITEBACK]: cycle 3224, load writeback done for thread 64, reg 8, current load done 130, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3224, core 0, RF bank 8 conflict from ldst_unit for tid=68
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ac
GPGPU-Sim Cycle 3225: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000898, status=2
GPGPU-Sim Cycle 3225: SCOREBOARD - Core 0 - Release New longopreg - tid:64, reg: 6
DICE Sim: [WRITEBACK]: cycle 3225, load writeback done for thread 64, reg 6, current load done 131, need totoal 512
GPGPU-Sim Cycle 3225: SCOREBOARD - Core 0 - Release New longopreg - tid:68, reg: 8
DICE Sim: [WRITEBACK]: cycle 3225, load writeback done for thread 68, reg 8, current load done 132, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008cc
GPGPU-Sim Cycle 3226: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b8, status=2
GPGPU-Sim Cycle 3226: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 6
DICE Sim: [WRITEBACK]: cycle 3226, load writeback done for thread 65, reg 6, current load done 133, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3226, store ack for tid 32, addr 0xc0000880, number_of_stores_done = 33, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 3226, operands ready of thread 64 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000870
GPGPU-Sim Cycle 3227: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d8, status=2
GPGPU-Sim Cycle 3227: SCOREBOARD - Core 0 - Release New longopreg - tid:65, reg: 8
DICE Sim: [WRITEBACK]: cycle 3227, load writeback done for thread 65, reg 8, current load done 134, need totoal 512
GPGPU-Sim Cycle 3227: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 6
DICE Sim: [WRITEBACK]: cycle 3227, load writeback done for thread 69, reg 6, current load done 135, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000890
GPGPU-Sim Cycle 3228: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000087c, status=2
GPGPU-Sim Cycle 3228: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 6
DICE Sim: [WRITEBACK]: cycle 3228, load writeback done for thread 66, reg 6, current load done 136, need totoal 512
GPGPU-Sim Cycle 3228: SCOREBOARD - Core 0 - Release New longopreg - tid:69, reg: 8
DICE Sim: [WRITEBACK]: cycle 3228, load writeback done for thread 69, reg 8, current load done 137, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3228, operands ready of thread 65 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b0
GPGPU-Sim Cycle 3229: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000089c, status=2
DICE-Sim Functional: cycle 3229, cgra_core 0 executed thread 64 run dice-block 3
GPGPU-Sim Cycle 3229: SCOREBOARD - Core 0 - Release New longopreg - tid:66, reg: 8
DICE Sim: [WRITEBACK]: cycle 3229, load writeback done for thread 66, reg 8, current load done 138, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3229, store ack for tid 33, addr 0xc0000884, number_of_stores_done = 34, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d0
GPGPU-Sim Cycle 3230: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008bc, status=2
GPGPU-Sim Cycle 3230: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 6
DICE Sim: [WRITEBACK]: cycle 3230, load writeback done for thread 67, reg 6, current load done 139, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3230, core 0, RF bank 6 conflict from ldst_unit for tid=70
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 3230, operands ready of thread 66 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000874
GPGPU-Sim Cycle 3231: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008dc, status=2
DICE-Sim Functional: cycle 3231, cgra_core 0 executed thread 65 run dice-block 3
GPGPU-Sim Cycle 3231: SCOREBOARD - Core 0 - Release New longopreg - tid:67, reg: 8
DICE Sim: [WRITEBACK]: cycle 3231, load writeback done for thread 67, reg 8, current load done 140, need totoal 512
GPGPU-Sim Cycle 3231: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 6
DICE Sim: [WRITEBACK]: cycle 3231, load writeback done for thread 70, reg 6, current load done 141, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000894
GPGPU-Sim Cycle 3232: SCOREBOARD - Core 0 - Release New longopreg - tid:70, reg: 8
DICE Sim: [WRITEBACK]: cycle 3232, load writeback done for thread 70, reg 8, current load done 142, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3232, operands ready of thread 67 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b4
DICE-Sim Functional: cycle 3233, cgra_core 0 executed thread 66 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3233, store ack for tid 34, addr 0xc0000888, number_of_stores_done = 35, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 3233, operands ready of thread 68 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d4
GPGPU-Sim Cycle 3234: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 6
DICE Sim: [WRITEBACK]: cycle 3234, load writeback done for thread 71, reg 6, current load done 143, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3234, operands ready of thread 69 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000878
DICE-Sim Functional: cycle 3235, cgra_core 0 executed thread 67 run dice-block 3
GPGPU-Sim Cycle 3235: SCOREBOARD - Core 0 - Release New longopreg - tid:71, reg: 8
DICE Sim: [WRITEBACK]: cycle 3235, load writeback done for thread 71, reg 8, current load done 144, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3235, operands ready of thread 70 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000898
DICE-Sim Functional: cycle 3236, cgra_core 0 executed thread 68 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3236, store ack for tid 35, addr 0xc000088c, number_of_stores_done = 36, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3236, operands ready of thread 71 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b8
DICE-Sim Functional: cycle 3237, cgra_core 0 executed thread 69 run dice-block 3
GPGPU-Sim Cycle 3237: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 6
DICE Sim: [WRITEBACK]: cycle 3237, load writeback done for thread 72, reg 6, current load done 145, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d8
DICE-Sim Functional: cycle 3238, cgra_core 0 executed thread 70 run dice-block 3
GPGPU-Sim Cycle 3238: SCOREBOARD - Core 0 - Release New longopreg - tid:72, reg: 8
DICE Sim: [WRITEBACK]: cycle 3238, load writeback done for thread 72, reg 8, current load done 146, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000087c
DICE-Sim Functional: cycle 3239, cgra_core 0 executed thread 71 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3239, store ack for tid 36, addr 0xc0000890, number_of_stores_done = 37, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3239, operands ready of thread 72 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000089c
GPGPU-Sim Cycle 3240: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 6
DICE Sim: [WRITEBACK]: cycle 3240, load writeback done for thread 73, reg 6, current load done 147, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008bc
GPGPU-Sim Cycle 3241: SCOREBOARD - Core 0 - Release New longopreg - tid:73, reg: 8
DICE Sim: [WRITEBACK]: cycle 3241, load writeback done for thread 73, reg 8, current load done 148, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008dc
DICE-Sim Functional: cycle 3242, cgra_core 0 executed thread 72 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3242, store ack for tid 37, addr 0xc0000894, number_of_stores_done = 38, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3242, operands ready of thread 73 for dice block id = 3
GPGPU-Sim Cycle 3243: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 6
DICE Sim: [WRITEBACK]: cycle 3243, load writeback done for thread 74, reg 6, current load done 149, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 3244: SCOREBOARD - Core 0 - Release New longopreg - tid:74, reg: 8
DICE Sim: [WRITEBACK]: cycle 3244, load writeback done for thread 74, reg 8, current load done 150, need totoal 512
DICE-Sim Functional: cycle 3245, cgra_core 0 executed thread 73 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3245, store ack for tid 38, addr 0xc0000898, number_of_stores_done = 39, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3245, operands ready of thread 74 for dice block id = 3
GPGPU-Sim Cycle 3246: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 6
DICE Sim: [WRITEBACK]: cycle 3246, load writeback done for thread 75, reg 6, current load done 151, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 3247: SCOREBOARD - Core 0 - Release New longopreg - tid:75, reg: 8
DICE Sim: [WRITEBACK]: cycle 3247, load writeback done for thread 75, reg 8, current load done 152, need totoal 512
DICE-Sim Functional: cycle 3248, cgra_core 0 executed thread 74 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3248, store ack for tid 39, addr 0xc000089c, number_of_stores_done = 40, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3248, operands ready of thread 75 for dice block id = 3
GPGPU-Sim Cycle 3249: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 6
DICE Sim: [WRITEBACK]: cycle 3249, load writeback done for thread 76, reg 6, current load done 153, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 3250: SCOREBOARD - Core 0 - Release New longopreg - tid:76, reg: 8
DICE Sim: [WRITEBACK]: cycle 3250, load writeback done for thread 76, reg 8, current load done 154, need totoal 512
DICE-Sim Functional: cycle 3251, cgra_core 0 executed thread 75 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3251, store ack for tid 40, addr 0xc00008a0, number_of_stores_done = 41, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3251, operands ready of thread 76 for dice block id = 3
GPGPU-Sim Cycle 3252: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 6
DICE Sim: [WRITEBACK]: cycle 3252, load writeback done for thread 77, reg 6, current load done 155, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 3253: SCOREBOARD - Core 0 - Release New longopreg - tid:77, reg: 8
DICE Sim: [WRITEBACK]: cycle 3253, load writeback done for thread 77, reg 8, current load done 156, need totoal 512
DICE-Sim Functional: cycle 3254, cgra_core 0 executed thread 76 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3254, store ack for tid 41, addr 0xc00008a4, number_of_stores_done = 42, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3254, operands ready of thread 77 for dice block id = 3
GPGPU-Sim Cycle 3255: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 6
DICE Sim: [WRITEBACK]: cycle 3255, load writeback done for thread 78, reg 6, current load done 157, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 3256: SCOREBOARD - Core 0 - Release New longopreg - tid:78, reg: 8
DICE Sim: [WRITEBACK]: cycle 3256, load writeback done for thread 78, reg 8, current load done 158, need totoal 512
DICE-Sim Functional: cycle 3257, cgra_core 0 executed thread 77 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3257, store ack for tid 42, addr 0xc00008a8, number_of_stores_done = 43, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3257, operands ready of thread 78 for dice block id = 3
GPGPU-Sim Cycle 3258: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 6
DICE Sim: [WRITEBACK]: cycle 3258, load writeback done for thread 79, reg 6, current load done 159, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 3259: SCOREBOARD - Core 0 - Release New longopreg - tid:79, reg: 8
DICE Sim: [WRITEBACK]: cycle 3259, load writeback done for thread 79, reg 8, current load done 160, need totoal 512
DICE-Sim Functional: cycle 3260, cgra_core 0 executed thread 78 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 3260, operands ready of thread 79 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 3261, store ack for tid 43, addr 0xc00008ac, number_of_stores_done = 44, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 3263, cgra_core 0 executed thread 79 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3264, store ack for tid 44, addr 0xc00008b0, number_of_stores_done = 45, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 3266, store ack for tid 45, addr 0xc00008b4, number_of_stores_done = 46, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 3269, store ack for tid 46, addr 0xc00008b8, number_of_stores_done = 47, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 3272, store ack for tid 47, addr 0xc00008bc, number_of_stores_done = 48, need total = 256
GPGPU-Sim Cycle 3358: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000880, status=2
GPGPU-Sim Cycle 3359: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a0, status=2
GPGPU-Sim Cycle 3360: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c0, status=2
GPGPU-Sim Cycle 3361: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e0, status=2
GPGPU-Sim Cycle 3362: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000884, status=2
GPGPU-Sim Cycle 3363: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a4, status=2
GPGPU-Sim Cycle 3364: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c4, status=2
GPGPU-Sim Cycle 3365: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000880
GPGPU-Sim Cycle 3366: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000888, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a0
GPGPU-Sim Cycle 3367: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c0
GPGPU-Sim Cycle 3368: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e0
GPGPU-Sim Cycle 3369: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000884
GPGPU-Sim Cycle 3370: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000088c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a4
GPGPU-Sim Cycle 3371: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c4
GPGPU-Sim Cycle 3372: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e4
GPGPU-Sim Cycle 3373: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000888
GPGPU-Sim Cycle 3374: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000890, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a8
GPGPU-Sim Cycle 3375: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c8
GPGPU-Sim Cycle 3376: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e8
GPGPU-Sim Cycle 3377: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000088c
GPGPU-Sim Cycle 3378: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000894, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ac
GPGPU-Sim Cycle 3379: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008cc
GPGPU-Sim Cycle 3380: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ec
GPGPU-Sim Cycle 3381: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000890
GPGPU-Sim Cycle 3382: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000898, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b0
GPGPU-Sim Cycle 3383: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d0
GPGPU-Sim Cycle 3384: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f0
GPGPU-Sim Cycle 3385: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000894
GPGPU-Sim Cycle 3386: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000089c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b4
GPGPU-Sim Cycle 3387: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008bc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d4
GPGPU-Sim Cycle 3388: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008dc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f4
GPGPU-Sim Cycle 3389: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008fc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000898
GPGPU-Sim Cycle 3390: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b8
GPGPU-Sim Cycle 3391: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d8
GPGPU-Sim Cycle 3392: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f8
GPGPU-Sim Cycle 3393: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000900, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000089c
GPGPU-Sim Cycle 3394: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008bc
GPGPU-Sim Cycle 3395: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008dc
GPGPU-Sim Cycle 3396: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008fc
GPGPU-Sim Cycle 3397: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000904, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a0
GPGPU-Sim Cycle 3398: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c0
GPGPU-Sim Cycle 3399: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c0000280, status=0
GPGPU-Sim Cycle 3399: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e0
GPGPU-Sim Cycle 3400: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c00002a0, status=0
GPGPU-Sim Cycle 3400: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000900
GPGPU-Sim Cycle 3401: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c00002c0, status=0
GPGPU-Sim Cycle 3401: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000908, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a4
GPGPU-Sim Cycle 3402: MEMORY_SUBPARTITION_UNIT -  4 - Probing L2 cache Address=c00002e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c4
GPGPU-Sim Cycle 3403: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e4
GPGPU-Sim Cycle 3404: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000904
GPGPU-Sim Cycle 3405: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008a8
GPGPU-Sim Cycle 3406: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000090c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000280
GPGPU-Sim Cycle 3407: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c8
GPGPU-Sim Cycle 3408: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00002a0
GPGPU-Sim Cycle 3409: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e8
GPGPU-Sim Cycle 3410: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000910, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00002c0
GPGPU-Sim Cycle 3411: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000908
GPGPU-Sim Cycle 3412: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00002e0
GPGPU-Sim Cycle 3413: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ac
GPGPU-Sim Cycle 3414: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000914, status=2
GPGPU-Sim Cycle 3414: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 6
DICE Sim: [WRITEBACK]: cycle 3414, load writeback done for thread 85, reg 6, current load done 161, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008cc
GPGPU-Sim Cycle 3415: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008b8, status=2
GPGPU-Sim Cycle 3415: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 6
DICE Sim: [WRITEBACK]: cycle 3415, load writeback done for thread 80, reg 6, current load done 162, need totoal 512
GPGPU-Sim Cycle 3415: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 8
DICE Sim: [WRITEBACK]: cycle 3415, load writeback done for thread 83, reg 8, current load done 163, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ec
GPGPU-Sim Cycle 3416: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d8, status=2
GPGPU-Sim Cycle 3416: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 6
DICE Sim: [WRITEBACK]: cycle 3416, load writeback done for thread 81, reg 6, current load done 164, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3416, store ack for tid 48, addr 0xc00008c0, number_of_stores_done = 49, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000090c
GPGPU-Sim Cycle 3417: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f8, status=2
GPGPU-Sim Cycle 3417: SCOREBOARD - Core 0 - Release New longopreg - tid:80, reg: 8
DICE Sim: [WRITEBACK]: cycle 3417, load writeback done for thread 80, reg 8, current load done 165, need totoal 512
GPGPU-Sim Cycle 3417: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 6
DICE Sim: [WRITEBACK]: cycle 3417, load writeback done for thread 86, reg 6, current load done 166, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b0
GPGPU-Sim Cycle 3418: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000918, status=2
GPGPU-Sim Cycle 3418: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 6
DICE Sim: [WRITEBACK]: cycle 3418, load writeback done for thread 82, reg 6, current load done 167, need totoal 512
GPGPU-Sim Cycle 3418: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 8
DICE Sim: [WRITEBACK]: cycle 3418, load writeback done for thread 84, reg 8, current load done 168, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3418, operands ready of thread 80 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d0
GPGPU-Sim Cycle 3419: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008bc, status=2
GPGPU-Sim Cycle 3419: SCOREBOARD - Core 0 - Release New longopreg - tid:83, reg: 6
DICE Sim: [WRITEBACK]: cycle 3419, load writeback done for thread 83, reg 6, current load done 169, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3419, store ack for tid 49, addr 0xc00008c4, number_of_stores_done = 50, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f0
GPGPU-Sim Cycle 3420: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008dc, status=2
GPGPU-Sim Cycle 3420: SCOREBOARD - Core 0 - Release New longopreg - tid:81, reg: 8
DICE Sim: [WRITEBACK]: cycle 3420, load writeback done for thread 81, reg 8, current load done 170, need totoal 512
GPGPU-Sim Cycle 3420: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 6
DICE Sim: [WRITEBACK]: cycle 3420, load writeback done for thread 87, reg 6, current load done 171, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000910
GPGPU-Sim Cycle 3421: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008fc, status=2
DICE-Sim Functional: cycle 3421, cgra_core 0 executed thread 80 run dice-block 3
GPGPU-Sim Cycle 3421: SCOREBOARD - Core 0 - Release New longopreg - tid:84, reg: 6
DICE Sim: [WRITEBACK]: cycle 3421, load writeback done for thread 84, reg 6, current load done 172, need totoal 512
GPGPU-Sim Cycle 3421: SCOREBOARD - Core 0 - Release New longopreg - tid:85, reg: 8
DICE Sim: [WRITEBACK]: cycle 3421, load writeback done for thread 85, reg 8, current load done 173, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3421, operands ready of thread 81 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b4
GPGPU-Sim Cycle 3422: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000091c, status=2
GPGPU-Sim Cycle 3422: SCOREBOARD - Core 0 - Release New longopreg - tid:82, reg: 8
DICE Sim: [WRITEBACK]: cycle 3422, load writeback done for thread 82, reg 8, current load done 174, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3422, store ack for tid 50, addr 0xc00008c8, number_of_stores_done = 51, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d4
GPGPU-Sim Cycle 3423: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 6
DICE Sim: [WRITEBACK]: cycle 3423, load writeback done for thread 88, reg 6, current load done 175, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 3423, operands ready of thread 82 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f4
DICE-Sim Functional: cycle 3424, cgra_core 0 executed thread 81 run dice-block 3
GPGPU-Sim Cycle 3424: SCOREBOARD - Core 0 - Release New longopreg - tid:86, reg: 8
DICE Sim: [WRITEBACK]: cycle 3424, load writeback done for thread 86, reg 8, current load done 176, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 3424, operands ready of thread 83 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000914
DICE Sim uArch: [LDST_UNIT]: cycle 3425, store ack for tid 51, addr 0xc00008cc, number_of_stores_done = 52, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3425, operands ready of thread 84 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008b8
DICE-Sim Functional: cycle 3426, cgra_core 0 executed thread 82 run dice-block 3
GPGPU-Sim Cycle 3426: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 6
DICE Sim: [WRITEBACK]: cycle 3426, load writeback done for thread 89, reg 6, current load done 177, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch [DISPATCHER]: cycle 3426, operands ready of thread 85 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d8
DICE-Sim Functional: cycle 3427, cgra_core 0 executed thread 83 run dice-block 3
GPGPU-Sim Cycle 3427: SCOREBOARD - Core 0 - Release New longopreg - tid:87, reg: 8
DICE Sim: [WRITEBACK]: cycle 3427, load writeback done for thread 87, reg 8, current load done 178, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 3427, operands ready of thread 86 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f8
DICE-Sim Functional: cycle 3428, cgra_core 0 executed thread 84 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3428, store ack for tid 52, addr 0xc00008d0, number_of_stores_done = 53, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 3428, operands ready of thread 87 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000918
DICE-Sim Functional: cycle 3429, cgra_core 0 executed thread 85 run dice-block 3
GPGPU-Sim Cycle 3429: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 6
DICE Sim: [WRITEBACK]: cycle 3429, load writeback done for thread 90, reg 6, current load done 179, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008bc
DICE-Sim Functional: cycle 3430, cgra_core 0 executed thread 86 run dice-block 3
GPGPU-Sim Cycle 3430: SCOREBOARD - Core 0 - Release New longopreg - tid:88, reg: 8
DICE Sim: [WRITEBACK]: cycle 3430, load writeback done for thread 88, reg 8, current load done 180, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008dc
DICE-Sim Functional: cycle 3431, cgra_core 0 executed thread 87 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3431, store ack for tid 53, addr 0xc00008d4, number_of_stores_done = 54, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 3431, operands ready of thread 88 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008fc
GPGPU-Sim Cycle 3432: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 6
DICE Sim: [WRITEBACK]: cycle 3432, load writeback done for thread 91, reg 6, current load done 181, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000091c
GPGPU-Sim Cycle 3433: SCOREBOARD - Core 0 - Release New longopreg - tid:89, reg: 8
DICE Sim: [WRITEBACK]: cycle 3433, load writeback done for thread 89, reg 8, current load done 182, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE-Sim Functional: cycle 3434, cgra_core 0 executed thread 88 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3434, store ack for tid 54, addr 0xc00008d8, number_of_stores_done = 55, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3434, operands ready of thread 89 for dice block id = 3
GPGPU-Sim Cycle 3435: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 6
DICE Sim: [WRITEBACK]: cycle 3435, load writeback done for thread 92, reg 6, current load done 183, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 3436: SCOREBOARD - Core 0 - Release New longopreg - tid:90, reg: 8
DICE Sim: [WRITEBACK]: cycle 3436, load writeback done for thread 90, reg 8, current load done 184, need totoal 512
DICE-Sim Functional: cycle 3437, cgra_core 0 executed thread 89 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3437, store ack for tid 55, addr 0xc00008dc, number_of_stores_done = 56, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3437, operands ready of thread 90 for dice block id = 3
GPGPU-Sim Cycle 3438: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 6
DICE Sim: [WRITEBACK]: cycle 3438, load writeback done for thread 93, reg 6, current load done 185, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 3439: SCOREBOARD - Core 0 - Release New longopreg - tid:91, reg: 8
DICE Sim: [WRITEBACK]: cycle 3439, load writeback done for thread 91, reg 8, current load done 186, need totoal 512
DICE-Sim Functional: cycle 3440, cgra_core 0 executed thread 90 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3440, store ack for tid 56, addr 0xc00008e0, number_of_stores_done = 57, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3440, operands ready of thread 91 for dice block id = 3
GPGPU-Sim Cycle 3441: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 6
DICE Sim: [WRITEBACK]: cycle 3441, load writeback done for thread 94, reg 6, current load done 187, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 3442: SCOREBOARD - Core 0 - Release New longopreg - tid:92, reg: 8
DICE Sim: [WRITEBACK]: cycle 3442, load writeback done for thread 92, reg 8, current load done 188, need totoal 512
DICE-Sim Functional: cycle 3443, cgra_core 0 executed thread 91 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3443, store ack for tid 57, addr 0xc00008e4, number_of_stores_done = 58, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3443, operands ready of thread 92 for dice block id = 3
GPGPU-Sim Cycle 3444: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 6
DICE Sim: [WRITEBACK]: cycle 3444, load writeback done for thread 95, reg 6, current load done 189, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 3445: SCOREBOARD - Core 0 - Release New longopreg - tid:93, reg: 8
DICE Sim: [WRITEBACK]: cycle 3445, load writeback done for thread 93, reg 8, current load done 190, need totoal 512
DICE-Sim Functional: cycle 3446, cgra_core 0 executed thread 92 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3446, store ack for tid 58, addr 0xc00008e8, number_of_stores_done = 59, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3446, operands ready of thread 93 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 3448: SCOREBOARD - Core 0 - Release New longopreg - tid:94, reg: 8
DICE Sim: [WRITEBACK]: cycle 3448, load writeback done for thread 94, reg 8, current load done 191, need totoal 512
DICE-Sim Functional: cycle 3449, cgra_core 0 executed thread 93 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3449, store ack for tid 59, addr 0xc00008ec, number_of_stores_done = 60, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3449, operands ready of thread 94 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
GPGPU-Sim Cycle 3451: SCOREBOARD - Core 0 - Release New longopreg - tid:95, reg: 8
DICE Sim: [WRITEBACK]: cycle 3451, load writeback done for thread 95, reg 8, current load done 192, need totoal 512
DICE-Sim Functional: cycle 3452, cgra_core 0 executed thread 94 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3452, store ack for tid 60, addr 0xc00008f0, number_of_stores_done = 61, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3452, operands ready of thread 95 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE-Sim Functional: cycle 3455, cgra_core 0 executed thread 95 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3455, store ack for tid 61, addr 0xc00008f4, number_of_stores_done = 62, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 3458, store ack for tid 62, addr 0xc00008f8, number_of_stores_done = 63, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 3461, store ack for tid 63, addr 0xc00008fc, number_of_stores_done = 64, need total = 256
GPGPU-Sim Cycle 3548: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c0, status=2
GPGPU-Sim Cycle 3549: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e0, status=2
GPGPU-Sim Cycle 3550: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000900, status=2
GPGPU-Sim Cycle 3551: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000920, status=2
GPGPU-Sim Cycle 3552: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c4, status=2
GPGPU-Sim Cycle 3553: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e4, status=2
GPGPU-Sim Cycle 3554: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000904, status=2
GPGPU-Sim Cycle 3555: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000924, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c0
GPGPU-Sim Cycle 3556: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e0
GPGPU-Sim Cycle 3557: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000900
GPGPU-Sim Cycle 3558: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000908, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000920
GPGPU-Sim Cycle 3559: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000928, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c4
GPGPU-Sim Cycle 3560: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e4
GPGPU-Sim Cycle 3561: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000904
GPGPU-Sim Cycle 3562: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000090c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000924
GPGPU-Sim Cycle 3563: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000092c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008c8
GPGPU-Sim Cycle 3564: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e8
GPGPU-Sim Cycle 3565: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000908
GPGPU-Sim Cycle 3566: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000910, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000928
GPGPU-Sim Cycle 3567: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000930, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008cc
GPGPU-Sim Cycle 3568: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ec
GPGPU-Sim Cycle 3569: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000090c
GPGPU-Sim Cycle 3570: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000914, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000092c
GPGPU-Sim Cycle 3571: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000934, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d0
GPGPU-Sim Cycle 3572: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008d8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f0
GPGPU-Sim Cycle 3573: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000910
GPGPU-Sim Cycle 3574: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000918, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000930
GPGPU-Sim Cycle 3575: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000938, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d4
GPGPU-Sim Cycle 3576: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008dc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f4
GPGPU-Sim Cycle 3577: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008fc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000914
GPGPU-Sim Cycle 3578: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000091c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000934
GPGPU-Sim Cycle 3579: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000093c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008d8
GPGPU-Sim Cycle 3580: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f8
GPGPU-Sim Cycle 3581: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000900, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000918
GPGPU-Sim Cycle 3582: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000920, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000938
GPGPU-Sim Cycle 3583: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000940, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008dc
GPGPU-Sim Cycle 3584: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008fc
GPGPU-Sim Cycle 3585: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000904, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000091c
GPGPU-Sim Cycle 3586: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000924, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000093c
GPGPU-Sim Cycle 3587: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000944, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e0
GPGPU-Sim Cycle 3588: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000900
GPGPU-Sim Cycle 3589: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000908, status=2
GPGPU-Sim Cycle 3589: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c0000300, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000920
GPGPU-Sim Cycle 3590: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000928, status=2
GPGPU-Sim Cycle 3590: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c0000320, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000940
GPGPU-Sim Cycle 3591: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000948, status=2
GPGPU-Sim Cycle 3591: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c0000340, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e4
GPGPU-Sim Cycle 3592: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c0000360, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000904
GPGPU-Sim Cycle 3593: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000924
GPGPU-Sim Cycle 3594: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000090c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000944
GPGPU-Sim Cycle 3595: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000092c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008e8
GPGPU-Sim Cycle 3596: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000094c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000300
GPGPU-Sim Cycle 3597: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000908
GPGPU-Sim Cycle 3598: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000910, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000320
GPGPU-Sim Cycle 3599: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000930, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000928
GPGPU-Sim Cycle 3600: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000950, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000340
GPGPU-Sim Cycle 3601: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000948
GPGPU-Sim Cycle 3602: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000914, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000360
GPGPU-Sim Cycle 3603: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000934, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008ec
GPGPU-Sim Cycle 3604: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000954, status=2
GPGPU-Sim Cycle 3604: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 6
DICE Sim: [WRITEBACK]: cycle 3604, load writeback done for thread 101, reg 6, current load done 193, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000090c
GPGPU-Sim Cycle 3605: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008f8, status=2
GPGPU-Sim Cycle 3605: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 6
DICE Sim: [WRITEBACK]: cycle 3605, load writeback done for thread 96, reg 6, current load done 194, need totoal 512
GPGPU-Sim Cycle 3605: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 8
DICE Sim: [WRITEBACK]: cycle 3605, load writeback done for thread 99, reg 8, current load done 195, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000092c
GPGPU-Sim Cycle 3606: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000918, status=2
GPGPU-Sim Cycle 3606: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 6
DICE Sim: [WRITEBACK]: cycle 3606, load writeback done for thread 97, reg 6, current load done 196, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3606, store ack for tid 64, addr 0xc0000900, number_of_stores_done = 65, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000094c
GPGPU-Sim Cycle 3607: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000938, status=2
GPGPU-Sim Cycle 3607: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 6
DICE Sim: [WRITEBACK]: cycle 3607, load writeback done for thread 98, reg 6, current load done 197, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3607, core 0, RF bank 6 conflict from ldst_unit for tid=102
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f0
GPGPU-Sim Cycle 3608: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c0000958, status=2
GPGPU-Sim Cycle 3608: SCOREBOARD - Core 0 - Release New longopreg - tid:96, reg: 8
DICE Sim: [WRITEBACK]: cycle 3608, load writeback done for thread 96, reg 8, current load done 198, need totoal 512
GPGPU-Sim Cycle 3608: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 6
DICE Sim: [WRITEBACK]: cycle 3608, load writeback done for thread 102, reg 6, current load done 199, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000910
GPGPU-Sim Cycle 3609: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c00008fc, status=2
GPGPU-Sim Cycle 3609: SCOREBOARD - Core 0 - Release New longopreg - tid:99, reg: 6
DICE Sim: [WRITEBACK]: cycle 3609, load writeback done for thread 99, reg 6, current load done 200, need totoal 512
GPGPU-Sim Cycle 3609: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 8
DICE Sim: [WRITEBACK]: cycle 3609, load writeback done for thread 100, reg 8, current load done 201, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3609, operands ready of thread 96 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000930
GPGPU-Sim Cycle 3610: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000091c, status=2
GPGPU-Sim Cycle 3610: SCOREBOARD - Core 0 - Release New longopreg - tid:97, reg: 8
DICE Sim: [WRITEBACK]: cycle 3610, load writeback done for thread 97, reg 8, current load done 202, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3610, store ack for tid 65, addr 0xc0000904, number_of_stores_done = 66, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000950
GPGPU-Sim Cycle 3611: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000093c, status=2
GPGPU-Sim Cycle 3611: SCOREBOARD - Core 0 - Release New longopreg - tid:100, reg: 6
DICE Sim: [WRITEBACK]: cycle 3611, load writeback done for thread 100, reg 6, current load done 203, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3611, core 0, RF bank 6 conflict from ldst_unit for tid=103
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 3611, operands ready of thread 97 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f4
GPGPU-Sim Cycle 3612: MEMORY_SUBPARTITION_UNIT -  5 - Probing L2 cache Address=c000095c, status=2
DICE-Sim Functional: cycle 3612, cgra_core 0 executed thread 96 run dice-block 3
GPGPU-Sim Cycle 3612: SCOREBOARD - Core 0 - Release New longopreg - tid:98, reg: 8
DICE Sim: [WRITEBACK]: cycle 3612, load writeback done for thread 98, reg 8, current load done 204, need totoal 512
GPGPU-Sim Cycle 3612: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 6
DICE Sim: [WRITEBACK]: cycle 3612, load writeback done for thread 103, reg 6, current load done 205, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000914
GPGPU-Sim Cycle 3613: SCOREBOARD - Core 0 - Release New longopreg - tid:101, reg: 8
DICE Sim: [WRITEBACK]: cycle 3613, load writeback done for thread 101, reg 8, current load done 206, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3613, operands ready of thread 98 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000934
DICE-Sim Functional: cycle 3614, cgra_core 0 executed thread 97 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3614, store ack for tid 66, addr 0xc0000908, number_of_stores_done = 67, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 3614, operands ready of thread 99 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000954
GPGPU-Sim Cycle 3615: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 6
DICE Sim: [WRITEBACK]: cycle 3615, load writeback done for thread 104, reg 6, current load done 207, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3615, operands ready of thread 100 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008f8
DICE-Sim Functional: cycle 3616, cgra_core 0 executed thread 98 run dice-block 3
GPGPU-Sim Cycle 3616: SCOREBOARD - Core 0 - Release New longopreg - tid:102, reg: 8
DICE Sim: [WRITEBACK]: cycle 3616, load writeback done for thread 102, reg 8, current load done 208, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3616, operands ready of thread 101 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000918
DICE-Sim Functional: cycle 3617, cgra_core 0 executed thread 99 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3617, store ack for tid 67, addr 0xc000090c, number_of_stores_done = 68, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3617, operands ready of thread 102 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000938
DICE-Sim Functional: cycle 3618, cgra_core 0 executed thread 100 run dice-block 3
GPGPU-Sim Cycle 3618: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 6
DICE Sim: [WRITEBACK]: cycle 3618, load writeback done for thread 105, reg 6, current load done 209, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000958
DICE-Sim Functional: cycle 3619, cgra_core 0 executed thread 101 run dice-block 3
GPGPU-Sim Cycle 3619: SCOREBOARD - Core 0 - Release New longopreg - tid:103, reg: 8
DICE Sim: [WRITEBACK]: cycle 3619, load writeback done for thread 103, reg 8, current load done 210, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00008fc
DICE-Sim Functional: cycle 3620, cgra_core 0 executed thread 102 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3620, store ack for tid 68, addr 0xc0000910, number_of_stores_done = 69, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3620, operands ready of thread 103 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000091c
GPGPU-Sim Cycle 3621: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 6
DICE Sim: [WRITEBACK]: cycle 3621, load writeback done for thread 106, reg 6, current load done 211, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000093c
GPGPU-Sim Cycle 3622: SCOREBOARD - Core 0 - Release New longopreg - tid:104, reg: 8
DICE Sim: [WRITEBACK]: cycle 3622, load writeback done for thread 104, reg 8, current load done 212, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000095c
DICE-Sim Functional: cycle 3623, cgra_core 0 executed thread 103 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3623, store ack for tid 69, addr 0xc0000914, number_of_stores_done = 70, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3623, operands ready of thread 104 for dice block id = 3
GPGPU-Sim Cycle 3624: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 6
DICE Sim: [WRITEBACK]: cycle 3624, load writeback done for thread 107, reg 6, current load done 213, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 3625: SCOREBOARD - Core 0 - Release New longopreg - tid:105, reg: 8
DICE Sim: [WRITEBACK]: cycle 3625, load writeback done for thread 105, reg 8, current load done 214, need totoal 512
DICE-Sim Functional: cycle 3626, cgra_core 0 executed thread 104 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3626, store ack for tid 70, addr 0xc0000918, number_of_stores_done = 71, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3626, operands ready of thread 105 for dice block id = 3
GPGPU-Sim Cycle 3627: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 6
DICE Sim: [WRITEBACK]: cycle 3627, load writeback done for thread 108, reg 6, current load done 215, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 3628: SCOREBOARD - Core 0 - Release New longopreg - tid:106, reg: 8
DICE Sim: [WRITEBACK]: cycle 3628, load writeback done for thread 106, reg 8, current load done 216, need totoal 512
DICE-Sim Functional: cycle 3629, cgra_core 0 executed thread 105 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3629, store ack for tid 71, addr 0xc000091c, number_of_stores_done = 72, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3629, operands ready of thread 106 for dice block id = 3
GPGPU-Sim Cycle 3630: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 6
DICE Sim: [WRITEBACK]: cycle 3630, load writeback done for thread 109, reg 6, current load done 217, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 3631: SCOREBOARD - Core 0 - Release New longopreg - tid:107, reg: 8
DICE Sim: [WRITEBACK]: cycle 3631, load writeback done for thread 107, reg 8, current load done 218, need totoal 512
DICE-Sim Functional: cycle 3632, cgra_core 0 executed thread 106 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3632, store ack for tid 72, addr 0xc0000920, number_of_stores_done = 73, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3632, operands ready of thread 107 for dice block id = 3
GPGPU-Sim Cycle 3633: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 6
DICE Sim: [WRITEBACK]: cycle 3633, load writeback done for thread 110, reg 6, current load done 219, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 3634: SCOREBOARD - Core 0 - Release New longopreg - tid:108, reg: 8
DICE Sim: [WRITEBACK]: cycle 3634, load writeback done for thread 108, reg 8, current load done 220, need totoal 512
DICE-Sim Functional: cycle 3635, cgra_core 0 executed thread 107 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3635, store ack for tid 73, addr 0xc0000924, number_of_stores_done = 74, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3635, operands ready of thread 108 for dice block id = 3
GPGPU-Sim Cycle 3636: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 6
DICE Sim: [WRITEBACK]: cycle 3636, load writeback done for thread 111, reg 6, current load done 221, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 3637: SCOREBOARD - Core 0 - Release New longopreg - tid:109, reg: 8
DICE Sim: [WRITEBACK]: cycle 3637, load writeback done for thread 109, reg 8, current load done 222, need totoal 512
DICE-Sim Functional: cycle 3638, cgra_core 0 executed thread 108 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3638, store ack for tid 74, addr 0xc0000928, number_of_stores_done = 75, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3638, operands ready of thread 109 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 3640: SCOREBOARD - Core 0 - Release New longopreg - tid:110, reg: 8
DICE Sim: [WRITEBACK]: cycle 3640, load writeback done for thread 110, reg 8, current load done 223, need totoal 512
DICE-Sim Functional: cycle 3641, cgra_core 0 executed thread 109 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 3641, operands ready of thread 110 for dice block id = 3
GPGPU-Sim Cycle 3642: SCOREBOARD - Core 0 - Release New longopreg - tid:111, reg: 8
DICE Sim: [WRITEBACK]: cycle 3642, load writeback done for thread 111, reg 8, current load done 224, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch: [LDST_UNIT]: cycle 3643, store ack for tid 75, addr 0xc000092c, number_of_stores_done = 76, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3643, operands ready of thread 111 for dice block id = 3
DICE-Sim Functional: cycle 3644, cgra_core 0 executed thread 110 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3645, store ack for tid 76, addr 0xc0000930, number_of_stores_done = 77, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE-Sim Functional: cycle 3646, cgra_core 0 executed thread 111 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3647, store ack for tid 77, addr 0xc0000934, number_of_stores_done = 78, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 3650, store ack for tid 78, addr 0xc0000938, number_of_stores_done = 79, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 3653, store ack for tid 79, addr 0xc000093c, number_of_stores_done = 80, need total = 256
GPGPU-Sim Cycle 3738: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000900, status=2
GPGPU-Sim Cycle 3739: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000920, status=2
GPGPU-Sim Cycle 3740: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000940, status=2
GPGPU-Sim Cycle 3741: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000960, status=2
GPGPU-Sim Cycle 3742: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000904, status=2
GPGPU-Sim Cycle 3743: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000924, status=2
GPGPU-Sim Cycle 3744: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000944, status=2
GPGPU-Sim Cycle 3745: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000964, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000900
GPGPU-Sim Cycle 3746: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000908, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000920
GPGPU-Sim Cycle 3747: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000928, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000940
GPGPU-Sim Cycle 3748: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000948, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000960
GPGPU-Sim Cycle 3749: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000968, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000904
GPGPU-Sim Cycle 3750: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000090c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000924
GPGPU-Sim Cycle 3751: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000092c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000944
GPGPU-Sim Cycle 3752: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000094c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000964
GPGPU-Sim Cycle 3753: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000096c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000908
GPGPU-Sim Cycle 3754: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000910, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000928
GPGPU-Sim Cycle 3755: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000930, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000948
GPGPU-Sim Cycle 3756: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000950, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000968
GPGPU-Sim Cycle 3757: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000970, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000090c
GPGPU-Sim Cycle 3758: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000914, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000092c
GPGPU-Sim Cycle 3759: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000934, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000094c
GPGPU-Sim Cycle 3760: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000954, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000096c
GPGPU-Sim Cycle 3761: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000974, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000910
GPGPU-Sim Cycle 3762: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000918, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000930
GPGPU-Sim Cycle 3763: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000938, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000950
GPGPU-Sim Cycle 3764: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000958, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000970
GPGPU-Sim Cycle 3765: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000978, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000914
GPGPU-Sim Cycle 3766: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000091c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000934
GPGPU-Sim Cycle 3767: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000093c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000954
GPGPU-Sim Cycle 3768: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000095c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000974
GPGPU-Sim Cycle 3769: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000097c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000918
GPGPU-Sim Cycle 3770: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000920, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000938
GPGPU-Sim Cycle 3771: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000940, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000958
GPGPU-Sim Cycle 3772: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000960, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000978
GPGPU-Sim Cycle 3773: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000980, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000091c
GPGPU-Sim Cycle 3774: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000924, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000093c
GPGPU-Sim Cycle 3775: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000944, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000095c
GPGPU-Sim Cycle 3776: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000964, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000097c
GPGPU-Sim Cycle 3777: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000984, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000920
GPGPU-Sim Cycle 3778: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000928, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000940
GPGPU-Sim Cycle 3779: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c0000380, status=0
GPGPU-Sim Cycle 3779: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000948, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000960
GPGPU-Sim Cycle 3780: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c00003a0, status=0
GPGPU-Sim Cycle 3780: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000968, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000980
GPGPU-Sim Cycle 3781: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c00003c0, status=0
GPGPU-Sim Cycle 3781: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000988, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000924
GPGPU-Sim Cycle 3782: MEMORY_SUBPARTITION_UNIT -  6 - Probing L2 cache Address=c00003e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000944
GPGPU-Sim Cycle 3783: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000092c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000964
GPGPU-Sim Cycle 3784: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000094c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000984
GPGPU-Sim Cycle 3785: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000096c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000928
GPGPU-Sim Cycle 3786: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000098c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000380
GPGPU-Sim Cycle 3787: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000930, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000948
GPGPU-Sim Cycle 3788: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000950, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00003a0
GPGPU-Sim Cycle 3789: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000970, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000968
GPGPU-Sim Cycle 3790: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000990, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00003c0
GPGPU-Sim Cycle 3791: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000934, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000988
GPGPU-Sim Cycle 3792: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000954, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00003e0
GPGPU-Sim Cycle 3793: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000974, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000092c
GPGPU-Sim Cycle 3794: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000994, status=2
GPGPU-Sim Cycle 3794: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 6
DICE Sim: [WRITEBACK]: cycle 3794, load writeback done for thread 117, reg 6, current load done 225, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000094c
GPGPU-Sim Cycle 3795: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000938, status=2
GPGPU-Sim Cycle 3795: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 6
DICE Sim: [WRITEBACK]: cycle 3795, load writeback done for thread 112, reg 6, current load done 226, need totoal 512
GPGPU-Sim Cycle 3795: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 8
DICE Sim: [WRITEBACK]: cycle 3795, load writeback done for thread 115, reg 8, current load done 227, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000096c
GPGPU-Sim Cycle 3796: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000958, status=2
GPGPU-Sim Cycle 3796: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 6
DICE Sim: [WRITEBACK]: cycle 3796, load writeback done for thread 113, reg 6, current load done 228, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3796, store ack for tid 80, addr 0xc0000940, number_of_stores_done = 81, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000098c
GPGPU-Sim Cycle 3797: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000978, status=2
GPGPU-Sim Cycle 3797: SCOREBOARD - Core 0 - Release New longopreg - tid:112, reg: 8
DICE Sim: [WRITEBACK]: cycle 3797, load writeback done for thread 112, reg 8, current load done 229, need totoal 512
GPGPU-Sim Cycle 3797: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 6
DICE Sim: [WRITEBACK]: cycle 3797, load writeback done for thread 118, reg 6, current load done 230, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000930
GPGPU-Sim Cycle 3798: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000998, status=2
GPGPU-Sim Cycle 3798: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 6
DICE Sim: [WRITEBACK]: cycle 3798, load writeback done for thread 114, reg 6, current load done 231, need totoal 512
GPGPU-Sim Cycle 3798: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 8
DICE Sim: [WRITEBACK]: cycle 3798, load writeback done for thread 116, reg 8, current load done 232, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3798, operands ready of thread 112 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000950
GPGPU-Sim Cycle 3799: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000093c, status=2
GPGPU-Sim Cycle 3799: SCOREBOARD - Core 0 - Release New longopreg - tid:115, reg: 6
DICE Sim: [WRITEBACK]: cycle 3799, load writeback done for thread 115, reg 6, current load done 233, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3799, store ack for tid 81, addr 0xc0000944, number_of_stores_done = 82, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000970
GPGPU-Sim Cycle 3800: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000095c, status=2
GPGPU-Sim Cycle 3800: SCOREBOARD - Core 0 - Release New longopreg - tid:113, reg: 8
DICE Sim: [WRITEBACK]: cycle 3800, load writeback done for thread 113, reg 8, current load done 234, need totoal 512
GPGPU-Sim Cycle 3800: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 6
DICE Sim: [WRITEBACK]: cycle 3800, load writeback done for thread 119, reg 6, current load done 235, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000990
GPGPU-Sim Cycle 3801: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000097c, status=2
DICE-Sim Functional: cycle 3801, cgra_core 0 executed thread 112 run dice-block 3
GPGPU-Sim Cycle 3801: SCOREBOARD - Core 0 - Release New longopreg - tid:116, reg: 6
DICE Sim: [WRITEBACK]: cycle 3801, load writeback done for thread 116, reg 6, current load done 236, need totoal 512
GPGPU-Sim Cycle 3801: SCOREBOARD - Core 0 - Release New longopreg - tid:117, reg: 8
DICE Sim: [WRITEBACK]: cycle 3801, load writeback done for thread 117, reg 8, current load done 237, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3801, operands ready of thread 113 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000934
GPGPU-Sim Cycle 3802: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000099c, status=2
GPGPU-Sim Cycle 3802: SCOREBOARD - Core 0 - Release New longopreg - tid:114, reg: 8
DICE Sim: [WRITEBACK]: cycle 3802, load writeback done for thread 114, reg 8, current load done 238, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3802, store ack for tid 82, addr 0xc0000948, number_of_stores_done = 83, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000954
GPGPU-Sim Cycle 3803: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 6
DICE Sim: [WRITEBACK]: cycle 3803, load writeback done for thread 120, reg 6, current load done 239, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3803, operands ready of thread 114 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000974
DICE-Sim Functional: cycle 3804, cgra_core 0 executed thread 113 run dice-block 3
GPGPU-Sim Cycle 3804: SCOREBOARD - Core 0 - Release New longopreg - tid:118, reg: 8
DICE Sim: [WRITEBACK]: cycle 3804, load writeback done for thread 118, reg 8, current load done 240, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 3804, operands ready of thread 115 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000994
DICE Sim uArch: [LDST_UNIT]: cycle 3805, store ack for tid 83, addr 0xc000094c, number_of_stores_done = 84, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3805, operands ready of thread 116 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000938
DICE-Sim Functional: cycle 3806, cgra_core 0 executed thread 114 run dice-block 3
GPGPU-Sim Cycle 3806: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 6
DICE Sim: [WRITEBACK]: cycle 3806, load writeback done for thread 121, reg 6, current load done 241, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3806, operands ready of thread 117 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000958
DICE-Sim Functional: cycle 3807, cgra_core 0 executed thread 115 run dice-block 3
GPGPU-Sim Cycle 3807: SCOREBOARD - Core 0 - Release New longopreg - tid:119, reg: 8
DICE Sim: [WRITEBACK]: cycle 3807, load writeback done for thread 119, reg 8, current load done 242, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 3807, operands ready of thread 118 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000978
DICE-Sim Functional: cycle 3808, cgra_core 0 executed thread 116 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3808, store ack for tid 84, addr 0xc0000950, number_of_stores_done = 85, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 3808, operands ready of thread 119 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000998
DICE-Sim Functional: cycle 3809, cgra_core 0 executed thread 117 run dice-block 3
GPGPU-Sim Cycle 3809: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 6
DICE Sim: [WRITEBACK]: cycle 3809, load writeback done for thread 122, reg 6, current load done 243, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000093c
DICE-Sim Functional: cycle 3810, cgra_core 0 executed thread 118 run dice-block 3
GPGPU-Sim Cycle 3810: SCOREBOARD - Core 0 - Release New longopreg - tid:120, reg: 8
DICE Sim: [WRITEBACK]: cycle 3810, load writeback done for thread 120, reg 8, current load done 244, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000095c
DICE-Sim Functional: cycle 3811, cgra_core 0 executed thread 119 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3811, store ack for tid 85, addr 0xc0000954, number_of_stores_done = 86, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 3811, operands ready of thread 120 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000097c
GPGPU-Sim Cycle 3812: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 6
DICE Sim: [WRITEBACK]: cycle 3812, load writeback done for thread 123, reg 6, current load done 245, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000099c
GPGPU-Sim Cycle 3813: SCOREBOARD - Core 0 - Release New longopreg - tid:121, reg: 8
DICE Sim: [WRITEBACK]: cycle 3813, load writeback done for thread 121, reg 8, current load done 246, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE-Sim Functional: cycle 3814, cgra_core 0 executed thread 120 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3814, store ack for tid 86, addr 0xc0000958, number_of_stores_done = 87, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3814, operands ready of thread 121 for dice block id = 3
GPGPU-Sim Cycle 3815: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 6
DICE Sim: [WRITEBACK]: cycle 3815, load writeback done for thread 124, reg 6, current load done 247, need totoal 512
GPGPU-Sim Cycle 3816: SCOREBOARD - Core 0 - Release New longopreg - tid:122, reg: 8
DICE Sim: [WRITEBACK]: cycle 3816, load writeback done for thread 122, reg 8, current load done 248, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE-Sim Functional: cycle 3817, cgra_core 0 executed thread 121 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3817, store ack for tid 87, addr 0xc000095c, number_of_stores_done = 88, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3817, operands ready of thread 122 for dice block id = 3
GPGPU-Sim Cycle 3818: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 6
DICE Sim: [WRITEBACK]: cycle 3818, load writeback done for thread 125, reg 6, current load done 249, need totoal 512
GPGPU-Sim Cycle 3819: SCOREBOARD - Core 0 - Release New longopreg - tid:123, reg: 8
DICE Sim: [WRITEBACK]: cycle 3819, load writeback done for thread 123, reg 8, current load done 250, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE-Sim Functional: cycle 3820, cgra_core 0 executed thread 122 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3820, store ack for tid 88, addr 0xc0000960, number_of_stores_done = 89, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3820, operands ready of thread 123 for dice block id = 3
GPGPU-Sim Cycle 3821: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 6
DICE Sim: [WRITEBACK]: cycle 3821, load writeback done for thread 126, reg 6, current load done 251, need totoal 512
GPGPU-Sim Cycle 3822: SCOREBOARD - Core 0 - Release New longopreg - tid:124, reg: 8
DICE Sim: [WRITEBACK]: cycle 3822, load writeback done for thread 124, reg 8, current load done 252, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE-Sim Functional: cycle 3823, cgra_core 0 executed thread 123 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3823, store ack for tid 89, addr 0xc0000964, number_of_stores_done = 90, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3823, operands ready of thread 124 for dice block id = 3
GPGPU-Sim Cycle 3824: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 6
DICE Sim: [WRITEBACK]: cycle 3824, load writeback done for thread 127, reg 6, current load done 253, need totoal 512
GPGPU-Sim Cycle 3825: SCOREBOARD - Core 0 - Release New longopreg - tid:125, reg: 8
DICE Sim: [WRITEBACK]: cycle 3825, load writeback done for thread 125, reg 8, current load done 254, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE-Sim Functional: cycle 3826, cgra_core 0 executed thread 124 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3826, store ack for tid 90, addr 0xc0000968, number_of_stores_done = 91, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3826, operands ready of thread 125 for dice block id = 3
GPGPU-Sim Cycle 3828: SCOREBOARD - Core 0 - Release New longopreg - tid:126, reg: 8
DICE Sim: [WRITEBACK]: cycle 3828, load writeback done for thread 126, reg 8, current load done 255, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE-Sim Functional: cycle 3829, cgra_core 0 executed thread 125 run dice-block 3
GPGPU-Sim Cycle 3829: SCOREBOARD - Core 0 - Release New longopreg - tid:127, reg: 8
DICE Sim: [WRITEBACK]: cycle 3829, load writeback done for thread 127, reg 8, current load done 256, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 3829, operands ready of thread 126 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 3830, store ack for tid 91, addr 0xc000096c, number_of_stores_done = 92, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 3830, operands ready of thread 127 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 3832, cgra_core 0 executed thread 126 run dice-block 3
DICE-Sim Functional: cycle 3833, cgra_core 0 executed thread 127 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3833, store ack for tid 92, addr 0xc0000970, number_of_stores_done = 93, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 3836, store ack for tid 93, addr 0xc0000974, number_of_stores_done = 94, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 3839, store ack for tid 94, addr 0xc0000978, number_of_stores_done = 95, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
GPGPU-Sim Cycle 3928: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000940, status=2
GPGPU-Sim Cycle 3929: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000960, status=2
GPGPU-Sim Cycle 3930: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000980, status=2
GPGPU-Sim Cycle 3931: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a0, status=2
GPGPU-Sim Cycle 3932: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000944, status=2
GPGPU-Sim Cycle 3933: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000964, status=2
GPGPU-Sim Cycle 3934: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000984, status=2
GPGPU-Sim Cycle 3935: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000940
GPGPU-Sim Cycle 3936: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000948, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000960
GPGPU-Sim Cycle 3937: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000968, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000980
GPGPU-Sim Cycle 3938: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000988, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a0
GPGPU-Sim Cycle 3939: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000944
GPGPU-Sim Cycle 3940: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000094c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000964
GPGPU-Sim Cycle 3941: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000096c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000984
GPGPU-Sim Cycle 3942: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000098c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a4
GPGPU-Sim Cycle 3943: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000948
GPGPU-Sim Cycle 3944: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000950, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000968
GPGPU-Sim Cycle 3945: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000970, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000988
GPGPU-Sim Cycle 3946: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000990, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a8
GPGPU-Sim Cycle 3947: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000094c
GPGPU-Sim Cycle 3948: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000954, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000096c
GPGPU-Sim Cycle 3949: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000974, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000098c
GPGPU-Sim Cycle 3950: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000994, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ac
GPGPU-Sim Cycle 3951: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000950
GPGPU-Sim Cycle 3952: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000958, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000970
GPGPU-Sim Cycle 3953: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000978, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000990
GPGPU-Sim Cycle 3954: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000998, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b0
GPGPU-Sim Cycle 3955: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000954
GPGPU-Sim Cycle 3956: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000095c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000974
GPGPU-Sim Cycle 3957: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000097c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000994
GPGPU-Sim Cycle 3958: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000099c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b4
GPGPU-Sim Cycle 3959: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009bc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000958
GPGPU-Sim Cycle 3960: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000960, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000978
GPGPU-Sim Cycle 3961: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000980, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000998
GPGPU-Sim Cycle 3962: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b8
GPGPU-Sim Cycle 3963: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000095c
GPGPU-Sim Cycle 3964: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000964, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000097c
GPGPU-Sim Cycle 3965: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000984, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000099c
GPGPU-Sim Cycle 3966: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009bc
GPGPU-Sim Cycle 3967: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000960
GPGPU-Sim Cycle 3968: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000968, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000980
GPGPU-Sim Cycle 3969: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000988, status=2
GPGPU-Sim Cycle 3969: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c0000400, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a0
GPGPU-Sim Cycle 3970: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a8, status=2
GPGPU-Sim Cycle 3970: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c0000420, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c0
GPGPU-Sim Cycle 3971: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c8, status=2
GPGPU-Sim Cycle 3971: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c0000440, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000964
GPGPU-Sim Cycle 3972: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c0000460, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000984
GPGPU-Sim Cycle 3973: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000096c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a4
GPGPU-Sim Cycle 3974: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000098c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c4
GPGPU-Sim Cycle 3975: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000968
GPGPU-Sim Cycle 3976: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000400
GPGPU-Sim Cycle 3977: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000970, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000988
GPGPU-Sim Cycle 3978: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000990, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000420
GPGPU-Sim Cycle 3979: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a8
GPGPU-Sim Cycle 3980: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000440
GPGPU-Sim Cycle 3981: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000974, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c8
GPGPU-Sim Cycle 3982: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000994, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000460
GPGPU-Sim Cycle 3983: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000096c
GPGPU-Sim Cycle 3984: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d4, status=2
GPGPU-Sim Cycle 3984: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 8
DICE Sim: [WRITEBACK]: cycle 3984, load writeback done for thread 131, reg 8, current load done 257, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000098c
GPGPU-Sim Cycle 3985: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000978, status=2
GPGPU-Sim Cycle 3985: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 6
DICE Sim: [WRITEBACK]: cycle 3985, load writeback done for thread 128, reg 6, current load done 258, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3985, store ack for tid 95, addr 0xc000097c, number_of_stores_done = 96, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ac
GPGPU-Sim Cycle 3986: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000998, status=2
GPGPU-Sim Cycle 3986: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 6
DICE Sim: [WRITEBACK]: cycle 3986, load writeback done for thread 129, reg 6, current load done 259, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3986, core 0, RF bank 6 conflict from ldst_unit for tid=133
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009cc
GPGPU-Sim Cycle 3987: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b8, status=2
GPGPU-Sim Cycle 3987: SCOREBOARD - Core 0 - Release New longopreg - tid:128, reg: 8
DICE Sim: [WRITEBACK]: cycle 3987, load writeback done for thread 128, reg 8, current load done 260, need totoal 512
GPGPU-Sim Cycle 3987: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 6
DICE Sim: [WRITEBACK]: cycle 3987, load writeback done for thread 133, reg 6, current load done 261, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000970
GPGPU-Sim Cycle 3988: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d8, status=2
GPGPU-Sim Cycle 3988: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 6
DICE Sim: [WRITEBACK]: cycle 3988, load writeback done for thread 130, reg 6, current load done 262, need totoal 512
GPGPU-Sim Cycle 3988: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 8
DICE Sim: [WRITEBACK]: cycle 3988, load writeback done for thread 132, reg 8, current load done 263, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3988, operands ready of thread 128 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000990
GPGPU-Sim Cycle 3989: SCOREBOARD - Core 0 - Release New longopreg - tid:129, reg: 8
DICE Sim: [WRITEBACK]: cycle 3989, load writeback done for thread 129, reg 8, current load done 264, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 3989, store ack for tid 96, addr 0xc0000980, number_of_stores_done = 97, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b0
GPGPU-Sim Cycle 3990: SCOREBOARD - Core 0 - Release New longopreg - tid:131, reg: 6
DICE Sim: [WRITEBACK]: cycle 3990, load writeback done for thread 131, reg 6, current load done 265, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 3990, core 0, RF bank 6 conflict from ldst_unit for tid=134
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 3990, operands ready of thread 129 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d0
DICE-Sim Functional: cycle 3991, cgra_core 0 executed thread 128 run dice-block 3
GPGPU-Sim Cycle 3991: SCOREBOARD - Core 0 - Release New longopreg - tid:130, reg: 8
DICE Sim: [WRITEBACK]: cycle 3991, load writeback done for thread 130, reg 8, current load done 266, need totoal 512
GPGPU-Sim Cycle 3991: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 6
DICE Sim: [WRITEBACK]: cycle 3991, load writeback done for thread 134, reg 6, current load done 267, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000974
GPGPU-Sim Cycle 3992: SCOREBOARD - Core 0 - Release New longopreg - tid:132, reg: 6
DICE Sim: [WRITEBACK]: cycle 3992, load writeback done for thread 132, reg 6, current load done 268, need totoal 512
GPGPU-Sim Cycle 3992: SCOREBOARD - Core 0 - Release New longopreg - tid:133, reg: 8
DICE Sim: [WRITEBACK]: cycle 3992, load writeback done for thread 133, reg 8, current load done 269, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch [DISPATCHER]: cycle 3992, operands ready of thread 130 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000994
DICE-Sim Functional: cycle 3993, cgra_core 0 executed thread 129 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3993, store ack for tid 97, addr 0xc0000984, number_of_stores_done = 98, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 3993, operands ready of thread 131 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b4
GPGPU-Sim Cycle 3994: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 6
DICE Sim: [WRITEBACK]: cycle 3994, load writeback done for thread 135, reg 6, current load done 270, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 3994, operands ready of thread 132 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d4
DICE-Sim Functional: cycle 3995, cgra_core 0 executed thread 130 run dice-block 3
GPGPU-Sim Cycle 3995: SCOREBOARD - Core 0 - Release New longopreg - tid:134, reg: 8
DICE Sim: [WRITEBACK]: cycle 3995, load writeback done for thread 134, reg 8, current load done 271, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 3995, operands ready of thread 133 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000978
DICE-Sim Functional: cycle 3996, cgra_core 0 executed thread 131 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3996, store ack for tid 98, addr 0xc0000988, number_of_stores_done = 99, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 3996, operands ready of thread 134 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000998
DICE-Sim Functional: cycle 3997, cgra_core 0 executed thread 132 run dice-block 3
GPGPU-Sim Cycle 3997: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 6
DICE Sim: [WRITEBACK]: cycle 3997, load writeback done for thread 136, reg 6, current load done 272, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b8
DICE-Sim Functional: cycle 3998, cgra_core 0 executed thread 133 run dice-block 3
GPGPU-Sim Cycle 3998: SCOREBOARD - Core 0 - Release New longopreg - tid:135, reg: 8
DICE Sim: [WRITEBACK]: cycle 3998, load writeback done for thread 135, reg 8, current load done 273, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d8
DICE-Sim Functional: cycle 3999, cgra_core 0 executed thread 134 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 3999, store ack for tid 99, addr 0xc000098c, number_of_stores_done = 100, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 3999, operands ready of thread 135 for dice block id = 3
GPGPU-Sim Cycle 4000: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 6
DICE Sim: [WRITEBACK]: cycle 4000, load writeback done for thread 137, reg 6, current load done 274, need totoal 512
GPGPU-Sim Cycle 4001: SCOREBOARD - Core 0 - Release New longopreg - tid:136, reg: 8
DICE Sim: [WRITEBACK]: cycle 4001, load writeback done for thread 136, reg 8, current load done 275, need totoal 512
DICE-Sim Functional: cycle 4002, cgra_core 0 executed thread 135 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4002, store ack for tid 100, addr 0xc0000990, number_of_stores_done = 101, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch [DISPATCHER]: cycle 4002, operands ready of thread 136 for dice block id = 3
GPGPU-Sim Cycle 4003: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 6
DICE Sim: [WRITEBACK]: cycle 4003, load writeback done for thread 138, reg 6, current load done 276, need totoal 512
GPGPU-Sim Cycle 4004: SCOREBOARD - Core 0 - Release New longopreg - tid:137, reg: 8
DICE Sim: [WRITEBACK]: cycle 4004, load writeback done for thread 137, reg 8, current load done 277, need totoal 512
DICE-Sim Functional: cycle 4005, cgra_core 0 executed thread 136 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4005, store ack for tid 101, addr 0xc0000994, number_of_stores_done = 102, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE Sim uArch [DISPATCHER]: cycle 4005, operands ready of thread 137 for dice block id = 3
GPGPU-Sim Cycle 4006: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 6
DICE Sim: [WRITEBACK]: cycle 4006, load writeback done for thread 139, reg 6, current load done 278, need totoal 512
GPGPU-Sim Cycle 4007: SCOREBOARD - Core 0 - Release New longopreg - tid:138, reg: 8
DICE Sim: [WRITEBACK]: cycle 4007, load writeback done for thread 138, reg 8, current load done 279, need totoal 512
DICE-Sim Functional: cycle 4008, cgra_core 0 executed thread 137 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4008, store ack for tid 102, addr 0xc0000998, number_of_stores_done = 103, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE Sim uArch [DISPATCHER]: cycle 4008, operands ready of thread 138 for dice block id = 3
GPGPU-Sim Cycle 4009: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 6
DICE Sim: [WRITEBACK]: cycle 4009, load writeback done for thread 140, reg 6, current load done 280, need totoal 512
GPGPU-Sim Cycle 4010: SCOREBOARD - Core 0 - Release New longopreg - tid:139, reg: 8
DICE Sim: [WRITEBACK]: cycle 4010, load writeback done for thread 139, reg 8, current load done 281, need totoal 512
DICE-Sim Functional: cycle 4011, cgra_core 0 executed thread 138 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4011, store ack for tid 103, addr 0xc000099c, number_of_stores_done = 104, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE Sim uArch [DISPATCHER]: cycle 4011, operands ready of thread 139 for dice block id = 3
GPGPU-Sim Cycle 4012: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 6
DICE Sim: [WRITEBACK]: cycle 4012, load writeback done for thread 141, reg 6, current load done 282, need totoal 512
GPGPU-Sim Cycle 4013: SCOREBOARD - Core 0 - Release New longopreg - tid:140, reg: 8
DICE Sim: [WRITEBACK]: cycle 4013, load writeback done for thread 140, reg 8, current load done 283, need totoal 512
DICE-Sim Functional: cycle 4014, cgra_core 0 executed thread 139 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4014, store ack for tid 104, addr 0xc00009a0, number_of_stores_done = 105, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE Sim uArch [DISPATCHER]: cycle 4014, operands ready of thread 140 for dice block id = 3
GPGPU-Sim Cycle 4015: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 6
DICE Sim: [WRITEBACK]: cycle 4015, load writeback done for thread 142, reg 6, current load done 284, need totoal 512
GPGPU-Sim Cycle 4016: SCOREBOARD - Core 0 - Release New longopreg - tid:141, reg: 8
DICE Sim: [WRITEBACK]: cycle 4016, load writeback done for thread 141, reg 8, current load done 285, need totoal 512
DICE-Sim Functional: cycle 4017, cgra_core 0 executed thread 140 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4017, store ack for tid 105, addr 0xc00009a4, number_of_stores_done = 106, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE Sim uArch [DISPATCHER]: cycle 4017, operands ready of thread 141 for dice block id = 3
GPGPU-Sim Cycle 4018: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 6
DICE Sim: [WRITEBACK]: cycle 4018, load writeback done for thread 143, reg 6, current load done 286, need totoal 512
GPGPU-Sim Cycle 4019: SCOREBOARD - Core 0 - Release New longopreg - tid:142, reg: 8
DICE Sim: [WRITEBACK]: cycle 4019, load writeback done for thread 142, reg 8, current load done 287, need totoal 512
DICE-Sim Functional: cycle 4020, cgra_core 0 executed thread 141 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4020, store ack for tid 106, addr 0xc00009a8, number_of_stores_done = 107, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch [DISPATCHER]: cycle 4020, operands ready of thread 142 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 4021, store ack for tid 107, addr 0xc00009ac, number_of_stores_done = 108, need total = 256
DICE-Sim Functional: cycle 4023, cgra_core 0 executed thread 142 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4023, store ack for tid 108, addr 0xc00009b0, number_of_stores_done = 109, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
GPGPU-Sim Cycle 4025: SCOREBOARD - Core 0 - Release New longopreg - tid:143, reg: 8
DICE Sim: [WRITEBACK]: cycle 4025, load writeback done for thread 143, reg 8, current load done 288, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch [DISPATCHER]: cycle 4026, operands ready of thread 143 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 4028, store ack for tid 109, addr 0xc00009b4, number_of_stores_done = 110, need total = 256
DICE-Sim Functional: cycle 4029, cgra_core 0 executed thread 143 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 4031, store ack for tid 110, addr 0xc00009b8, number_of_stores_done = 111, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=109
DICE Sim uArch: inc_store_req() stores_outstanding=110
DICE Sim uArch: inc_store_req() stores_outstanding=111
DICE Sim uArch: inc_store_req() stores_outstanding=112
DICE Sim uArch: [LDST_UNIT]: cycle 4034, store ack for tid 111, addr 0xc00009bc, number_of_stores_done = 112, need total = 256
GPGPU-Sim Cycle 4117: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000097c, status=2
GPGPU-Sim Cycle 4118: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000099c, status=2
GPGPU-Sim Cycle 4119: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009bc, status=2
GPGPU-Sim Cycle 4120: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009dc, status=2
GPGPU-Sim Cycle 4121: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000980, status=2
GPGPU-Sim Cycle 4122: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a0, status=2
GPGPU-Sim Cycle 4123: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c0, status=2
GPGPU-Sim Cycle 4124: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000097c
GPGPU-Sim Cycle 4125: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000984, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=111
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000099c
GPGPU-Sim Cycle 4126: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=110
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009bc
GPGPU-Sim Cycle 4127: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=109
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009dc
GPGPU-Sim Cycle 4128: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=108
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000980
GPGPU-Sim Cycle 4129: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000988, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a0
GPGPU-Sim Cycle 4130: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c0
GPGPU-Sim Cycle 4131: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e0
GPGPU-Sim Cycle 4132: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000984
GPGPU-Sim Cycle 4133: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000098c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a4
GPGPU-Sim Cycle 4134: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c4
GPGPU-Sim Cycle 4135: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e4
GPGPU-Sim Cycle 4136: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000988
GPGPU-Sim Cycle 4137: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000990, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a8
GPGPU-Sim Cycle 4138: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c8
GPGPU-Sim Cycle 4139: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e8
GPGPU-Sim Cycle 4140: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000098c
GPGPU-Sim Cycle 4141: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000994, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ac
GPGPU-Sim Cycle 4142: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009cc
GPGPU-Sim Cycle 4143: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ec
GPGPU-Sim Cycle 4144: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000990
GPGPU-Sim Cycle 4145: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000998, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b0
GPGPU-Sim Cycle 4146: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d0
GPGPU-Sim Cycle 4147: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f0
GPGPU-Sim Cycle 4148: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000994
GPGPU-Sim Cycle 4149: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c000099c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b4
GPGPU-Sim Cycle 4150: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009bc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d4
GPGPU-Sim Cycle 4151: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009dc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f4
GPGPU-Sim Cycle 4152: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009fc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000998
GPGPU-Sim Cycle 4153: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b8
GPGPU-Sim Cycle 4154: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d8
GPGPU-Sim Cycle 4155: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f8
GPGPU-Sim Cycle 4156: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc000099c
GPGPU-Sim Cycle 4157: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009bc
GPGPU-Sim Cycle 4158: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009dc
GPGPU-Sim Cycle 4159: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009fc
GPGPU-Sim Cycle 4160: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a0
GPGPU-Sim Cycle 4161: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009a8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c0
GPGPU-Sim Cycle 4162: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e0
GPGPU-Sim Cycle 4163: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a00
GPGPU-Sim Cycle 4164: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a4
GPGPU-Sim Cycle 4165: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c4
GPGPU-Sim Cycle 4166: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009cc, status=2
GPGPU-Sim Cycle 4166: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c0000480, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e4
GPGPU-Sim Cycle 4167: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ec, status=2
GPGPU-Sim Cycle 4167: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c00004a0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a04
GPGPU-Sim Cycle 4168: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a0c, status=2
GPGPU-Sim Cycle 4168: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c00004c0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009a8
GPGPU-Sim Cycle 4169: MEMORY_SUBPARTITION_UNIT -  8 - Probing L2 cache Address=c00004e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c8
GPGPU-Sim Cycle 4170: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e8
GPGPU-Sim Cycle 4171: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a08
GPGPU-Sim Cycle 4172: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ac
GPGPU-Sim Cycle 4173: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000480
GPGPU-Sim Cycle 4174: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009cc
GPGPU-Sim Cycle 4175: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00004a0
GPGPU-Sim Cycle 4176: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ec
GPGPU-Sim Cycle 4177: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00004c0
GPGPU-Sim Cycle 4178: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009b8, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a0c
GPGPU-Sim Cycle 4179: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00004e0
GPGPU-Sim Cycle 4180: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f8, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b0
GPGPU-Sim Cycle 4181: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a18, status=2
GPGPU-Sim Cycle 4181: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 6
DICE Sim: [WRITEBACK]: cycle 4181, load writeback done for thread 149, reg 6, current load done 289, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d0
GPGPU-Sim Cycle 4182: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009bc, status=2
GPGPU-Sim Cycle 4182: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 6
DICE Sim: [WRITEBACK]: cycle 4182, load writeback done for thread 144, reg 6, current load done 290, need totoal 512
GPGPU-Sim Cycle 4182: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 8
DICE Sim: [WRITEBACK]: cycle 4182, load writeback done for thread 147, reg 8, current load done 291, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f0
GPGPU-Sim Cycle 4183: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009dc, status=2
GPGPU-Sim Cycle 4183: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 6
DICE Sim: [WRITEBACK]: cycle 4183, load writeback done for thread 145, reg 6, current load done 292, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4183, store ack for tid 112, addr 0xc00009c0, number_of_stores_done = 113, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a10
GPGPU-Sim Cycle 4184: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009fc, status=2
GPGPU-Sim Cycle 4184: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 6
DICE Sim: [WRITEBACK]: cycle 4184, load writeback done for thread 146, reg 6, current load done 293, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4184, core 0, RF bank 6 conflict from ldst_unit for tid=150
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b4
GPGPU-Sim Cycle 4185: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a1c, status=2
GPGPU-Sim Cycle 4185: SCOREBOARD - Core 0 - Release New longopreg - tid:144, reg: 8
DICE Sim: [WRITEBACK]: cycle 4185, load writeback done for thread 144, reg 8, current load done 294, need totoal 512
GPGPU-Sim Cycle 4185: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 6
DICE Sim: [WRITEBACK]: cycle 4185, load writeback done for thread 150, reg 6, current load done 295, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d4
GPGPU-Sim Cycle 4186: SCOREBOARD - Core 0 - Release New longopreg - tid:147, reg: 6
DICE Sim: [WRITEBACK]: cycle 4186, load writeback done for thread 147, reg 6, current load done 296, need totoal 512
GPGPU-Sim Cycle 4186: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 8
DICE Sim: [WRITEBACK]: cycle 4186, load writeback done for thread 148, reg 8, current load done 297, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch [DISPATCHER]: cycle 4186, operands ready of thread 144 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f4
GPGPU-Sim Cycle 4187: SCOREBOARD - Core 0 - Release New longopreg - tid:145, reg: 8
DICE Sim: [WRITEBACK]: cycle 4187, load writeback done for thread 145, reg 8, current load done 298, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4187, store ack for tid 113, addr 0xc00009c4, number_of_stores_done = 114, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a14
GPGPU-Sim Cycle 4188: SCOREBOARD - Core 0 - Release New longopreg - tid:148, reg: 6
DICE Sim: [WRITEBACK]: cycle 4188, load writeback done for thread 148, reg 6, current load done 299, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4188, core 0, RF bank 6 conflict from ldst_unit for tid=151
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4188, operands ready of thread 145 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009b8
DICE-Sim Functional: cycle 4189, cgra_core 0 executed thread 144 run dice-block 3
GPGPU-Sim Cycle 4189: SCOREBOARD - Core 0 - Release New longopreg - tid:146, reg: 8
DICE Sim: [WRITEBACK]: cycle 4189, load writeback done for thread 146, reg 8, current load done 300, need totoal 512
GPGPU-Sim Cycle 4189: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 6
DICE Sim: [WRITEBACK]: cycle 4189, load writeback done for thread 151, reg 6, current load done 301, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d8
GPGPU-Sim Cycle 4190: SCOREBOARD - Core 0 - Release New longopreg - tid:149, reg: 8
DICE Sim: [WRITEBACK]: cycle 4190, load writeback done for thread 149, reg 8, current load done 302, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch [DISPATCHER]: cycle 4190, operands ready of thread 146 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f8
DICE-Sim Functional: cycle 4191, cgra_core 0 executed thread 145 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4191, store ack for tid 114, addr 0xc00009c8, number_of_stores_done = 115, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch [DISPATCHER]: cycle 4191, operands ready of thread 147 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a18
GPGPU-Sim Cycle 4192: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 6
DICE Sim: [WRITEBACK]: cycle 4192, load writeback done for thread 152, reg 6, current load done 303, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4192, operands ready of thread 148 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009bc
DICE-Sim Functional: cycle 4193, cgra_core 0 executed thread 146 run dice-block 3
GPGPU-Sim Cycle 4193: SCOREBOARD - Core 0 - Release New longopreg - tid:150, reg: 8
DICE Sim: [WRITEBACK]: cycle 4193, load writeback done for thread 150, reg 8, current load done 304, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch [DISPATCHER]: cycle 4193, operands ready of thread 149 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009dc
DICE-Sim Functional: cycle 4194, cgra_core 0 executed thread 147 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4194, store ack for tid 115, addr 0xc00009cc, number_of_stores_done = 116, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch [DISPATCHER]: cycle 4194, operands ready of thread 150 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009fc
DICE-Sim Functional: cycle 4195, cgra_core 0 executed thread 148 run dice-block 3
GPGPU-Sim Cycle 4195: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 6
DICE Sim: [WRITEBACK]: cycle 4195, load writeback done for thread 153, reg 6, current load done 305, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a1c
DICE-Sim Functional: cycle 4196, cgra_core 0 executed thread 149 run dice-block 3
GPGPU-Sim Cycle 4196: SCOREBOARD - Core 0 - Release New longopreg - tid:151, reg: 8
DICE Sim: [WRITEBACK]: cycle 4196, load writeback done for thread 151, reg 8, current load done 306, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE-Sim Functional: cycle 4197, cgra_core 0 executed thread 150 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4197, store ack for tid 116, addr 0xc00009d0, number_of_stores_done = 117, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 4197, operands ready of thread 151 for dice block id = 3
GPGPU-Sim Cycle 4198: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 6
DICE Sim: [WRITEBACK]: cycle 4198, load writeback done for thread 154, reg 6, current load done 307, need totoal 512
GPGPU-Sim Cycle 4199: SCOREBOARD - Core 0 - Release New longopreg - tid:152, reg: 8
DICE Sim: [WRITEBACK]: cycle 4199, load writeback done for thread 152, reg 8, current load done 308, need totoal 512
DICE-Sim Functional: cycle 4200, cgra_core 0 executed thread 151 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4200, store ack for tid 117, addr 0xc00009d4, number_of_stores_done = 118, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 4200, operands ready of thread 152 for dice block id = 3
GPGPU-Sim Cycle 4201: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 6
DICE Sim: [WRITEBACK]: cycle 4201, load writeback done for thread 155, reg 6, current load done 309, need totoal 512
GPGPU-Sim Cycle 4202: SCOREBOARD - Core 0 - Release New longopreg - tid:153, reg: 8
DICE Sim: [WRITEBACK]: cycle 4202, load writeback done for thread 153, reg 8, current load done 310, need totoal 512
DICE-Sim Functional: cycle 4203, cgra_core 0 executed thread 152 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4203, store ack for tid 118, addr 0xc00009d8, number_of_stores_done = 119, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch [DISPATCHER]: cycle 4203, operands ready of thread 153 for dice block id = 3
GPGPU-Sim Cycle 4204: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 6
DICE Sim: [WRITEBACK]: cycle 4204, load writeback done for thread 156, reg 6, current load done 311, need totoal 512
GPGPU-Sim Cycle 4205: SCOREBOARD - Core 0 - Release New longopreg - tid:154, reg: 8
DICE Sim: [WRITEBACK]: cycle 4205, load writeback done for thread 154, reg 8, current load done 312, need totoal 512
DICE-Sim Functional: cycle 4206, cgra_core 0 executed thread 153 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4206, store ack for tid 119, addr 0xc00009dc, number_of_stores_done = 120, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE Sim uArch [DISPATCHER]: cycle 4206, operands ready of thread 154 for dice block id = 3
GPGPU-Sim Cycle 4207: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 6
DICE Sim: [WRITEBACK]: cycle 4207, load writeback done for thread 157, reg 6, current load done 313, need totoal 512
GPGPU-Sim Cycle 4208: SCOREBOARD - Core 0 - Release New longopreg - tid:155, reg: 8
DICE Sim: [WRITEBACK]: cycle 4208, load writeback done for thread 155, reg 8, current load done 314, need totoal 512
DICE-Sim Functional: cycle 4209, cgra_core 0 executed thread 154 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4209, store ack for tid 120, addr 0xc00009e0, number_of_stores_done = 121, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE Sim uArch [DISPATCHER]: cycle 4209, operands ready of thread 155 for dice block id = 3
GPGPU-Sim Cycle 4210: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 6
DICE Sim: [WRITEBACK]: cycle 4210, load writeback done for thread 158, reg 6, current load done 315, need totoal 512
GPGPU-Sim Cycle 4211: SCOREBOARD - Core 0 - Release New longopreg - tid:156, reg: 8
DICE Sim: [WRITEBACK]: cycle 4211, load writeback done for thread 156, reg 8, current load done 316, need totoal 512
DICE-Sim Functional: cycle 4212, cgra_core 0 executed thread 155 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4212, store ack for tid 121, addr 0xc00009e4, number_of_stores_done = 122, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE Sim uArch [DISPATCHER]: cycle 4212, operands ready of thread 156 for dice block id = 3
GPGPU-Sim Cycle 4213: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 6
DICE Sim: [WRITEBACK]: cycle 4213, load writeback done for thread 159, reg 6, current load done 317, need totoal 512
GPGPU-Sim Cycle 4214: SCOREBOARD - Core 0 - Release New longopreg - tid:157, reg: 8
DICE Sim: [WRITEBACK]: cycle 4214, load writeback done for thread 157, reg 8, current load done 318, need totoal 512
DICE-Sim Functional: cycle 4215, cgra_core 0 executed thread 156 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4215, store ack for tid 122, addr 0xc00009e8, number_of_stores_done = 123, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE Sim uArch [DISPATCHER]: cycle 4215, operands ready of thread 157 for dice block id = 3
GPGPU-Sim Cycle 4217: SCOREBOARD - Core 0 - Release New longopreg - tid:158, reg: 8
DICE Sim: [WRITEBACK]: cycle 4217, load writeback done for thread 158, reg 8, current load done 319, need totoal 512
DICE-Sim Functional: cycle 4218, cgra_core 0 executed thread 157 run dice-block 3
GPGPU-Sim Cycle 4218: SCOREBOARD - Core 0 - Release New longopreg - tid:159, reg: 8
DICE Sim: [WRITEBACK]: cycle 4218, load writeback done for thread 159, reg 8, current load done 320, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE Sim uArch [DISPATCHER]: cycle 4218, operands ready of thread 158 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 4219, store ack for tid 123, addr 0xc00009ec, number_of_stores_done = 124, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4219, operands ready of thread 159 for dice block id = 3
DICE-Sim Functional: cycle 4221, cgra_core 0 executed thread 158 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4221, store ack for tid 124, addr 0xc00009f0, number_of_stores_done = 125, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 4222, cgra_core 0 executed thread 159 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 4226, store ack for tid 125, addr 0xc00009f4, number_of_stores_done = 126, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 4229, store ack for tid 126, addr 0xc00009f8, number_of_stores_done = 127, need total = 256
DICE Sim uArch [WRITEBACK-DEBUG]: cycle 4291, writeback state for dice block id=2
loads_done = 0
finished number of loads = 320, need number of loads = 512, 
stores_done = 1
finished number of stores = 0, need number of stores = 0, 
DICE Sim uArch [WRITEBACK-DEBUG]: cycle 4292, writeback state for dice block id=2
loads_done = 0
finished number of loads = 320, need number of loads = 512, 
stores_done = 1
finished number of stores = 0, need number of stores = 0, 
DICE Sim uArch [WRITEBACK-DEBUG]: cycle 4293, writeback state for dice block id=2
loads_done = 0
finished number of loads = 320, need number of loads = 512, 
stores_done = 1
finished number of stores = 0, need number of stores = 0, 
DICE Sim uArch [WRITEBACK-DEBUG]: cycle 4294, writeback state for dice block id=2
loads_done = 0
finished number of loads = 320, need number of loads = 512, 
stores_done = 1
finished number of stores = 0, need number of stores = 0, 
GPGPU-Sim Cycle 4315: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c0, status=2
GPGPU-Sim Cycle 4316: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e0, status=2
GPGPU-Sim Cycle 4317: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a00, status=2
GPGPU-Sim Cycle 4318: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a20, status=2
GPGPU-Sim Cycle 4319: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c4, status=2
GPGPU-Sim Cycle 4320: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e4, status=2
GPGPU-Sim Cycle 4321: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a04, status=2
GPGPU-Sim Cycle 4322: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a24, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c0
GPGPU-Sim Cycle 4323: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009c8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e0
GPGPU-Sim Cycle 4324: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a00
GPGPU-Sim Cycle 4325: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a20
GPGPU-Sim Cycle 4326: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c4
GPGPU-Sim Cycle 4327: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009cc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e4
GPGPU-Sim Cycle 4328: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a04
GPGPU-Sim Cycle 4329: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a24
GPGPU-Sim Cycle 4330: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009c8
GPGPU-Sim Cycle 4331: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e8
GPGPU-Sim Cycle 4332: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a08
GPGPU-Sim Cycle 4333: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a28
GPGPU-Sim Cycle 4334: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009cc
GPGPU-Sim Cycle 4335: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ec
GPGPU-Sim Cycle 4336: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a0c
GPGPU-Sim Cycle 4337: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a2c
GPGPU-Sim Cycle 4338: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d0
GPGPU-Sim Cycle 4339: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009d8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f0
GPGPU-Sim Cycle 4340: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a10
GPGPU-Sim Cycle 4341: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a30
GPGPU-Sim Cycle 4342: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d4
GPGPU-Sim Cycle 4343: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009dc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f4
GPGPU-Sim Cycle 4344: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009fc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a14
GPGPU-Sim Cycle 4345: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a34
GPGPU-Sim Cycle 4346: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009d8
GPGPU-Sim Cycle 4347: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f8
GPGPU-Sim Cycle 4348: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a18
GPGPU-Sim Cycle 4349: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a38
GPGPU-Sim Cycle 4350: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009dc
GPGPU-Sim Cycle 4351: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009fc
GPGPU-Sim Cycle 4352: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a1c
GPGPU-Sim Cycle 4353: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a3c
GPGPU-Sim Cycle 4354: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e0
GPGPU-Sim Cycle 4355: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009e8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a00
GPGPU-Sim Cycle 4356: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a08, status=2
GPGPU-Sim Cycle 4356: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c0000500, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a20
GPGPU-Sim Cycle 4357: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a28, status=2
GPGPU-Sim Cycle 4357: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c0000520, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a40
GPGPU-Sim Cycle 4358: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a48, status=2
GPGPU-Sim Cycle 4358: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c0000540, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e4
GPGPU-Sim Cycle 4359: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c0000560, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a04
GPGPU-Sim Cycle 4360: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009ec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a24
GPGPU-Sim Cycle 4361: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a44
GPGPU-Sim Cycle 4362: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009e8
GPGPU-Sim Cycle 4363: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000500
GPGPU-Sim Cycle 4364: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a08
GPGPU-Sim Cycle 4365: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000520
GPGPU-Sim Cycle 4366: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a30, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a28
GPGPU-Sim Cycle 4367: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000540
GPGPU-Sim Cycle 4368: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a48
GPGPU-Sim Cycle 4369: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000560
GPGPU-Sim Cycle 4370: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a34, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009ec
GPGPU-Sim Cycle 4371: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a54, status=2
GPGPU-Sim Cycle 4371: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 6
DICE Sim: [WRITEBACK]: cycle 4371, load writeback done for thread 165, reg 6, current load done 321, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a0c
GPGPU-Sim Cycle 4372: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009f8, status=2
GPGPU-Sim Cycle 4372: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 6
DICE Sim: [WRITEBACK]: cycle 4372, load writeback done for thread 160, reg 6, current load done 322, need totoal 512
GPGPU-Sim Cycle 4372: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 8
DICE Sim: [WRITEBACK]: cycle 4372, load writeback done for thread 163, reg 8, current load done 323, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a2c
GPGPU-Sim Cycle 4373: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a18, status=2
GPGPU-Sim Cycle 4373: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 6
DICE Sim: [WRITEBACK]: cycle 4373, load writeback done for thread 161, reg 6, current load done 324, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4373, store ack for tid 127, addr 0xc00009fc, number_of_stores_done = 128, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a4c
GPGPU-Sim Cycle 4374: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a38, status=2
GPGPU-Sim Cycle 4374: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 6
DICE Sim: [WRITEBACK]: cycle 4374, load writeback done for thread 162, reg 6, current load done 325, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4374, core 0, RF bank 6 conflict from ldst_unit for tid=166
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f0
GPGPU-Sim Cycle 4375: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a58, status=2
GPGPU-Sim Cycle 4375: SCOREBOARD - Core 0 - Release New longopreg - tid:160, reg: 8
DICE Sim: [WRITEBACK]: cycle 4375, load writeback done for thread 160, reg 8, current load done 326, need totoal 512
GPGPU-Sim Cycle 4375: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 6
DICE Sim: [WRITEBACK]: cycle 4375, load writeback done for thread 166, reg 6, current load done 327, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a10
GPGPU-Sim Cycle 4376: SCOREBOARD - Core 0 - Release New longopreg - tid:163, reg: 6
DICE Sim: [WRITEBACK]: cycle 4376, load writeback done for thread 163, reg 6, current load done 328, need totoal 512
GPGPU-Sim Cycle 4376: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 8
DICE Sim: [WRITEBACK]: cycle 4376, load writeback done for thread 164, reg 8, current load done 329, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch [DISPATCHER]: cycle 4376, operands ready of thread 160 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a30
GPGPU-Sim Cycle 4377: SCOREBOARD - Core 0 - Release New longopreg - tid:161, reg: 8
DICE Sim: [WRITEBACK]: cycle 4377, load writeback done for thread 161, reg 8, current load done 330, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4377, store ack for tid 128, addr 0xc0000a00, number_of_stores_done = 129, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a50
GPGPU-Sim Cycle 4378: SCOREBOARD - Core 0 - Release New longopreg - tid:164, reg: 6
DICE Sim: [WRITEBACK]: cycle 4378, load writeback done for thread 164, reg 6, current load done 331, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4378, core 0, RF bank 6 conflict from ldst_unit for tid=167
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4378, operands ready of thread 161 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f4
DICE-Sim Functional: cycle 4379, cgra_core 0 executed thread 160 run dice-block 3
GPGPU-Sim Cycle 4379: SCOREBOARD - Core 0 - Release New longopreg - tid:162, reg: 8
DICE Sim: [WRITEBACK]: cycle 4379, load writeback done for thread 162, reg 8, current load done 332, need totoal 512
GPGPU-Sim Cycle 4379: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 6
DICE Sim: [WRITEBACK]: cycle 4379, load writeback done for thread 167, reg 6, current load done 333, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a14
GPGPU-Sim Cycle 4380: SCOREBOARD - Core 0 - Release New longopreg - tid:165, reg: 8
DICE Sim: [WRITEBACK]: cycle 4380, load writeback done for thread 165, reg 8, current load done 334, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch [DISPATCHER]: cycle 4380, operands ready of thread 162 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a34
DICE-Sim Functional: cycle 4381, cgra_core 0 executed thread 161 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4381, store ack for tid 129, addr 0xc0000a04, number_of_stores_done = 130, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch [DISPATCHER]: cycle 4381, operands ready of thread 163 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a54
GPGPU-Sim Cycle 4382: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 6
DICE Sim: [WRITEBACK]: cycle 4382, load writeback done for thread 168, reg 6, current load done 335, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4382, operands ready of thread 164 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009f8
DICE-Sim Functional: cycle 4383, cgra_core 0 executed thread 162 run dice-block 3
GPGPU-Sim Cycle 4383: SCOREBOARD - Core 0 - Release New longopreg - tid:166, reg: 8
DICE Sim: [WRITEBACK]: cycle 4383, load writeback done for thread 166, reg 8, current load done 336, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch [DISPATCHER]: cycle 4383, operands ready of thread 165 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a18
DICE-Sim Functional: cycle 4384, cgra_core 0 executed thread 163 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4384, store ack for tid 130, addr 0xc0000a08, number_of_stores_done = 131, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch [DISPATCHER]: cycle 4384, operands ready of thread 166 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a38
DICE-Sim Functional: cycle 4385, cgra_core 0 executed thread 164 run dice-block 3
GPGPU-Sim Cycle 4385: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 6
DICE Sim: [WRITEBACK]: cycle 4385, load writeback done for thread 169, reg 6, current load done 337, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a58
DICE-Sim Functional: cycle 4386, cgra_core 0 executed thread 165 run dice-block 3
GPGPU-Sim Cycle 4386: SCOREBOARD - Core 0 - Release New longopreg - tid:167, reg: 8
DICE Sim: [WRITEBACK]: cycle 4386, load writeback done for thread 167, reg 8, current load done 338, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE-Sim Functional: cycle 4387, cgra_core 0 executed thread 166 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4387, store ack for tid 131, addr 0xc0000a0c, number_of_stores_done = 132, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4387, operands ready of thread 167 for dice block id = 3
GPGPU-Sim Cycle 4388: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 6
DICE Sim: [WRITEBACK]: cycle 4388, load writeback done for thread 170, reg 6, current load done 339, need totoal 512
GPGPU-Sim Cycle 4389: SCOREBOARD - Core 0 - Release New longopreg - tid:168, reg: 8
DICE Sim: [WRITEBACK]: cycle 4389, load writeback done for thread 168, reg 8, current load done 340, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE-Sim Functional: cycle 4390, cgra_core 0 executed thread 167 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4390, store ack for tid 132, addr 0xc0000a10, number_of_stores_done = 133, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4390, operands ready of thread 168 for dice block id = 3
GPGPU-Sim Cycle 4391: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 6
DICE Sim: [WRITEBACK]: cycle 4391, load writeback done for thread 171, reg 6, current load done 341, need totoal 512
GPGPU-Sim Cycle 4392: SCOREBOARD - Core 0 - Release New longopreg - tid:169, reg: 8
DICE Sim: [WRITEBACK]: cycle 4392, load writeback done for thread 169, reg 8, current load done 342, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE-Sim Functional: cycle 4393, cgra_core 0 executed thread 168 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4393, store ack for tid 133, addr 0xc0000a14, number_of_stores_done = 134, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4393, operands ready of thread 169 for dice block id = 3
GPGPU-Sim Cycle 4394: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 6
DICE Sim: [WRITEBACK]: cycle 4394, load writeback done for thread 172, reg 6, current load done 343, need totoal 512
GPGPU-Sim Cycle 4395: SCOREBOARD - Core 0 - Release New longopreg - tid:170, reg: 8
DICE Sim: [WRITEBACK]: cycle 4395, load writeback done for thread 170, reg 8, current load done 344, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE-Sim Functional: cycle 4396, cgra_core 0 executed thread 169 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4396, store ack for tid 134, addr 0xc0000a18, number_of_stores_done = 135, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4396, operands ready of thread 170 for dice block id = 3
GPGPU-Sim Cycle 4397: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 6
DICE Sim: [WRITEBACK]: cycle 4397, load writeback done for thread 173, reg 6, current load done 345, need totoal 512
GPGPU-Sim Cycle 4398: SCOREBOARD - Core 0 - Release New longopreg - tid:171, reg: 8
DICE Sim: [WRITEBACK]: cycle 4398, load writeback done for thread 171, reg 8, current load done 346, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE-Sim Functional: cycle 4399, cgra_core 0 executed thread 170 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4399, store ack for tid 135, addr 0xc0000a1c, number_of_stores_done = 136, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4399, operands ready of thread 171 for dice block id = 3
GPGPU-Sim Cycle 4400: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 6
DICE Sim: [WRITEBACK]: cycle 4400, load writeback done for thread 174, reg 6, current load done 347, need totoal 512
GPGPU-Sim Cycle 4401: SCOREBOARD - Core 0 - Release New longopreg - tid:172, reg: 8
DICE Sim: [WRITEBACK]: cycle 4401, load writeback done for thread 172, reg 8, current load done 348, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE-Sim Functional: cycle 4402, cgra_core 0 executed thread 171 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4402, store ack for tid 136, addr 0xc0000a20, number_of_stores_done = 137, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4402, operands ready of thread 172 for dice block id = 3
GPGPU-Sim Cycle 4403: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 6
DICE Sim: [WRITEBACK]: cycle 4403, load writeback done for thread 175, reg 6, current load done 349, need totoal 512
GPGPU-Sim Cycle 4404: SCOREBOARD - Core 0 - Release New longopreg - tid:173, reg: 8
DICE Sim: [WRITEBACK]: cycle 4404, load writeback done for thread 173, reg 8, current load done 350, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE-Sim Functional: cycle 4405, cgra_core 0 executed thread 172 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4405, store ack for tid 137, addr 0xc0000a24, number_of_stores_done = 138, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4405, operands ready of thread 173 for dice block id = 3
GPGPU-Sim Cycle 4407: SCOREBOARD - Core 0 - Release New longopreg - tid:174, reg: 8
DICE Sim: [WRITEBACK]: cycle 4407, load writeback done for thread 174, reg 8, current load done 351, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE-Sim Functional: cycle 4408, cgra_core 0 executed thread 173 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4408, store ack for tid 138, addr 0xc0000a28, number_of_stores_done = 139, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4408, operands ready of thread 174 for dice block id = 3
GPGPU-Sim Cycle 4410: SCOREBOARD - Core 0 - Release New longopreg - tid:175, reg: 8
DICE Sim: [WRITEBACK]: cycle 4410, load writeback done for thread 175, reg 8, current load done 352, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 4411, cgra_core 0 executed thread 174 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 4411, operands ready of thread 175 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 4413, store ack for tid 139, addr 0xc0000a2c, number_of_stores_done = 140, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE-Sim Functional: cycle 4414, cgra_core 0 executed thread 175 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4415, store ack for tid 140, addr 0xc0000a30, number_of_stores_done = 141, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 4418, store ack for tid 141, addr 0xc0000a34, number_of_stores_done = 142, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
GPGPU-Sim Cycle 4505: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c00009fc, status=2
GPGPU-Sim Cycle 4506: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a1c, status=2
GPGPU-Sim Cycle 4507: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a3c, status=2
GPGPU-Sim Cycle 4508: MEMORY_SUBPARTITION_UNIT -  7 - Probing L2 cache Address=c0000a5c, status=2
GPGPU-Sim Cycle 4509: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a00, status=2
GPGPU-Sim Cycle 4510: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a20, status=2
GPGPU-Sim Cycle 4511: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a40, status=2
GPGPU-Sim Cycle 4512: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a60, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00009fc
GPGPU-Sim Cycle 4513: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a1c
GPGPU-Sim Cycle 4514: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a3c
GPGPU-Sim Cycle 4515: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a5c
GPGPU-Sim Cycle 4516: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a00
GPGPU-Sim Cycle 4517: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a20
GPGPU-Sim Cycle 4518: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a40
GPGPU-Sim Cycle 4519: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a60
GPGPU-Sim Cycle 4520: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a04
GPGPU-Sim Cycle 4521: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a24
GPGPU-Sim Cycle 4522: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a44
GPGPU-Sim Cycle 4523: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a64
GPGPU-Sim Cycle 4524: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a6c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a08
GPGPU-Sim Cycle 4525: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a28
GPGPU-Sim Cycle 4526: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a48
GPGPU-Sim Cycle 4527: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a68
GPGPU-Sim Cycle 4528: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a70, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a0c
GPGPU-Sim Cycle 4529: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a2c
GPGPU-Sim Cycle 4530: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a4c
GPGPU-Sim Cycle 4531: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a54, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a6c
GPGPU-Sim Cycle 4532: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a74, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a10
GPGPU-Sim Cycle 4533: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a30
GPGPU-Sim Cycle 4534: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a50
GPGPU-Sim Cycle 4535: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a70
GPGPU-Sim Cycle 4536: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a14
GPGPU-Sim Cycle 4537: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a34
GPGPU-Sim Cycle 4538: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a54
GPGPU-Sim Cycle 4539: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a74
GPGPU-Sim Cycle 4540: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a18
GPGPU-Sim Cycle 4541: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a38
GPGPU-Sim Cycle 4542: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a58
GPGPU-Sim Cycle 4543: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a78
GPGPU-Sim Cycle 4544: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a1c
GPGPU-Sim Cycle 4545: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a3c
GPGPU-Sim Cycle 4546: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a44, status=2
GPGPU-Sim Cycle 4546: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c0000580, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a5c
GPGPU-Sim Cycle 4547: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a64, status=2
GPGPU-Sim Cycle 4547: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c00005a0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a7c
GPGPU-Sim Cycle 4548: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a84, status=2
GPGPU-Sim Cycle 4548: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c00005c0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a20
GPGPU-Sim Cycle 4549: MEMORY_SUBPARTITION_UNIT -  10 - Probing L2 cache Address=c00005e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a40
GPGPU-Sim Cycle 4550: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a60
GPGPU-Sim Cycle 4551: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a80
GPGPU-Sim Cycle 4552: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a24
GPGPU-Sim Cycle 4553: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000580
GPGPU-Sim Cycle 4554: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a2c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a44
GPGPU-Sim Cycle 4555: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00005a0
GPGPU-Sim Cycle 4556: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a6c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a64
GPGPU-Sim Cycle 4557: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00005c0
GPGPU-Sim Cycle 4558: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a30, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a84
GPGPU-Sim Cycle 4559: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00005e0
GPGPU-Sim Cycle 4560: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a70, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a28
GPGPU-Sim Cycle 4561: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a90, status=2
GPGPU-Sim Cycle 4561: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 8
DICE Sim: [WRITEBACK]: cycle 4561, load writeback done for thread 179, reg 8, current load done 353, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a48
GPGPU-Sim Cycle 4562: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a34, status=2
GPGPU-Sim Cycle 4562: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 6
DICE Sim: [WRITEBACK]: cycle 4562, load writeback done for thread 176, reg 6, current load done 354, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4562, store ack for tid 142, addr 0xc0000a38, number_of_stores_done = 143, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a68
GPGPU-Sim Cycle 4563: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a54, status=2
GPGPU-Sim Cycle 4563: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 6
DICE Sim: [WRITEBACK]: cycle 4563, load writeback done for thread 177, reg 6, current load done 355, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4563, core 0, RF bank 6 conflict from ldst_unit for tid=181
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a88
GPGPU-Sim Cycle 4564: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a74, status=2
GPGPU-Sim Cycle 4564: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 6
DICE Sim: [WRITEBACK]: cycle 4564, load writeback done for thread 178, reg 6, current load done 356, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4564, core 0, RF bank 6 conflict from ldst_unit for tid=181
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a2c
GPGPU-Sim Cycle 4565: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a94, status=2
GPGPU-Sim Cycle 4565: SCOREBOARD - Core 0 - Release New longopreg - tid:176, reg: 8
DICE Sim: [WRITEBACK]: cycle 4565, load writeback done for thread 176, reg 8, current load done 357, need totoal 512
GPGPU-Sim Cycle 4565: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 6
DICE Sim: [WRITEBACK]: cycle 4565, load writeback done for thread 181, reg 6, current load done 358, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a4c
GPGPU-Sim Cycle 4566: SCOREBOARD - Core 0 - Release New longopreg - tid:177, reg: 8
DICE Sim: [WRITEBACK]: cycle 4566, load writeback done for thread 177, reg 8, current load done 359, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4566, core 0, RF bank 8 conflict from ldst_unit for tid=180
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch [DISPATCHER]: cycle 4566, operands ready of thread 176 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a6c
GPGPU-Sim Cycle 4567: SCOREBOARD - Core 0 - Release New longopreg - tid:179, reg: 6
DICE Sim: [WRITEBACK]: cycle 4567, load writeback done for thread 179, reg 6, current load done 360, need totoal 512
GPGPU-Sim Cycle 4567: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 8
DICE Sim: [WRITEBACK]: cycle 4567, load writeback done for thread 180, reg 8, current load done 361, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=57
DICE Sim uArch [DISPATCHER]: cycle 4567, operands ready of thread 177 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a8c
GPGPU-Sim Cycle 4568: SCOREBOARD - Core 0 - Release New longopreg - tid:178, reg: 8
DICE Sim: [WRITEBACK]: cycle 4568, load writeback done for thread 178, reg 8, current load done 362, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4568, store ack for tid 143, addr 0xc0000a3c, number_of_stores_done = 144, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=56
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a30
DICE-Sim Functional: cycle 4569, cgra_core 0 executed thread 176 run dice-block 3
GPGPU-Sim Cycle 4569: SCOREBOARD - Core 0 - Release New longopreg - tid:180, reg: 6
DICE Sim: [WRITEBACK]: cycle 4569, load writeback done for thread 180, reg 6, current load done 363, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4569, core 0, RF bank 6 conflict from ldst_unit for tid=182
DICE Sim uArch: dec_store_req() stores_outstanding=55
DICE Sim uArch [DISPATCHER]: cycle 4569, operands ready of thread 178 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a50
DICE-Sim Functional: cycle 4570, cgra_core 0 executed thread 177 run dice-block 3
GPGPU-Sim Cycle 4570: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 6
DICE Sim: [WRITEBACK]: cycle 4570, load writeback done for thread 182, reg 6, current load done 364, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=54
DICE Sim uArch [DISPATCHER]: cycle 4570, operands ready of thread 179 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a70
GPGPU-Sim Cycle 4571: SCOREBOARD - Core 0 - Release New longopreg - tid:181, reg: 8
DICE Sim: [WRITEBACK]: cycle 4571, load writeback done for thread 181, reg 8, current load done 365, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=53
DICE Sim uArch [DISPATCHER]: cycle 4571, operands ready of thread 180 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a90
DICE-Sim Functional: cycle 4572, cgra_core 0 executed thread 178 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4572, store ack for tid 144, addr 0xc0000a40, number_of_stores_done = 145, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=54
DICE Sim uArch: inc_store_req() stores_outstanding=55
DICE Sim uArch: inc_store_req() stores_outstanding=56
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: dec_store_req() stores_outstanding=56
DICE Sim uArch [DISPATCHER]: cycle 4572, operands ready of thread 181 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a34
DICE-Sim Functional: cycle 4573, cgra_core 0 executed thread 179 run dice-block 3
GPGPU-Sim Cycle 4573: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 6
DICE Sim: [WRITEBACK]: cycle 4573, load writeback done for thread 183, reg 6, current load done 366, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=55
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a54
DICE-Sim Functional: cycle 4574, cgra_core 0 executed thread 180 run dice-block 3
GPGPU-Sim Cycle 4574: SCOREBOARD - Core 0 - Release New longopreg - tid:182, reg: 8
DICE Sim: [WRITEBACK]: cycle 4574, load writeback done for thread 182, reg 8, current load done 367, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=54
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a74
DICE-Sim Functional: cycle 4575, cgra_core 0 executed thread 181 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4575, store ack for tid 145, addr 0xc0000a44, number_of_stores_done = 146, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=55
DICE Sim uArch: inc_store_req() stores_outstanding=56
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: inc_store_req() stores_outstanding=58
DICE Sim uArch: dec_store_req() stores_outstanding=57
DICE Sim uArch [DISPATCHER]: cycle 4575, operands ready of thread 182 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a94
GPGPU-Sim Cycle 4576: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 6
DICE Sim: [WRITEBACK]: cycle 4576, load writeback done for thread 184, reg 6, current load done 368, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=56
GPGPU-Sim Cycle 4577: SCOREBOARD - Core 0 - Release New longopreg - tid:183, reg: 8
DICE Sim: [WRITEBACK]: cycle 4577, load writeback done for thread 183, reg 8, current load done 369, need totoal 512
DICE-Sim Functional: cycle 4578, cgra_core 0 executed thread 182 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4578, store ack for tid 146, addr 0xc0000a48, number_of_stores_done = 147, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: inc_store_req() stores_outstanding=58
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4578, operands ready of thread 183 for dice block id = 3
GPGPU-Sim Cycle 4579: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 6
DICE Sim: [WRITEBACK]: cycle 4579, load writeback done for thread 185, reg 6, current load done 370, need totoal 512
GPGPU-Sim Cycle 4580: SCOREBOARD - Core 0 - Release New longopreg - tid:184, reg: 8
DICE Sim: [WRITEBACK]: cycle 4580, load writeback done for thread 184, reg 8, current load done 371, need totoal 512
DICE-Sim Functional: cycle 4581, cgra_core 0 executed thread 183 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4581, store ack for tid 147, addr 0xc0000a4c, number_of_stores_done = 148, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 4581, operands ready of thread 184 for dice block id = 3
GPGPU-Sim Cycle 4582: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 6
DICE Sim: [WRITEBACK]: cycle 4582, load writeback done for thread 186, reg 6, current load done 372, need totoal 512
GPGPU-Sim Cycle 4583: SCOREBOARD - Core 0 - Release New longopreg - tid:185, reg: 8
DICE Sim: [WRITEBACK]: cycle 4583, load writeback done for thread 185, reg 8, current load done 373, need totoal 512
DICE-Sim Functional: cycle 4584, cgra_core 0 executed thread 184 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4584, store ack for tid 148, addr 0xc0000a50, number_of_stores_done = 149, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 4584, operands ready of thread 185 for dice block id = 3
GPGPU-Sim Cycle 4585: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 6
DICE Sim: [WRITEBACK]: cycle 4585, load writeback done for thread 187, reg 6, current load done 374, need totoal 512
GPGPU-Sim Cycle 4586: SCOREBOARD - Core 0 - Release New longopreg - tid:186, reg: 8
DICE Sim: [WRITEBACK]: cycle 4586, load writeback done for thread 186, reg 8, current load done 375, need totoal 512
DICE-Sim Functional: cycle 4587, cgra_core 0 executed thread 185 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4587, store ack for tid 149, addr 0xc0000a54, number_of_stores_done = 150, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch [DISPATCHER]: cycle 4587, operands ready of thread 186 for dice block id = 3
GPGPU-Sim Cycle 4588: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 6
DICE Sim: [WRITEBACK]: cycle 4588, load writeback done for thread 188, reg 6, current load done 376, need totoal 512
GPGPU-Sim Cycle 4589: SCOREBOARD - Core 0 - Release New longopreg - tid:187, reg: 8
DICE Sim: [WRITEBACK]: cycle 4589, load writeback done for thread 187, reg 8, current load done 377, need totoal 512
DICE-Sim Functional: cycle 4590, cgra_core 0 executed thread 186 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4590, store ack for tid 150, addr 0xc0000a58, number_of_stores_done = 151, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE Sim uArch [DISPATCHER]: cycle 4590, operands ready of thread 187 for dice block id = 3
GPGPU-Sim Cycle 4591: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 6
DICE Sim: [WRITEBACK]: cycle 4591, load writeback done for thread 189, reg 6, current load done 378, need totoal 512
GPGPU-Sim Cycle 4592: SCOREBOARD - Core 0 - Release New longopreg - tid:188, reg: 8
DICE Sim: [WRITEBACK]: cycle 4592, load writeback done for thread 188, reg 8, current load done 379, need totoal 512
DICE-Sim Functional: cycle 4593, cgra_core 0 executed thread 187 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4593, store ack for tid 151, addr 0xc0000a5c, number_of_stores_done = 152, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE Sim uArch [DISPATCHER]: cycle 4593, operands ready of thread 188 for dice block id = 3
GPGPU-Sim Cycle 4594: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 6
DICE Sim: [WRITEBACK]: cycle 4594, load writeback done for thread 190, reg 6, current load done 380, need totoal 512
GPGPU-Sim Cycle 4595: SCOREBOARD - Core 0 - Release New longopreg - tid:189, reg: 8
DICE Sim: [WRITEBACK]: cycle 4595, load writeback done for thread 189, reg 8, current load done 381, need totoal 512
DICE-Sim Functional: cycle 4596, cgra_core 0 executed thread 188 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4596, store ack for tid 152, addr 0xc0000a60, number_of_stores_done = 153, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE Sim uArch [DISPATCHER]: cycle 4596, operands ready of thread 189 for dice block id = 3
GPGPU-Sim Cycle 4597: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 6
DICE Sim: [WRITEBACK]: cycle 4597, load writeback done for thread 191, reg 6, current load done 382, need totoal 512
GPGPU-Sim Cycle 4598: SCOREBOARD - Core 0 - Release New longopreg - tid:190, reg: 8
DICE Sim: [WRITEBACK]: cycle 4598, load writeback done for thread 190, reg 8, current load done 383, need totoal 512
DICE-Sim Functional: cycle 4599, cgra_core 0 executed thread 189 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4599, store ack for tid 153, addr 0xc0000a64, number_of_stores_done = 154, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE Sim uArch [DISPATCHER]: cycle 4599, operands ready of thread 190 for dice block id = 3
GPGPU-Sim Cycle 4601: SCOREBOARD - Core 0 - Release New longopreg - tid:191, reg: 8
DICE Sim: [WRITEBACK]: cycle 4601, load writeback done for thread 191, reg 8, current load done 384, need totoal 512
DICE-Sim Functional: cycle 4602, cgra_core 0 executed thread 190 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE Sim uArch [DISPATCHER]: cycle 4602, operands ready of thread 191 for dice block id = 3
DICE-Sim Functional: cycle 4605, cgra_core 0 executed thread 191 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch: [LDST_UNIT]: cycle 4607, store ack for tid 154, addr 0xc0000a68, number_of_stores_done = 155, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 4610, store ack for tid 155, addr 0xc0000a6c, number_of_stores_done = 156, need total = 256
GPGPU-Sim Cycle 4694: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a38, status=2
GPGPU-Sim Cycle 4695: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a58, status=2
GPGPU-Sim Cycle 4696: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a78, status=2
GPGPU-Sim Cycle 4697: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a98, status=2
GPGPU-Sim Cycle 4700: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a3c, status=2
GPGPU-Sim Cycle 4701: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a5c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a38
GPGPU-Sim Cycle 4702: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a58
GPGPU-Sim Cycle 4703: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a78
GPGPU-Sim Cycle 4704: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a98
GPGPU-Sim Cycle 4705: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
GPGPU-Sim Cycle 4706: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a80, status=2
GPGPU-Sim Cycle 4707: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a3c
GPGPU-Sim Cycle 4708: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a5c
GPGPU-Sim Cycle 4709: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a7c
GPGPU-Sim Cycle 4710: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a9c
GPGPU-Sim Cycle 4711: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a40
GPGPU-Sim Cycle 4712: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a60
GPGPU-Sim Cycle 4713: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a80
GPGPU-Sim Cycle 4714: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa0
GPGPU-Sim Cycle 4715: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a44
GPGPU-Sim Cycle 4716: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a64
GPGPU-Sim Cycle 4717: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a6c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a84
GPGPU-Sim Cycle 4718: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa4
GPGPU-Sim Cycle 4719: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a48
GPGPU-Sim Cycle 4720: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a68
GPGPU-Sim Cycle 4721: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a70, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a88
GPGPU-Sim Cycle 4722: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a90, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa8
GPGPU-Sim Cycle 4723: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a4c
GPGPU-Sim Cycle 4724: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a54, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a6c
GPGPU-Sim Cycle 4725: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a74, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a8c
GPGPU-Sim Cycle 4726: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a94, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aac
GPGPU-Sim Cycle 4727: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a50
GPGPU-Sim Cycle 4728: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a70
GPGPU-Sim Cycle 4729: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a90
GPGPU-Sim Cycle 4730: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab0
GPGPU-Sim Cycle 4731: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a54
GPGPU-Sim Cycle 4732: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a74
GPGPU-Sim Cycle 4733: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a94
GPGPU-Sim Cycle 4734: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab4
GPGPU-Sim Cycle 4735: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000abc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a58
GPGPU-Sim Cycle 4736: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a78
GPGPU-Sim Cycle 4737: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a98
GPGPU-Sim Cycle 4738: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab8
GPGPU-Sim Cycle 4739: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a5c
GPGPU-Sim Cycle 4740: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a7c
GPGPU-Sim Cycle 4741: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c0000600, status=0
GPGPU-Sim Cycle 4741: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a9c
GPGPU-Sim Cycle 4742: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c0000620, status=0
GPGPU-Sim Cycle 4742: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000abc
GPGPU-Sim Cycle 4743: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c0000640, status=0
GPGPU-Sim Cycle 4743: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a60
GPGPU-Sim Cycle 4744: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c0000660, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a80
GPGPU-Sim Cycle 4745: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa0
GPGPU-Sim Cycle 4746: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=57
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac0
GPGPU-Sim Cycle 4747: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=56
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a64
GPGPU-Sim Cycle 4748: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=55
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000600
GPGPU-Sim Cycle 4749: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a6c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a84
GPGPU-Sim Cycle 4750: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=54
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000620
GPGPU-Sim Cycle 4751: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aac, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa4
GPGPU-Sim Cycle 4752: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000acc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=53
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000640
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac4
DICE Sim uArch: dec_store_req() stores_outstanding=52
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000660
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a68
GPGPU-Sim Cycle 4756: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 6
DICE Sim: [WRITEBACK]: cycle 4756, load writeback done for thread 196, reg 6, current load done 385, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=51
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a88
GPGPU-Sim Cycle 4757: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 6
DICE Sim: [WRITEBACK]: cycle 4757, load writeback done for thread 192, reg 6, current load done 386, need totoal 512
GPGPU-Sim Cycle 4757: SCOREBOARD - Core 0 - Release New longopreg - tid:196, reg: 8
DICE Sim: [WRITEBACK]: cycle 4757, load writeback done for thread 196, reg 8, current load done 387, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=50
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa8
GPGPU-Sim Cycle 4758: SCOREBOARD - Core 0 - Release New longopreg - tid:192, reg: 8
DICE Sim: [WRITEBACK]: cycle 4758, load writeback done for thread 192, reg 8, current load done 388, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4758, store ack for tid 156, addr 0xc0000a70, number_of_stores_done = 157, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=51
DICE Sim uArch: inc_store_req() stores_outstanding=52
DICE Sim uArch: inc_store_req() stores_outstanding=53
DICE Sim uArch: inc_store_req() stores_outstanding=54
DICE Sim uArch: dec_store_req() stores_outstanding=53
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac8
GPGPU-Sim Cycle 4759: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 6
DICE Sim: [WRITEBACK]: cycle 4759, load writeback done for thread 193, reg 6, current load done 389, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4759, core 0, RF bank 6 conflict from ldst_unit for tid=197
DICE Sim uArch: dec_store_req() stores_outstanding=52
DICE Sim uArch [DISPATCHER]: cycle 4759, operands ready of thread 192 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a6c
GPGPU-Sim Cycle 4760: SCOREBOARD - Core 0 - Release New longopreg - tid:193, reg: 8
DICE Sim: [WRITEBACK]: cycle 4760, load writeback done for thread 193, reg 8, current load done 390, need totoal 512
GPGPU-Sim Cycle 4760: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 6
DICE Sim: [WRITEBACK]: cycle 4760, load writeback done for thread 197, reg 6, current load done 391, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=51
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a8c
GPGPU-Sim Cycle 4761: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 6
DICE Sim: [WRITEBACK]: cycle 4761, load writeback done for thread 194, reg 6, current load done 392, need totoal 512
GPGPU-Sim Cycle 4761: SCOREBOARD - Core 0 - Release New longopreg - tid:197, reg: 8
DICE Sim: [WRITEBACK]: cycle 4761, load writeback done for thread 197, reg 8, current load done 393, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=52
DICE Sim uArch: inc_store_req() stores_outstanding=53
DICE Sim uArch: inc_store_req() stores_outstanding=54
DICE Sim uArch: inc_store_req() stores_outstanding=55
DICE Sim uArch: dec_store_req() stores_outstanding=54
DICE Sim uArch [DISPATCHER]: cycle 4761, operands ready of thread 193 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aac
DICE-Sim Functional: cycle 4762, cgra_core 0 executed thread 192 run dice-block 3
GPGPU-Sim Cycle 4762: SCOREBOARD - Core 0 - Release New longopreg - tid:194, reg: 8
DICE Sim: [WRITEBACK]: cycle 4762, load writeback done for thread 194, reg 8, current load done 394, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4762, store ack for tid 157, addr 0xc0000a74, number_of_stores_done = 158, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=53
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000acc
GPGPU-Sim Cycle 4763: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 6
DICE Sim: [WRITEBACK]: cycle 4763, load writeback done for thread 195, reg 6, current load done 395, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 4763, core 0, RF bank 6 conflict from ldst_unit for tid=198
DICE Sim uArch: dec_store_req() stores_outstanding=52
DICE Sim uArch [DISPATCHER]: cycle 4763, operands ready of thread 194 for dice block id = 3
DICE-Sim Functional: cycle 4764, cgra_core 0 executed thread 193 run dice-block 3
GPGPU-Sim Cycle 4764: SCOREBOARD - Core 0 - Release New longopreg - tid:195, reg: 8
DICE Sim: [WRITEBACK]: cycle 4764, load writeback done for thread 195, reg 8, current load done 396, need totoal 512
GPGPU-Sim Cycle 4764: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 6
DICE Sim: [WRITEBACK]: cycle 4764, load writeback done for thread 198, reg 6, current load done 397, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=53
DICE Sim uArch: inc_store_req() stores_outstanding=54
DICE Sim uArch: inc_store_req() stores_outstanding=55
DICE Sim uArch: inc_store_req() stores_outstanding=56
GPGPU-Sim Cycle 4765: SCOREBOARD - Core 0 - Release New longopreg - tid:198, reg: 8
DICE Sim: [WRITEBACK]: cycle 4765, load writeback done for thread 198, reg 8, current load done 398, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 4765, operands ready of thread 195 for dice block id = 3
DICE-Sim Functional: cycle 4766, cgra_core 0 executed thread 194 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4766, store ack for tid 158, addr 0xc0000a78, number_of_stores_done = 159, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4766, operands ready of thread 196 for dice block id = 3
GPGPU-Sim Cycle 4767: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 6
DICE Sim: [WRITEBACK]: cycle 4767, load writeback done for thread 199, reg 6, current load done 399, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: inc_store_req() stores_outstanding=58
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch [DISPATCHER]: cycle 4767, operands ready of thread 197 for dice block id = 3
DICE-Sim Functional: cycle 4768, cgra_core 0 executed thread 195 run dice-block 3
GPGPU-Sim Cycle 4768: SCOREBOARD - Core 0 - Release New longopreg - tid:199, reg: 8
DICE Sim: [WRITEBACK]: cycle 4768, load writeback done for thread 199, reg 8, current load done 400, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 4768, operands ready of thread 198 for dice block id = 3
DICE-Sim Functional: cycle 4769, cgra_core 0 executed thread 196 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4769, store ack for tid 159, addr 0xc0000a7c, number_of_stores_done = 160, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4769, operands ready of thread 199 for dice block id = 3
DICE-Sim Functional: cycle 4770, cgra_core 0 executed thread 197 run dice-block 3
GPGPU-Sim Cycle 4770: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 6
DICE Sim: [WRITEBACK]: cycle 4770, load writeback done for thread 200, reg 6, current load done 401, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE-Sim Functional: cycle 4771, cgra_core 0 executed thread 198 run dice-block 3
GPGPU-Sim Cycle 4771: SCOREBOARD - Core 0 - Release New longopreg - tid:200, reg: 8
DICE Sim: [WRITEBACK]: cycle 4771, load writeback done for thread 200, reg 8, current load done 402, need totoal 512
DICE-Sim Functional: cycle 4772, cgra_core 0 executed thread 199 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4772, store ack for tid 160, addr 0xc0000a80, number_of_stores_done = 161, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4772, operands ready of thread 200 for dice block id = 3
GPGPU-Sim Cycle 4773: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 6
DICE Sim: [WRITEBACK]: cycle 4773, load writeback done for thread 201, reg 6, current load done 403, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
GPGPU-Sim Cycle 4774: SCOREBOARD - Core 0 - Release New longopreg - tid:201, reg: 8
DICE Sim: [WRITEBACK]: cycle 4774, load writeback done for thread 201, reg 8, current load done 404, need totoal 512
DICE-Sim Functional: cycle 4775, cgra_core 0 executed thread 200 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4775, store ack for tid 161, addr 0xc0000a84, number_of_stores_done = 162, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4775, operands ready of thread 201 for dice block id = 3
GPGPU-Sim Cycle 4776: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 6
DICE Sim: [WRITEBACK]: cycle 4776, load writeback done for thread 202, reg 6, current load done 405, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 4777: SCOREBOARD - Core 0 - Release New longopreg - tid:202, reg: 8
DICE Sim: [WRITEBACK]: cycle 4777, load writeback done for thread 202, reg 8, current load done 406, need totoal 512
DICE-Sim Functional: cycle 4778, cgra_core 0 executed thread 201 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4778, store ack for tid 162, addr 0xc0000a88, number_of_stores_done = 163, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4778, operands ready of thread 202 for dice block id = 3
GPGPU-Sim Cycle 4779: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 6
DICE Sim: [WRITEBACK]: cycle 4779, load writeback done for thread 203, reg 6, current load done 407, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 4780: SCOREBOARD - Core 0 - Release New longopreg - tid:203, reg: 8
DICE Sim: [WRITEBACK]: cycle 4780, load writeback done for thread 203, reg 8, current load done 408, need totoal 512
DICE-Sim Functional: cycle 4781, cgra_core 0 executed thread 202 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4781, store ack for tid 163, addr 0xc0000a8c, number_of_stores_done = 164, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4781, operands ready of thread 203 for dice block id = 3
GPGPU-Sim Cycle 4782: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 6
DICE Sim: [WRITEBACK]: cycle 4782, load writeback done for thread 204, reg 6, current load done 409, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 4783: SCOREBOARD - Core 0 - Release New longopreg - tid:204, reg: 8
DICE Sim: [WRITEBACK]: cycle 4783, load writeback done for thread 204, reg 8, current load done 410, need totoal 512
DICE-Sim Functional: cycle 4784, cgra_core 0 executed thread 203 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4784, store ack for tid 164, addr 0xc0000a90, number_of_stores_done = 165, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4784, operands ready of thread 204 for dice block id = 3
GPGPU-Sim Cycle 4785: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 6
DICE Sim: [WRITEBACK]: cycle 4785, load writeback done for thread 205, reg 6, current load done 411, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 4786: SCOREBOARD - Core 0 - Release New longopreg - tid:205, reg: 8
DICE Sim: [WRITEBACK]: cycle 4786, load writeback done for thread 205, reg 8, current load done 412, need totoal 512
DICE-Sim Functional: cycle 4787, cgra_core 0 executed thread 204 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4787, store ack for tid 165, addr 0xc0000a94, number_of_stores_done = 166, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4787, operands ready of thread 205 for dice block id = 3
GPGPU-Sim Cycle 4788: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 6
DICE Sim: [WRITEBACK]: cycle 4788, load writeback done for thread 206, reg 6, current load done 413, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 4789: SCOREBOARD - Core 0 - Release New longopreg - tid:206, reg: 8
DICE Sim: [WRITEBACK]: cycle 4789, load writeback done for thread 206, reg 8, current load done 414, need totoal 512
DICE-Sim Functional: cycle 4790, cgra_core 0 executed thread 205 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4790, store ack for tid 166, addr 0xc0000a98, number_of_stores_done = 167, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4790, operands ready of thread 206 for dice block id = 3
GPGPU-Sim Cycle 4791: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 6
DICE Sim: [WRITEBACK]: cycle 4791, load writeback done for thread 207, reg 6, current load done 415, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 4792: SCOREBOARD - Core 0 - Release New longopreg - tid:207, reg: 8
DICE Sim: [WRITEBACK]: cycle 4792, load writeback done for thread 207, reg 8, current load done 416, need totoal 512
DICE-Sim Functional: cycle 4793, cgra_core 0 executed thread 206 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 4793, operands ready of thread 207 for dice block id = 3
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch: [LDST_UNIT]: cycle 4795, store ack for tid 167, addr 0xc0000a9c, number_of_stores_done = 168, need total = 256
DICE-Sim Functional: cycle 4796, cgra_core 0 executed thread 207 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4797, store ack for tid 168, addr 0xc0000aa0, number_of_stores_done = 169, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 4799, store ack for tid 169, addr 0xc0000aa4, number_of_stores_done = 170, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 4802, store ack for tid 170, addr 0xc0000aa8, number_of_stores_done = 171, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 4805, store ack for tid 171, addr 0xc0000aac, number_of_stores_done = 172, need total = 256
GPGPU-Sim Cycle 4890: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a70, status=2
GPGPU-Sim Cycle 4891: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a90, status=2
GPGPU-Sim Cycle 4892: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab0, status=2
GPGPU-Sim Cycle 4893: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad0, status=2
GPGPU-Sim Cycle 4894: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a74, status=2
GPGPU-Sim Cycle 4895: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a94, status=2
GPGPU-Sim Cycle 4896: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab4, status=2
GPGPU-Sim Cycle 4897: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a70
GPGPU-Sim Cycle 4898: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a90
GPGPU-Sim Cycle 4899: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab0
GPGPU-Sim Cycle 4900: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad0
GPGPU-Sim Cycle 4901: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a74
GPGPU-Sim Cycle 4902: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a94
GPGPU-Sim Cycle 4903: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab4
GPGPU-Sim Cycle 4904: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000abc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad4
GPGPU-Sim Cycle 4905: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000adc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a78
GPGPU-Sim Cycle 4906: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a98
GPGPU-Sim Cycle 4907: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab8
GPGPU-Sim Cycle 4908: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad8
GPGPU-Sim Cycle 4909: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a7c
GPGPU-Sim Cycle 4910: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a9c
GPGPU-Sim Cycle 4911: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000abc
GPGPU-Sim Cycle 4912: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000adc
GPGPU-Sim Cycle 4913: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a80
GPGPU-Sim Cycle 4914: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa0
GPGPU-Sim Cycle 4915: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac0
GPGPU-Sim Cycle 4916: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae0
GPGPU-Sim Cycle 4917: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a84
GPGPU-Sim Cycle 4918: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa4
GPGPU-Sim Cycle 4919: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac4
GPGPU-Sim Cycle 4920: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000acc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae4
GPGPU-Sim Cycle 4921: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a88
GPGPU-Sim Cycle 4922: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a90, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa8
GPGPU-Sim Cycle 4923: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac8
GPGPU-Sim Cycle 4924: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae8
GPGPU-Sim Cycle 4925: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a8c
GPGPU-Sim Cycle 4926: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a94, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aac
GPGPU-Sim Cycle 4927: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000acc
GPGPU-Sim Cycle 4928: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aec
GPGPU-Sim Cycle 4929: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a90
GPGPU-Sim Cycle 4930: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab0
GPGPU-Sim Cycle 4931: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c0000680, status=0
GPGPU-Sim Cycle 4931: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad0
GPGPU-Sim Cycle 4932: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c00006a0, status=0
GPGPU-Sim Cycle 4932: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af0
GPGPU-Sim Cycle 4933: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c00006c0, status=0
GPGPU-Sim Cycle 4933: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a94
GPGPU-Sim Cycle 4934: MEMORY_SUBPARTITION_UNIT -  1 - Probing L2 cache Address=c00006e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab4
GPGPU-Sim Cycle 4935: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000a9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad4
GPGPU-Sim Cycle 4936: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000abc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af4
GPGPU-Sim Cycle 4937: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000adc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a98
GPGPU-Sim Cycle 4938: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000afc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000680
GPGPU-Sim Cycle 4939: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab8
GPGPU-Sim Cycle 4940: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00006a0
GPGPU-Sim Cycle 4941: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad8
GPGPU-Sim Cycle 4942: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00006c0
GPGPU-Sim Cycle 4943: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af8
GPGPU-Sim Cycle 4944: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00006e0
GPGPU-Sim Cycle 4945: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000a9c
GPGPU-Sim Cycle 4946: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b04, status=2
GPGPU-Sim Cycle 4946: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 6
DICE Sim: [WRITEBACK]: cycle 4946, load writeback done for thread 212, reg 6, current load done 417, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000abc
GPGPU-Sim Cycle 4947: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aa8, status=2
GPGPU-Sim Cycle 4947: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 6
DICE Sim: [WRITEBACK]: cycle 4947, load writeback done for thread 208, reg 6, current load done 418, need totoal 512
GPGPU-Sim Cycle 4947: SCOREBOARD - Core 0 - Release New longopreg - tid:212, reg: 8
DICE Sim: [WRITEBACK]: cycle 4947, load writeback done for thread 212, reg 8, current load done 419, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000adc
GPGPU-Sim Cycle 4948: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac8, status=2
GPGPU-Sim Cycle 4948: SCOREBOARD - Core 0 - Release New longopreg - tid:208, reg: 8
DICE Sim: [WRITEBACK]: cycle 4948, load writeback done for thread 208, reg 8, current load done 420, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4948, store ack for tid 172, addr 0xc0000ab0, number_of_stores_done = 173, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000afc
GPGPU-Sim Cycle 4949: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae8, status=2
GPGPU-Sim Cycle 4949: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 8
DICE Sim: [WRITEBACK]: cycle 4949, load writeback done for thread 209, reg 8, current load done 421, need totoal 512
GPGPU-Sim Cycle 4949: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 6
DICE Sim: [WRITEBACK]: cycle 4949, load writeback done for thread 213, reg 6, current load done 422, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 4949, operands ready of thread 208 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa0
GPGPU-Sim Cycle 4950: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b08, status=2
GPGPU-Sim Cycle 4950: SCOREBOARD - Core 0 - Release New longopreg - tid:209, reg: 6
DICE Sim: [WRITEBACK]: cycle 4950, load writeback done for thread 209, reg 6, current load done 423, need totoal 512
GPGPU-Sim Cycle 4950: SCOREBOARD - Core 0 - Release New longopreg - tid:213, reg: 8
DICE Sim: [WRITEBACK]: cycle 4950, load writeback done for thread 213, reg 8, current load done 424, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac0
GPGPU-Sim Cycle 4951: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aac, status=2
GPGPU-Sim Cycle 4951: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 6
DICE Sim: [WRITEBACK]: cycle 4951, load writeback done for thread 210, reg 6, current load done 425, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4951, store ack for tid 173, addr 0xc0000ab4, number_of_stores_done = 174, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 4951, operands ready of thread 209 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae0
GPGPU-Sim Cycle 4952: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000acc, status=2
DICE-Sim Functional: cycle 4952, cgra_core 0 executed thread 208 run dice-block 3
GPGPU-Sim Cycle 4952: SCOREBOARD - Core 0 - Release New longopreg - tid:210, reg: 8
DICE Sim: [WRITEBACK]: cycle 4952, load writeback done for thread 210, reg 8, current load done 426, need totoal 512
GPGPU-Sim Cycle 4952: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 6
DICE Sim: [WRITEBACK]: cycle 4952, load writeback done for thread 214, reg 6, current load done 427, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b00
GPGPU-Sim Cycle 4953: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aec, status=2
GPGPU-Sim Cycle 4953: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 6
DICE Sim: [WRITEBACK]: cycle 4953, load writeback done for thread 211, reg 6, current load done 428, need totoal 512
GPGPU-Sim Cycle 4953: SCOREBOARD - Core 0 - Release New longopreg - tid:214, reg: 8
DICE Sim: [WRITEBACK]: cycle 4953, load writeback done for thread 214, reg 8, current load done 429, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 4953, operands ready of thread 210 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa4
GPGPU-Sim Cycle 4954: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b0c, status=2
DICE-Sim Functional: cycle 4954, cgra_core 0 executed thread 209 run dice-block 3
GPGPU-Sim Cycle 4954: SCOREBOARD - Core 0 - Release New longopreg - tid:211, reg: 8
DICE Sim: [WRITEBACK]: cycle 4954, load writeback done for thread 211, reg 8, current load done 430, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 4954, store ack for tid 174, addr 0xc0000ab8, number_of_stores_done = 175, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac4
GPGPU-Sim Cycle 4955: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 6
DICE Sim: [WRITEBACK]: cycle 4955, load writeback done for thread 215, reg 6, current load done 431, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 4955, operands ready of thread 211 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae4
DICE-Sim Functional: cycle 4956, cgra_core 0 executed thread 210 run dice-block 3
GPGPU-Sim Cycle 4956: SCOREBOARD - Core 0 - Release New longopreg - tid:215, reg: 8
DICE Sim: [WRITEBACK]: cycle 4956, load writeback done for thread 215, reg 8, current load done 432, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 4956, operands ready of thread 212 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b04
DICE Sim uArch: [LDST_UNIT]: cycle 4957, store ack for tid 175, addr 0xc0000abc, number_of_stores_done = 176, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 4957, operands ready of thread 213 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aa8
DICE-Sim Functional: cycle 4958, cgra_core 0 executed thread 211 run dice-block 3
GPGPU-Sim Cycle 4958: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 6
DICE Sim: [WRITEBACK]: cycle 4958, load writeback done for thread 216, reg 6, current load done 433, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 4958, operands ready of thread 214 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac8
DICE-Sim Functional: cycle 4959, cgra_core 0 executed thread 212 run dice-block 3
GPGPU-Sim Cycle 4959: SCOREBOARD - Core 0 - Release New longopreg - tid:216, reg: 8
DICE Sim: [WRITEBACK]: cycle 4959, load writeback done for thread 216, reg 8, current load done 434, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 4959, operands ready of thread 215 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae8
DICE-Sim Functional: cycle 4960, cgra_core 0 executed thread 213 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4960, store ack for tid 176, addr 0xc0000ac0, number_of_stores_done = 177, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch [DISPATCHER]: cycle 4960, operands ready of thread 216 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b08
DICE-Sim Functional: cycle 4961, cgra_core 0 executed thread 214 run dice-block 3
GPGPU-Sim Cycle 4961: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 6
DICE Sim: [WRITEBACK]: cycle 4961, load writeback done for thread 217, reg 6, current load done 435, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aac
DICE-Sim Functional: cycle 4962, cgra_core 0 executed thread 215 run dice-block 3
GPGPU-Sim Cycle 4962: SCOREBOARD - Core 0 - Release New longopreg - tid:217, reg: 8
DICE Sim: [WRITEBACK]: cycle 4962, load writeback done for thread 217, reg 8, current load done 436, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000acc
DICE-Sim Functional: cycle 4963, cgra_core 0 executed thread 216 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4963, store ack for tid 177, addr 0xc0000ac4, number_of_stores_done = 178, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 4963, operands ready of thread 217 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aec
GPGPU-Sim Cycle 4964: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 6
DICE Sim: [WRITEBACK]: cycle 4964, load writeback done for thread 218, reg 6, current load done 437, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b0c
GPGPU-Sim Cycle 4965: SCOREBOARD - Core 0 - Release New longopreg - tid:218, reg: 8
DICE Sim: [WRITEBACK]: cycle 4965, load writeback done for thread 218, reg 8, current load done 438, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE-Sim Functional: cycle 4966, cgra_core 0 executed thread 217 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4966, store ack for tid 178, addr 0xc0000ac8, number_of_stores_done = 179, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4966, operands ready of thread 218 for dice block id = 3
GPGPU-Sim Cycle 4967: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 6
DICE Sim: [WRITEBACK]: cycle 4967, load writeback done for thread 219, reg 6, current load done 439, need totoal 512
GPGPU-Sim Cycle 4968: SCOREBOARD - Core 0 - Release New longopreg - tid:219, reg: 8
DICE Sim: [WRITEBACK]: cycle 4968, load writeback done for thread 219, reg 8, current load done 440, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE-Sim Functional: cycle 4969, cgra_core 0 executed thread 218 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4969, store ack for tid 179, addr 0xc0000acc, number_of_stores_done = 180, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4969, operands ready of thread 219 for dice block id = 3
GPGPU-Sim Cycle 4970: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 6
DICE Sim: [WRITEBACK]: cycle 4970, load writeback done for thread 220, reg 6, current load done 441, need totoal 512
GPGPU-Sim Cycle 4971: SCOREBOARD - Core 0 - Release New longopreg - tid:220, reg: 8
DICE Sim: [WRITEBACK]: cycle 4971, load writeback done for thread 220, reg 8, current load done 442, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE-Sim Functional: cycle 4972, cgra_core 0 executed thread 219 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4972, store ack for tid 180, addr 0xc0000ad0, number_of_stores_done = 181, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4972, operands ready of thread 220 for dice block id = 3
GPGPU-Sim Cycle 4973: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 6
DICE Sim: [WRITEBACK]: cycle 4973, load writeback done for thread 221, reg 6, current load done 443, need totoal 512
GPGPU-Sim Cycle 4974: SCOREBOARD - Core 0 - Release New longopreg - tid:221, reg: 8
DICE Sim: [WRITEBACK]: cycle 4974, load writeback done for thread 221, reg 8, current load done 444, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE-Sim Functional: cycle 4975, cgra_core 0 executed thread 220 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4975, store ack for tid 181, addr 0xc0000ad4, number_of_stores_done = 182, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4975, operands ready of thread 221 for dice block id = 3
GPGPU-Sim Cycle 4976: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 6
DICE Sim: [WRITEBACK]: cycle 4976, load writeback done for thread 222, reg 6, current load done 445, need totoal 512
GPGPU-Sim Cycle 4977: SCOREBOARD - Core 0 - Release New longopreg - tid:222, reg: 8
DICE Sim: [WRITEBACK]: cycle 4977, load writeback done for thread 222, reg 8, current load done 446, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE-Sim Functional: cycle 4978, cgra_core 0 executed thread 221 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4978, store ack for tid 182, addr 0xc0000ad8, number_of_stores_done = 183, need total = 256
DICE Sim uArch [DISPATCHER]: cycle 4978, operands ready of thread 222 for dice block id = 3
GPGPU-Sim Cycle 4979: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 6
DICE Sim: [WRITEBACK]: cycle 4979, load writeback done for thread 223, reg 6, current load done 447, need totoal 512
GPGPU-Sim Cycle 4980: SCOREBOARD - Core 0 - Release New longopreg - tid:223, reg: 8
DICE Sim: [WRITEBACK]: cycle 4980, load writeback done for thread 223, reg 8, current load done 448, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE-Sim Functional: cycle 4981, cgra_core 0 executed thread 222 run dice-block 3
DICE Sim uArch [DISPATCHER]: cycle 4981, operands ready of thread 223 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 4982, store ack for tid 183, addr 0xc0000adc, number_of_stores_done = 184, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 4984, cgra_core 0 executed thread 223 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 4985, store ack for tid 184, addr 0xc0000ae0, number_of_stores_done = 185, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch: [LDST_UNIT]: cycle 4988, store ack for tid 185, addr 0xc0000ae4, number_of_stores_done = 186, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 4991, store ack for tid 186, addr 0xc0000ae8, number_of_stores_done = 187, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
GPGPU-Sim Cycle 5080: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab0, status=2
GPGPU-Sim Cycle 5081: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad0, status=2
GPGPU-Sim Cycle 5082: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af0, status=2
GPGPU-Sim Cycle 5083: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b10, status=2
GPGPU-Sim Cycle 5084: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab4, status=2
GPGPU-Sim Cycle 5085: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad4, status=2
GPGPU-Sim Cycle 5086: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af4, status=2
GPGPU-Sim Cycle 5087: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b14, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab0
GPGPU-Sim Cycle 5088: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ab8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad0
GPGPU-Sim Cycle 5089: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af0
GPGPU-Sim Cycle 5090: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b10
GPGPU-Sim Cycle 5091: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab4
GPGPU-Sim Cycle 5092: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000abc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad4
GPGPU-Sim Cycle 5093: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000adc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af4
GPGPU-Sim Cycle 5094: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000afc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b14
GPGPU-Sim Cycle 5095: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ab8
GPGPU-Sim Cycle 5096: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad8
GPGPU-Sim Cycle 5097: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af8
GPGPU-Sim Cycle 5098: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b18
GPGPU-Sim Cycle 5099: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000abc
GPGPU-Sim Cycle 5100: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000adc
GPGPU-Sim Cycle 5101: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000afc
GPGPU-Sim Cycle 5102: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b1c
GPGPU-Sim Cycle 5103: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac0
GPGPU-Sim Cycle 5104: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ac8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae0
GPGPU-Sim Cycle 5105: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b00
GPGPU-Sim Cycle 5106: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b20
GPGPU-Sim Cycle 5107: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac4
GPGPU-Sim Cycle 5108: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000acc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae4
GPGPU-Sim Cycle 5109: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b04
GPGPU-Sim Cycle 5110: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b24
GPGPU-Sim Cycle 5111: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ac8
GPGPU-Sim Cycle 5112: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae8
GPGPU-Sim Cycle 5113: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b08
GPGPU-Sim Cycle 5114: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b28
GPGPU-Sim Cycle 5115: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000acc
GPGPU-Sim Cycle 5116: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aec
GPGPU-Sim Cycle 5117: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b0c
GPGPU-Sim Cycle 5118: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b2c
GPGPU-Sim Cycle 5119: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad0
GPGPU-Sim Cycle 5120: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ad8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af0
GPGPU-Sim Cycle 5121: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c0000700, status=0
GPGPU-Sim Cycle 5121: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b10
GPGPU-Sim Cycle 5122: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c0000720, status=0
GPGPU-Sim Cycle 5122: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b30
GPGPU-Sim Cycle 5123: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c0000740, status=0
GPGPU-Sim Cycle 5123: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad4
GPGPU-Sim Cycle 5124: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c0000760, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af4
GPGPU-Sim Cycle 5125: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000adc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b14
GPGPU-Sim Cycle 5126: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000afc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b34
GPGPU-Sim Cycle 5127: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ad8
GPGPU-Sim Cycle 5128: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000700
GPGPU-Sim Cycle 5129: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae0, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af8
GPGPU-Sim Cycle 5130: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000720
GPGPU-Sim Cycle 5131: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b20, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b18
GPGPU-Sim Cycle 5132: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000740
GPGPU-Sim Cycle 5133: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae4, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b38
GPGPU-Sim Cycle 5134: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000760
GPGPU-Sim Cycle 5135: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b24, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000adc
GPGPU-Sim Cycle 5136: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b44, status=2
GPGPU-Sim Cycle 5136: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 8
DICE Sim: [WRITEBACK]: cycle 5136, load writeback done for thread 228, reg 8, current load done 449, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000afc
GPGPU-Sim Cycle 5137: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000ae8, status=2
GPGPU-Sim Cycle 5137: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 8
DICE Sim: [WRITEBACK]: cycle 5137, load writeback done for thread 224, reg 8, current load done 450, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 5137, store ack for tid 187, addr 0xc0000aec, number_of_stores_done = 188, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b1c
GPGPU-Sim Cycle 5138: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b08, status=2
GPGPU-Sim Cycle 5138: SCOREBOARD - Core 0 - Release New longopreg - tid:224, reg: 6
DICE Sim: [WRITEBACK]: cycle 5138, load writeback done for thread 224, reg 6, current load done 451, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 5138, core 0, RF bank 6 conflict from ldst_unit for tid=228
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b3c
GPGPU-Sim Cycle 5139: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b28, status=2
GPGPU-Sim Cycle 5139: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 8
DICE Sim: [WRITEBACK]: cycle 5139, load writeback done for thread 225, reg 8, current load done 452, need totoal 512
GPGPU-Sim Cycle 5139: SCOREBOARD - Core 0 - Release New longopreg - tid:228, reg: 6
DICE Sim: [WRITEBACK]: cycle 5139, load writeback done for thread 228, reg 6, current load done 453, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch [DISPATCHER]: cycle 5139, operands ready of thread 224 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae0
GPGPU-Sim Cycle 5140: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b48, status=2
GPGPU-Sim Cycle 5140: SCOREBOARD - Core 0 - Release New longopreg - tid:225, reg: 6
DICE Sim: [WRITEBACK]: cycle 5140, load writeback done for thread 225, reg 6, current load done 454, need totoal 512
GPGPU-Sim Cycle 5140: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 8
DICE Sim: [WRITEBACK]: cycle 5140, load writeback done for thread 229, reg 8, current load done 455, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b00
GPGPU-Sim Cycle 5141: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 8
DICE Sim: [WRITEBACK]: cycle 5141, load writeback done for thread 226, reg 8, current load done 456, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 5141, store ack for tid 188, addr 0xc0000af0, number_of_stores_done = 189, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 5141, operands ready of thread 225 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b20
DICE-Sim Functional: cycle 5142, cgra_core 0 executed thread 224 run dice-block 3
GPGPU-Sim Cycle 5142: SCOREBOARD - Core 0 - Release New longopreg - tid:226, reg: 6
DICE Sim: [WRITEBACK]: cycle 5142, load writeback done for thread 226, reg 6, current load done 457, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 5142, core 0, RF bank 6 conflict from ldst_unit for tid=229
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b40
GPGPU-Sim Cycle 5143: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 8
DICE Sim: [WRITEBACK]: cycle 5143, load writeback done for thread 227, reg 8, current load done 458, need totoal 512
GPGPU-Sim Cycle 5143: SCOREBOARD - Core 0 - Release New longopreg - tid:229, reg: 6
DICE Sim: [WRITEBACK]: cycle 5143, load writeback done for thread 229, reg 6, current load done 459, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 5143, operands ready of thread 226 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae4
DICE-Sim Functional: cycle 5144, cgra_core 0 executed thread 225 run dice-block 3
GPGPU-Sim Cycle 5144: SCOREBOARD - Core 0 - Release New longopreg - tid:227, reg: 6
DICE Sim: [WRITEBACK]: cycle 5144, load writeback done for thread 227, reg 6, current load done 460, need totoal 512
GPGPU-Sim Cycle 5144: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 8
DICE Sim: [WRITEBACK]: cycle 5144, load writeback done for thread 230, reg 8, current load done 461, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b04
DICE Sim uArch: [LDST_UNIT]: cycle 5145, store ack for tid 189, addr 0xc0000af4, number_of_stores_done = 190, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch [DISPATCHER]: cycle 5145, operands ready of thread 227 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b24
DICE-Sim Functional: cycle 5146, cgra_core 0 executed thread 226 run dice-block 3
GPGPU-Sim Cycle 5146: SCOREBOARD - Core 0 - Release New longopreg - tid:230, reg: 6
DICE Sim: [WRITEBACK]: cycle 5146, load writeback done for thread 230, reg 6, current load done 462, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 5146, operands ready of thread 228 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b44
GPGPU-Sim Cycle 5147: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 8
DICE Sim: [WRITEBACK]: cycle 5147, load writeback done for thread 231, reg 8, current load done 463, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 5147, operands ready of thread 229 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ae8
DICE-Sim Functional: cycle 5148, cgra_core 0 executed thread 227 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5148, store ack for tid 190, addr 0xc0000af8, number_of_stores_done = 191, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch [DISPATCHER]: cycle 5148, operands ready of thread 230 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b08
DICE-Sim Functional: cycle 5149, cgra_core 0 executed thread 228 run dice-block 3
GPGPU-Sim Cycle 5149: SCOREBOARD - Core 0 - Release New longopreg - tid:231, reg: 6
DICE Sim: [WRITEBACK]: cycle 5149, load writeback done for thread 231, reg 6, current load done 464, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b28
DICE-Sim Functional: cycle 5150, cgra_core 0 executed thread 229 run dice-block 3
GPGPU-Sim Cycle 5150: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 8
DICE Sim: [WRITEBACK]: cycle 5150, load writeback done for thread 232, reg 8, current load done 465, need totoal 512
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch [DISPATCHER]: cycle 5150, operands ready of thread 231 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b48
DICE-Sim Functional: cycle 5151, cgra_core 0 executed thread 230 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5151, store ack for tid 191, addr 0xc0000afc, number_of_stores_done = 192, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: dec_store_req() stores_outstanding=68
GPGPU-Sim Cycle 5152: SCOREBOARD - Core 0 - Release New longopreg - tid:232, reg: 6
DICE Sim: [WRITEBACK]: cycle 5152, load writeback done for thread 232, reg 6, current load done 466, need totoal 512
DICE-Sim Functional: cycle 5153, cgra_core 0 executed thread 231 run dice-block 3
GPGPU-Sim Cycle 5153: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 8
DICE Sim: [WRITEBACK]: cycle 5153, load writeback done for thread 233, reg 8, current load done 467, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5153, operands ready of thread 232 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5154, store ack for tid 192, addr 0xc0000b00, number_of_stores_done = 193, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
GPGPU-Sim Cycle 5155: SCOREBOARD - Core 0 - Release New longopreg - tid:233, reg: 6
DICE Sim: [WRITEBACK]: cycle 5155, load writeback done for thread 233, reg 6, current load done 468, need totoal 512
DICE-Sim Functional: cycle 5156, cgra_core 0 executed thread 232 run dice-block 3
GPGPU-Sim Cycle 5156: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 8
DICE Sim: [WRITEBACK]: cycle 5156, load writeback done for thread 234, reg 8, current load done 469, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5156, operands ready of thread 233 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5157, store ack for tid 193, addr 0xc0000b04, number_of_stores_done = 194, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
GPGPU-Sim Cycle 5158: SCOREBOARD - Core 0 - Release New longopreg - tid:234, reg: 6
DICE Sim: [WRITEBACK]: cycle 5158, load writeback done for thread 234, reg 6, current load done 470, need totoal 512
DICE-Sim Functional: cycle 5159, cgra_core 0 executed thread 233 run dice-block 3
GPGPU-Sim Cycle 5159: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 8
DICE Sim: [WRITEBACK]: cycle 5159, load writeback done for thread 235, reg 8, current load done 471, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5159, operands ready of thread 234 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5160, store ack for tid 194, addr 0xc0000b08, number_of_stores_done = 195, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
GPGPU-Sim Cycle 5161: SCOREBOARD - Core 0 - Release New longopreg - tid:235, reg: 6
DICE Sim: [WRITEBACK]: cycle 5161, load writeback done for thread 235, reg 6, current load done 472, need totoal 512
DICE-Sim Functional: cycle 5162, cgra_core 0 executed thread 234 run dice-block 3
GPGPU-Sim Cycle 5162: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 8
DICE Sim: [WRITEBACK]: cycle 5162, load writeback done for thread 236, reg 8, current load done 473, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5162, operands ready of thread 235 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5163, store ack for tid 195, addr 0xc0000b0c, number_of_stores_done = 196, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
GPGPU-Sim Cycle 5164: SCOREBOARD - Core 0 - Release New longopreg - tid:236, reg: 6
DICE Sim: [WRITEBACK]: cycle 5164, load writeback done for thread 236, reg 6, current load done 474, need totoal 512
DICE-Sim Functional: cycle 5165, cgra_core 0 executed thread 235 run dice-block 3
GPGPU-Sim Cycle 5165: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 8
DICE Sim: [WRITEBACK]: cycle 5165, load writeback done for thread 237, reg 8, current load done 475, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5165, operands ready of thread 236 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5166, store ack for tid 196, addr 0xc0000b10, number_of_stores_done = 197, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
GPGPU-Sim Cycle 5167: SCOREBOARD - Core 0 - Release New longopreg - tid:237, reg: 6
DICE Sim: [WRITEBACK]: cycle 5167, load writeback done for thread 237, reg 6, current load done 476, need totoal 512
DICE-Sim Functional: cycle 5168, cgra_core 0 executed thread 236 run dice-block 3
GPGPU-Sim Cycle 5168: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 8
DICE Sim: [WRITEBACK]: cycle 5168, load writeback done for thread 238, reg 8, current load done 477, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5168, operands ready of thread 237 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5169, store ack for tid 197, addr 0xc0000b14, number_of_stores_done = 198, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
GPGPU-Sim Cycle 5170: SCOREBOARD - Core 0 - Release New longopreg - tid:238, reg: 6
DICE Sim: [WRITEBACK]: cycle 5170, load writeback done for thread 238, reg 6, current load done 478, need totoal 512
DICE-Sim Functional: cycle 5171, cgra_core 0 executed thread 237 run dice-block 3
GPGPU-Sim Cycle 5171: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 8
DICE Sim: [WRITEBACK]: cycle 5171, load writeback done for thread 239, reg 8, current load done 479, need totoal 512
DICE Sim uArch [DISPATCHER]: cycle 5171, operands ready of thread 238 for dice block id = 3
DICE Sim uArch: [LDST_UNIT]: cycle 5172, store ack for tid 198, addr 0xc0000b18, number_of_stores_done = 199, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE Sim uArch: [LDST_UNIT]: cycle 5173, store ack for tid 199, addr 0xc0000b1c, number_of_stores_done = 200, need total = 256
DICE-Sim Functional: cycle 5174, cgra_core 0 executed thread 238 run dice-block 3
GPGPU-Sim Cycle 5174: SCOREBOARD - Core 0 - Release New longopreg - tid:239, reg: 6
DICE Sim: [WRITEBACK]: cycle 5174, load writeback done for thread 239, reg 6, current load done 480, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 5175, store ack for tid 200, addr 0xc0000b20, number_of_stores_done = 201, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE Sim uArch [DISPATCHER]: cycle 5175, operands ready of thread 239 for dice block id = 3
DICE-Sim Functional: cycle 5178, cgra_core 0 executed thread 239 run dice-block 3
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch: [LDST_UNIT]: cycle 5180, store ack for tid 201, addr 0xc0000b24, number_of_stores_done = 202, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
DICE Sim uArch: [LDST_UNIT]: cycle 5183, store ack for tid 202, addr 0xc0000b28, number_of_stores_done = 203, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=109
DICE Sim uArch: inc_store_req() stores_outstanding=110
DICE Sim uArch: inc_store_req() stores_outstanding=111
DICE Sim uArch: inc_store_req() stores_outstanding=112
DICE Sim uArch: [LDST_UNIT]: cycle 5186, store ack for tid 203, addr 0xc0000b2c, number_of_stores_done = 204, need total = 256
GPGPU-Sim Cycle 5269: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000aec, status=2
GPGPU-Sim Cycle 5270: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b0c, status=2
GPGPU-Sim Cycle 5271: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b2c, status=2
GPGPU-Sim Cycle 5272: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b4c, status=2
GPGPU-Sim Cycle 5273: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af0, status=2
GPGPU-Sim Cycle 5274: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b10, status=2
GPGPU-Sim Cycle 5275: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b30, status=2
GPGPU-Sim Cycle 5276: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b50, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000aec
GPGPU-Sim Cycle 5277: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=111
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b0c
GPGPU-Sim Cycle 5278: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=110
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b2c
GPGPU-Sim Cycle 5279: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=109
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b4c
GPGPU-Sim Cycle 5280: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b54, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=108
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af0
GPGPU-Sim Cycle 5281: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000af8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b10
GPGPU-Sim Cycle 5282: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b30
GPGPU-Sim Cycle 5283: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b50
GPGPU-Sim Cycle 5284: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af4
GPGPU-Sim Cycle 5285: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000afc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b14
GPGPU-Sim Cycle 5286: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b34
GPGPU-Sim Cycle 5287: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b54
GPGPU-Sim Cycle 5288: MEMORY_SUBPARTITION_UNIT -  9 - Probing L2 cache Address=c0000b5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000af8
GPGPU-Sim Cycle 5289: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b18
GPGPU-Sim Cycle 5290: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b38
GPGPU-Sim Cycle 5291: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b58
GPGPU-Sim Cycle 5292: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000afc
GPGPU-Sim Cycle 5293: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b1c
GPGPU-Sim Cycle 5294: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b3c
GPGPU-Sim Cycle 5295: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b5c
GPGPU-Sim Cycle 5296: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b00
GPGPU-Sim Cycle 5297: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b20
GPGPU-Sim Cycle 5298: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b40
GPGPU-Sim Cycle 5299: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b60
GPGPU-Sim Cycle 5300: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b04
GPGPU-Sim Cycle 5301: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b24
GPGPU-Sim Cycle 5302: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b44
GPGPU-Sim Cycle 5303: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b64
GPGPU-Sim Cycle 5304: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b6c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b08
GPGPU-Sim Cycle 5305: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b28
GPGPU-Sim Cycle 5306: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b48
GPGPU-Sim Cycle 5307: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b68
GPGPU-Sim Cycle 5308: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b70, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b0c
GPGPU-Sim Cycle 5309: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b2c
GPGPU-Sim Cycle 5310: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b4c
GPGPU-Sim Cycle 5311: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b54, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b6c
GPGPU-Sim Cycle 5312: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b74, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b10
GPGPU-Sim Cycle 5313: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b30
GPGPU-Sim Cycle 5314: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b50
GPGPU-Sim Cycle 5315: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b70
GPGPU-Sim Cycle 5316: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b14
GPGPU-Sim Cycle 5317: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b34
GPGPU-Sim Cycle 5318: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b54
GPGPU-Sim Cycle 5319: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b74
GPGPU-Sim Cycle 5320: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b18
GPGPU-Sim Cycle 5321: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b38
GPGPU-Sim Cycle 5322: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c0000780, status=0
GPGPU-Sim Cycle 5322: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b58
GPGPU-Sim Cycle 5323: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c00007a0, status=0
GPGPU-Sim Cycle 5323: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b78
GPGPU-Sim Cycle 5324: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c00007c0, status=0
GPGPU-Sim Cycle 5324: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b1c
GPGPU-Sim Cycle 5325: MEMORY_SUBPARTITION_UNIT -  3 - Probing L2 cache Address=c00007e0, status=0
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b3c
GPGPU-Sim Cycle 5326: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b5c
GPGPU-Sim Cycle 5327: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b7c
GPGPU-Sim Cycle 5328: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b20
GPGPU-Sim Cycle 5329: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000780
GPGPU-Sim Cycle 5330: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b28, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b40
GPGPU-Sim Cycle 5331: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00007a0
GPGPU-Sim Cycle 5332: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b68, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b60
GPGPU-Sim Cycle 5333: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=57
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00007c0
GPGPU-Sim Cycle 5334: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b2c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b80
GPGPU-Sim Cycle 5335: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=56
DICE Sim uArch: accept_ldst_unit_response() addr=0xc00007e0
GPGPU-Sim Cycle 5336: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b6c, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b24
GPGPU-Sim Cycle 5337: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b8c, status=2
GPGPU-Sim Cycle 5337: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 6
DICE Sim: [WRITEBACK]: cycle 5337, load writeback done for thread 244, reg 6, current load done 481, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=57
DICE Sim uArch: inc_store_req() stores_outstanding=58
DICE Sim uArch: inc_store_req() stores_outstanding=59
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b44
GPGPU-Sim Cycle 5338: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 6
DICE Sim: [WRITEBACK]: cycle 5338, load writeback done for thread 240, reg 6, current load done 482, need totoal 512
GPGPU-Sim Cycle 5338: SCOREBOARD - Core 0 - Release New longopreg - tid:244, reg: 8
DICE Sim: [WRITEBACK]: cycle 5338, load writeback done for thread 244, reg 8, current load done 483, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=60
DICE Sim uArch: inc_store_req() stores_outstanding=61
DICE Sim uArch: inc_store_req() stores_outstanding=62
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b64
GPGPU-Sim Cycle 5339: SCOREBOARD - Core 0 - Release New longopreg - tid:240, reg: 8
DICE Sim: [WRITEBACK]: cycle 5339, load writeback done for thread 240, reg 8, current load done 484, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 5339, store ack for tid 204, addr 0xc0000b30, number_of_stores_done = 205, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=63
DICE Sim uArch: inc_store_req() stores_outstanding=64
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b84
GPGPU-Sim Cycle 5340: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 6
DICE Sim: [WRITEBACK]: cycle 5340, load writeback done for thread 241, reg 6, current load done 485, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 5340, core 0, RF bank 6 conflict from ldst_unit for tid=245
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch [DISPATCHER]: cycle 5340, operands ready of thread 240 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b28
GPGPU-Sim Cycle 5341: SCOREBOARD - Core 0 - Release New longopreg - tid:241, reg: 8
DICE Sim: [WRITEBACK]: cycle 5341, load writeback done for thread 241, reg 8, current load done 486, need totoal 512
GPGPU-Sim Cycle 5341: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 6
DICE Sim: [WRITEBACK]: cycle 5341, load writeback done for thread 245, reg 6, current load done 487, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=65
DICE Sim uArch: inc_store_req() stores_outstanding=66
DICE Sim uArch: inc_store_req() stores_outstanding=67
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b48
GPGPU-Sim Cycle 5342: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 6
DICE Sim: [WRITEBACK]: cycle 5342, load writeback done for thread 242, reg 6, current load done 488, need totoal 512
GPGPU-Sim Cycle 5342: SCOREBOARD - Core 0 - Release New longopreg - tid:245, reg: 8
DICE Sim: [WRITEBACK]: cycle 5342, load writeback done for thread 245, reg 8, current load done 489, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=68
DICE Sim uArch: inc_store_req() stores_outstanding=69
DICE Sim uArch: inc_store_req() stores_outstanding=70
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch [DISPATCHER]: cycle 5342, operands ready of thread 241 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b68
DICE-Sim Functional: cycle 5343, cgra_core 0 executed thread 240 run dice-block 3
GPGPU-Sim Cycle 5343: SCOREBOARD - Core 0 - Release New longopreg - tid:242, reg: 8
DICE Sim: [WRITEBACK]: cycle 5343, load writeback done for thread 242, reg 8, current load done 490, need totoal 512
DICE Sim uArch: [LDST_UNIT]: cycle 5343, store ack for tid 205, addr 0xc0000b34, number_of_stores_done = 206, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=71
DICE Sim uArch: inc_store_req() stores_outstanding=72
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b88
GPGPU-Sim Cycle 5344: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 6
DICE Sim: [WRITEBACK]: cycle 5344, load writeback done for thread 243, reg 6, current load done 491, need totoal 512
DICE-Sim: [WRITEBACK]: cycle 5344, core 0, RF bank 6 conflict from ldst_unit for tid=246
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch [DISPATCHER]: cycle 5344, operands ready of thread 242 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b2c
DICE-Sim Functional: cycle 5345, cgra_core 0 executed thread 241 run dice-block 3
GPGPU-Sim Cycle 5345: SCOREBOARD - Core 0 - Release New longopreg - tid:243, reg: 8
DICE Sim: [WRITEBACK]: cycle 5345, load writeback done for thread 243, reg 8, current load done 492, need totoal 512
GPGPU-Sim Cycle 5345: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 6
DICE Sim: [WRITEBACK]: cycle 5345, load writeback done for thread 246, reg 6, current load done 493, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=73
DICE Sim uArch: inc_store_req() stores_outstanding=74
DICE Sim uArch: inc_store_req() stores_outstanding=75
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b4c
GPGPU-Sim Cycle 5346: SCOREBOARD - Core 0 - Release New longopreg - tid:246, reg: 8
DICE Sim: [WRITEBACK]: cycle 5346, load writeback done for thread 246, reg 8, current load done 494, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=76
DICE Sim uArch: inc_store_req() stores_outstanding=77
DICE Sim uArch: inc_store_req() stores_outstanding=78
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch [DISPATCHER]: cycle 5346, operands ready of thread 243 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b6c
DICE-Sim Functional: cycle 5347, cgra_core 0 executed thread 242 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5347, store ack for tid 206, addr 0xc0000b38, number_of_stores_done = 207, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=79
DICE Sim uArch: inc_store_req() stores_outstanding=80
DICE Sim uArch: inc_store_req() stores_outstanding=81
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch [DISPATCHER]: cycle 5347, operands ready of thread 244 for dice block id = 3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b8c
GPGPU-Sim Cycle 5348: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 6
DICE Sim: [WRITEBACK]: cycle 5348, load writeback done for thread 247, reg 6, current load done 495, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=82
DICE Sim uArch: inc_store_req() stores_outstanding=83
DICE Sim uArch: inc_store_req() stores_outstanding=84
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch [DISPATCHER]: cycle 5348, operands ready of thread 245 for dice block id = 3
DICE-Sim Functional: cycle 5349, cgra_core 0 executed thread 243 run dice-block 3
GPGPU-Sim Cycle 5349: SCOREBOARD - Core 0 - Release New longopreg - tid:247, reg: 8
DICE Sim: [WRITEBACK]: cycle 5349, load writeback done for thread 247, reg 8, current load done 496, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=85
DICE Sim uArch: inc_store_req() stores_outstanding=86
DICE Sim uArch: inc_store_req() stores_outstanding=87
DICE Sim uArch: inc_store_req() stores_outstanding=88
DICE Sim uArch [DISPATCHER]: cycle 5349, operands ready of thread 246 for dice block id = 3
DICE-Sim Functional: cycle 5350, cgra_core 0 executed thread 244 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5350, store ack for tid 207, addr 0xc0000b3c, number_of_stores_done = 208, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=89
DICE Sim uArch: inc_store_req() stores_outstanding=90
DICE Sim uArch: inc_store_req() stores_outstanding=91
DICE Sim uArch: inc_store_req() stores_outstanding=92
DICE Sim uArch [DISPATCHER]: cycle 5350, operands ready of thread 247 for dice block id = 3
DICE-Sim Functional: cycle 5351, cgra_core 0 executed thread 245 run dice-block 3
GPGPU-Sim Cycle 5351: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 6
DICE Sim: [WRITEBACK]: cycle 5351, load writeback done for thread 248, reg 6, current load done 497, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=93
DICE Sim uArch: inc_store_req() stores_outstanding=94
DICE Sim uArch: inc_store_req() stores_outstanding=95
DICE Sim uArch: inc_store_req() stores_outstanding=96
DICE-Sim Functional: cycle 5352, cgra_core 0 executed thread 246 run dice-block 3
GPGPU-Sim Cycle 5352: SCOREBOARD - Core 0 - Release New longopreg - tid:248, reg: 8
DICE Sim: [WRITEBACK]: cycle 5352, load writeback done for thread 248, reg 8, current load done 498, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=97
DICE Sim uArch: inc_store_req() stores_outstanding=98
DICE Sim uArch: inc_store_req() stores_outstanding=99
DICE Sim uArch: inc_store_req() stores_outstanding=100
DICE-Sim Functional: cycle 5353, cgra_core 0 executed thread 247 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5353, store ack for tid 208, addr 0xc0000b40, number_of_stores_done = 209, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=101
DICE Sim uArch: inc_store_req() stores_outstanding=102
DICE Sim uArch: inc_store_req() stores_outstanding=103
DICE Sim uArch: inc_store_req() stores_outstanding=104
DICE Sim uArch [DISPATCHER]: cycle 5353, operands ready of thread 248 for dice block id = 3
GPGPU-Sim Cycle 5354: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 6
DICE Sim: [WRITEBACK]: cycle 5354, load writeback done for thread 249, reg 6, current load done 499, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=105
DICE Sim uArch: inc_store_req() stores_outstanding=106
DICE Sim uArch: inc_store_req() stores_outstanding=107
DICE Sim uArch: inc_store_req() stores_outstanding=108
GPGPU-Sim Cycle 5355: SCOREBOARD - Core 0 - Release New longopreg - tid:249, reg: 8
DICE Sim: [WRITEBACK]: cycle 5355, load writeback done for thread 249, reg 8, current load done 500, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=109
DICE Sim uArch: inc_store_req() stores_outstanding=110
DICE Sim uArch: inc_store_req() stores_outstanding=111
DICE Sim uArch: inc_store_req() stores_outstanding=112
DICE-Sim Functional: cycle 5356, cgra_core 0 executed thread 248 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5356, store ack for tid 209, addr 0xc0000b44, number_of_stores_done = 210, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=113
DICE Sim uArch: inc_store_req() stores_outstanding=114
DICE Sim uArch: inc_store_req() stores_outstanding=115
DICE Sim uArch: inc_store_req() stores_outstanding=116
DICE Sim uArch [DISPATCHER]: cycle 5356, operands ready of thread 249 for dice block id = 3
GPGPU-Sim Cycle 5357: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 6
DICE Sim: [WRITEBACK]: cycle 5357, load writeback done for thread 250, reg 6, current load done 501, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=117
DICE Sim uArch: inc_store_req() stores_outstanding=118
DICE Sim uArch: inc_store_req() stores_outstanding=119
DICE Sim uArch: inc_store_req() stores_outstanding=120
GPGPU-Sim Cycle 5358: SCOREBOARD - Core 0 - Release New longopreg - tid:250, reg: 8
DICE Sim: [WRITEBACK]: cycle 5358, load writeback done for thread 250, reg 8, current load done 502, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=121
DICE Sim uArch: inc_store_req() stores_outstanding=122
DICE Sim uArch: inc_store_req() stores_outstanding=123
DICE Sim uArch: inc_store_req() stores_outstanding=124
DICE-Sim Functional: cycle 5359, cgra_core 0 executed thread 249 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5359, store ack for tid 210, addr 0xc0000b48, number_of_stores_done = 211, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=125
DICE Sim uArch: inc_store_req() stores_outstanding=126
DICE Sim uArch: inc_store_req() stores_outstanding=127
DICE Sim uArch: inc_store_req() stores_outstanding=128
DICE Sim uArch [DISPATCHER]: cycle 5359, operands ready of thread 250 for dice block id = 3
GPGPU-Sim Cycle 5360: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 6
DICE Sim: [WRITEBACK]: cycle 5360, load writeback done for thread 251, reg 6, current load done 503, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=129
DICE Sim uArch: inc_store_req() stores_outstanding=130
DICE Sim uArch: inc_store_req() stores_outstanding=131
DICE Sim uArch: inc_store_req() stores_outstanding=132
GPGPU-Sim Cycle 5361: SCOREBOARD - Core 0 - Release New longopreg - tid:251, reg: 8
DICE Sim: [WRITEBACK]: cycle 5361, load writeback done for thread 251, reg 8, current load done 504, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=133
DICE Sim uArch: inc_store_req() stores_outstanding=134
DICE Sim uArch: inc_store_req() stores_outstanding=135
DICE Sim uArch: inc_store_req() stores_outstanding=136
DICE-Sim Functional: cycle 5362, cgra_core 0 executed thread 250 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5362, store ack for tid 211, addr 0xc0000b4c, number_of_stores_done = 212, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=137
DICE Sim uArch: inc_store_req() stores_outstanding=138
DICE Sim uArch: inc_store_req() stores_outstanding=139
DICE Sim uArch: inc_store_req() stores_outstanding=140
DICE Sim uArch [DISPATCHER]: cycle 5362, operands ready of thread 251 for dice block id = 3
GPGPU-Sim Cycle 5363: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 6
DICE Sim: [WRITEBACK]: cycle 5363, load writeback done for thread 252, reg 6, current load done 505, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=141
DICE Sim uArch: inc_store_req() stores_outstanding=142
DICE Sim uArch: inc_store_req() stores_outstanding=143
DICE Sim uArch: inc_store_req() stores_outstanding=144
GPGPU-Sim Cycle 5364: SCOREBOARD - Core 0 - Release New longopreg - tid:252, reg: 8
DICE Sim: [WRITEBACK]: cycle 5364, load writeback done for thread 252, reg 8, current load done 506, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=145
DICE Sim uArch: inc_store_req() stores_outstanding=146
DICE Sim uArch: inc_store_req() stores_outstanding=147
DICE Sim uArch: inc_store_req() stores_outstanding=148
DICE-Sim Functional: cycle 5365, cgra_core 0 executed thread 251 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5365, store ack for tid 212, addr 0xc0000b50, number_of_stores_done = 213, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=149
DICE Sim uArch: inc_store_req() stores_outstanding=150
DICE Sim uArch: inc_store_req() stores_outstanding=151
DICE Sim uArch: inc_store_req() stores_outstanding=152
DICE Sim uArch [DISPATCHER]: cycle 5365, operands ready of thread 252 for dice block id = 3
GPGPU-Sim Cycle 5366: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 6
DICE Sim: [WRITEBACK]: cycle 5366, load writeback done for thread 253, reg 6, current load done 507, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=153
DICE Sim uArch: inc_store_req() stores_outstanding=154
DICE Sim uArch: inc_store_req() stores_outstanding=155
DICE Sim uArch: inc_store_req() stores_outstanding=156
GPGPU-Sim Cycle 5367: SCOREBOARD - Core 0 - Release New longopreg - tid:253, reg: 8
DICE Sim: [WRITEBACK]: cycle 5367, load writeback done for thread 253, reg 8, current load done 508, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=157
DICE Sim uArch: inc_store_req() stores_outstanding=158
DICE Sim uArch: inc_store_req() stores_outstanding=159
DICE Sim uArch: inc_store_req() stores_outstanding=160
DICE-Sim Functional: cycle 5368, cgra_core 0 executed thread 252 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5368, store ack for tid 213, addr 0xc0000b54, number_of_stores_done = 214, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=161
DICE Sim uArch: inc_store_req() stores_outstanding=162
DICE Sim uArch: inc_store_req() stores_outstanding=163
DICE Sim uArch: inc_store_req() stores_outstanding=164
DICE Sim uArch [DISPATCHER]: cycle 5368, operands ready of thread 253 for dice block id = 3
GPGPU-Sim Cycle 5369: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 6
DICE Sim: [WRITEBACK]: cycle 5369, load writeback done for thread 254, reg 6, current load done 509, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=165
DICE Sim uArch: inc_store_req() stores_outstanding=166
DICE Sim uArch: inc_store_req() stores_outstanding=167
DICE Sim uArch: inc_store_req() stores_outstanding=168
GPGPU-Sim Cycle 5370: SCOREBOARD - Core 0 - Release New longopreg - tid:254, reg: 8
DICE Sim: [WRITEBACK]: cycle 5370, load writeback done for thread 254, reg 8, current load done 510, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=169
DICE Sim uArch: inc_store_req() stores_outstanding=170
DICE Sim uArch: inc_store_req() stores_outstanding=171
DICE Sim uArch: inc_store_req() stores_outstanding=172
DICE-Sim Functional: cycle 5371, cgra_core 0 executed thread 253 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5371, store ack for tid 214, addr 0xc0000b58, number_of_stores_done = 215, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=173
DICE Sim uArch: inc_store_req() stores_outstanding=174
DICE Sim uArch: inc_store_req() stores_outstanding=175
DICE Sim uArch: inc_store_req() stores_outstanding=176
DICE Sim uArch [DISPATCHER]: cycle 5371, operands ready of thread 254 for dice block id = 3
GPGPU-Sim Cycle 5372: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 6
DICE Sim: [WRITEBACK]: cycle 5372, load writeback done for thread 255, reg 6, current load done 511, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=177
DICE Sim uArch: inc_store_req() stores_outstanding=178
DICE Sim uArch: inc_store_req() stores_outstanding=179
DICE Sim uArch: inc_store_req() stores_outstanding=180
GPGPU-Sim Cycle 5373: SCOREBOARD - Core 0 - Release New longopreg - tid:255, reg: 8
DICE Sim: [WRITEBACK]: cycle 5373, load writeback done for thread 255, reg 8, current load done 512, need totoal 512
DICE Sim uArch: inc_store_req() stores_outstanding=181
DICE Sim uArch: inc_store_req() stores_outstanding=182
DICE Sim uArch: inc_store_req() stores_outstanding=183
DICE Sim uArch: inc_store_req() stores_outstanding=184
DICE Sim uArch [WRITEBACK_END]: Cycle 5374, Block=2
DICE-Sim Functional: cycle 5374, cgra_core 0 executed thread 254 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5374, store ack for tid 215, addr 0xc0000b5c, number_of_stores_done = 216, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=185
DICE Sim uArch: inc_store_req() stores_outstanding=186
DICE Sim uArch: inc_store_req() stores_outstanding=187
DICE Sim uArch: inc_store_req() stores_outstanding=188
DICE Sim uArch [DISPATCHER]: cycle 5374, operands ready of thread 255 for dice block id = 3
DICE Sim uArch [DISPATCH_END]: Cycle 5374, Block=3
DICE Sim uArch: [LDST_UNIT]: cycle 5375, store ack for tid 216, addr 0xc0000b60, number_of_stores_done = 217, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=189
DICE Sim uArch: inc_store_req() stores_outstanding=190
DICE Sim uArch: inc_store_req() stores_outstanding=191
DICE Sim uArch: inc_store_req() stores_outstanding=192
DICE Sim uArch: [LDST_UNIT]: cycle 5376, store ack for tid 217, addr 0xc0000b64, number_of_stores_done = 218, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=193
DICE Sim uArch: inc_store_req() stores_outstanding=194
DICE Sim uArch: inc_store_req() stores_outstanding=195
DICE Sim uArch: inc_store_req() stores_outstanding=196
DICE-Sim Functional: cycle 5377, cgra_core 0 executed thread 255 run dice-block 3
DICE Sim uArch: [LDST_UNIT]: cycle 5377, store ack for tid 218, addr 0xc0000b68, number_of_stores_done = 219, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=197
DICE Sim uArch: inc_store_req() stores_outstanding=198
DICE Sim uArch: inc_store_req() stores_outstanding=199
DICE Sim uArch: inc_store_req() stores_outstanding=200
DICE Sim uArch [CGRA_EXECU_END]: Cycle 5377, Block=3
DICE Sim uArch [WRITEBACK_START]: Cycle 5378, Block=3
DICE Sim uArch: [LDST_UNIT]: cycle 5378, store ack for tid 219, addr 0xc0000b6c, number_of_stores_done = 220, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=201
DICE Sim uArch: inc_store_req() stores_outstanding=202
DICE Sim uArch: inc_store_req() stores_outstanding=203
DICE Sim uArch: inc_store_req() stores_outstanding=204
DICE Sim uArch: [LDST_UNIT]: cycle 5379, store ack for tid 220, addr 0xc0000b70, number_of_stores_done = 221, need total = 256
DICE Sim uArch: inc_store_req() stores_outstanding=205
DICE Sim uArch: inc_store_req() stores_outstanding=206
DICE Sim uArch: inc_store_req() stores_outstanding=207
DICE Sim uArch: inc_store_req() stores_outstanding=208
DICE Sim uArch: [LDST_UNIT]: cycle 5380, store ack for tid 221, addr 0xc0000b74, number_of_stores_done = 222, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5381, store ack for tid 222, addr 0xc0000b78, number_of_stores_done = 223, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5382, store ack for tid 223, addr 0xc0000b7c, number_of_stores_done = 224, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5383, store ack for tid 224, addr 0xc0000b80, number_of_stores_done = 225, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5387, store ack for tid 225, addr 0xc0000b84, number_of_stores_done = 226, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5391, store ack for tid 226, addr 0xc0000b88, number_of_stores_done = 227, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5395, store ack for tid 227, addr 0xc0000b8c, number_of_stores_done = 228, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5399, store ack for tid 228, addr 0xc0000b90, number_of_stores_done = 229, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5403, store ack for tid 229, addr 0xc0000b94, number_of_stores_done = 230, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5407, store ack for tid 230, addr 0xc0000b98, number_of_stores_done = 231, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5411, store ack for tid 231, addr 0xc0000b9c, number_of_stores_done = 232, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5415, store ack for tid 232, addr 0xc0000ba0, number_of_stores_done = 233, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5419, store ack for tid 233, addr 0xc0000ba4, number_of_stores_done = 234, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5423, store ack for tid 234, addr 0xc0000ba8, number_of_stores_done = 235, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5427, store ack for tid 235, addr 0xc0000bac, number_of_stores_done = 236, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5431, store ack for tid 236, addr 0xc0000bb0, number_of_stores_done = 237, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5435, store ack for tid 237, addr 0xc0000bb4, number_of_stores_done = 238, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5439, store ack for tid 238, addr 0xc0000bb8, number_of_stores_done = 239, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5443, store ack for tid 239, addr 0xc0000bbc, number_of_stores_done = 240, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5447, store ack for tid 240, addr 0xc0000bc0, number_of_stores_done = 241, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5451, store ack for tid 241, addr 0xc0000bc4, number_of_stores_done = 242, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5455, store ack for tid 242, addr 0xc0000bc8, number_of_stores_done = 243, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5459, store ack for tid 243, addr 0xc0000bcc, number_of_stores_done = 244, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5463, store ack for tid 244, addr 0xc0000bd0, number_of_stores_done = 245, need total = 256
DICE Sim uArch: [LDST_UNIT]: cycle 5467, store ack for tid 245, addr 0xc0000bd4, number_of_stores_done = 246, need total = 256
GPGPU-Sim Cycle 5471: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b30, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5471, store ack for tid 246, addr 0xc0000bd8, number_of_stores_done = 247, need total = 256
GPGPU-Sim Cycle 5472: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b50, status=2
GPGPU-Sim Cycle 5473: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b70, status=2
GPGPU-Sim Cycle 5474: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b90, status=2
GPGPU-Sim Cycle 5475: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b34, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5475, store ack for tid 247, addr 0xc0000bdc, number_of_stores_done = 248, need total = 256
GPGPU-Sim Cycle 5476: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b54, status=2
GPGPU-Sim Cycle 5477: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b74, status=2
GPGPU-Sim Cycle 5478: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b94, status=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b30
GPGPU-Sim Cycle 5479: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b38, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5479, store ack for tid 248, addr 0xc0000be0, number_of_stores_done = 249, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=207
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b50
GPGPU-Sim Cycle 5480: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=206
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b70
GPGPU-Sim Cycle 5481: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=205
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b90
GPGPU-Sim Cycle 5482: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=204
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b34
GPGPU-Sim Cycle 5483: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b3c, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5483, store ack for tid 249, addr 0xc0000be4, number_of_stores_done = 250, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=203
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b54
GPGPU-Sim Cycle 5484: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=202
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b74
GPGPU-Sim Cycle 5485: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=201
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b94
GPGPU-Sim Cycle 5486: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=200
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b38
GPGPU-Sim Cycle 5487: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b40, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5487, store ack for tid 250, addr 0xc0000be8, number_of_stores_done = 251, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=199
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b58
GPGPU-Sim Cycle 5488: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=198
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b78
GPGPU-Sim Cycle 5489: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=197
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b98
GPGPU-Sim Cycle 5490: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=196
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b3c
GPGPU-Sim Cycle 5491: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b44, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5491, store ack for tid 251, addr 0xc0000bec, number_of_stores_done = 252, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=195
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b5c
GPGPU-Sim Cycle 5492: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=194
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b7c
GPGPU-Sim Cycle 5493: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=193
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b9c
GPGPU-Sim Cycle 5494: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=192
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b40
GPGPU-Sim Cycle 5495: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b48, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5495, store ack for tid 252, addr 0xc0000bf0, number_of_stores_done = 253, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=191
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b60
GPGPU-Sim Cycle 5496: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=190
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b80
GPGPU-Sim Cycle 5497: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=189
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba0
GPGPU-Sim Cycle 5498: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=188
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b44
GPGPU-Sim Cycle 5499: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b4c, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5499, store ack for tid 253, addr 0xc0000bf4, number_of_stores_done = 254, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=187
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b64
GPGPU-Sim Cycle 5500: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b6c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=186
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b84
GPGPU-Sim Cycle 5501: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=185
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba4
GPGPU-Sim Cycle 5502: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=184
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b48
GPGPU-Sim Cycle 5503: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b50, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5503, store ack for tid 254, addr 0xc0000bf8, number_of_stores_done = 255, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=183
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b68
GPGPU-Sim Cycle 5504: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b70, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=182
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b88
GPGPU-Sim Cycle 5505: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b90, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=181
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba8
GPGPU-Sim Cycle 5506: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=180
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b4c
GPGPU-Sim Cycle 5507: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b54, status=2
DICE Sim uArch: [LDST_UNIT]: cycle 5507, store ack for tid 255, addr 0xc0000bfc, number_of_stores_done = 256, need total = 256
DICE Sim uArch: dec_store_req() stores_outstanding=179
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b6c
GPGPU-Sim Cycle 5508: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b74, status=2
DICE Sim uArch [WRITEBACK_END]: Cycle 5508, Block=3
DICE Sim uArch: dec_store_req() stores_outstanding=178
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b8c
GPGPU-Sim Cycle 5509: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b94, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=177
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bac
GPGPU-Sim Cycle 5510: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=176
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b50
GPGPU-Sim Cycle 5511: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=175
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b70
GPGPU-Sim Cycle 5512: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=174
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b90
GPGPU-Sim Cycle 5513: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=173
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb0
GPGPU-Sim Cycle 5514: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=172
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b54
GPGPU-Sim Cycle 5515: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=171
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b74
GPGPU-Sim Cycle 5516: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=170
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b94
GPGPU-Sim Cycle 5517: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=169
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb4
GPGPU-Sim Cycle 5518: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bbc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=168
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b58
GPGPU-Sim Cycle 5519: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b60, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=167
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b78
GPGPU-Sim Cycle 5520: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=166
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b98
GPGPU-Sim Cycle 5521: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=165
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb8
GPGPU-Sim Cycle 5522: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=164
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b5c
GPGPU-Sim Cycle 5523: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b64, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=163
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b7c
GPGPU-Sim Cycle 5524: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=162
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b9c
GPGPU-Sim Cycle 5525: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=161
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bbc
GPGPU-Sim Cycle 5526: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=160
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b60
GPGPU-Sim Cycle 5527: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b68, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=159
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b80
GPGPU-Sim Cycle 5528: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=158
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba0
GPGPU-Sim Cycle 5529: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=157
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc0
GPGPU-Sim Cycle 5530: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=156
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b64
GPGPU-Sim Cycle 5531: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b6c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=155
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b84
GPGPU-Sim Cycle 5532: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=154
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba4
GPGPU-Sim Cycle 5533: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=153
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc4
GPGPU-Sim Cycle 5534: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bcc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=152
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b68
GPGPU-Sim Cycle 5535: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b70, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=151
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b88
GPGPU-Sim Cycle 5536: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b90, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=150
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba8
GPGPU-Sim Cycle 5537: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=149
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc8
GPGPU-Sim Cycle 5538: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=148
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b6c
GPGPU-Sim Cycle 5539: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b74, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=147
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b8c
GPGPU-Sim Cycle 5540: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b94, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=146
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bac
GPGPU-Sim Cycle 5541: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=145
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bcc
GPGPU-Sim Cycle 5542: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=144
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b70
GPGPU-Sim Cycle 5543: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b78, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=143
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b90
GPGPU-Sim Cycle 5544: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=142
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb0
GPGPU-Sim Cycle 5545: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=141
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd0
GPGPU-Sim Cycle 5546: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=140
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b74
GPGPU-Sim Cycle 5547: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b7c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=139
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b94
GPGPU-Sim Cycle 5548: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=138
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb4
GPGPU-Sim Cycle 5549: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bbc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=137
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd4
GPGPU-Sim Cycle 5550: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bdc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=136
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b78
GPGPU-Sim Cycle 5551: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b80, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=135
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b98
GPGPU-Sim Cycle 5552: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=134
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb8
GPGPU-Sim Cycle 5553: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=133
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd8
GPGPU-Sim Cycle 5554: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=132
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b7c
GPGPU-Sim Cycle 5555: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b84, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=131
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b9c
GPGPU-Sim Cycle 5556: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=130
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bbc
GPGPU-Sim Cycle 5557: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=129
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bdc
GPGPU-Sim Cycle 5558: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=128
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b80
GPGPU-Sim Cycle 5559: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b88, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=127
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba0
GPGPU-Sim Cycle 5560: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=126
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc0
GPGPU-Sim Cycle 5561: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=125
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be0
GPGPU-Sim Cycle 5562: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=124
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b84
GPGPU-Sim Cycle 5563: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b8c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=123
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba4
GPGPU-Sim Cycle 5564: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=122
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc4
GPGPU-Sim Cycle 5565: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bcc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=121
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be4
GPGPU-Sim Cycle 5566: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=120
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b88
GPGPU-Sim Cycle 5567: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b90, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=119
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba8
GPGPU-Sim Cycle 5568: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=118
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc8
GPGPU-Sim Cycle 5569: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=117
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be8
GPGPU-Sim Cycle 5570: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=116
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b8c
GPGPU-Sim Cycle 5571: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b94, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=115
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bac
GPGPU-Sim Cycle 5572: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=114
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bcc
GPGPU-Sim Cycle 5573: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=113
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bec
GPGPU-Sim Cycle 5574: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=112
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b90
GPGPU-Sim Cycle 5575: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b98, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=111
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb0
GPGPU-Sim Cycle 5576: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=110
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd0
GPGPU-Sim Cycle 5577: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=109
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf0
GPGPU-Sim Cycle 5578: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=108
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b94
GPGPU-Sim Cycle 5579: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000b9c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=107
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb4
GPGPU-Sim Cycle 5580: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bbc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=106
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd4
GPGPU-Sim Cycle 5581: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bdc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=105
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf4
GPGPU-Sim Cycle 5582: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bfc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=104
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b98
GPGPU-Sim Cycle 5583: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=103
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb8
GPGPU-Sim Cycle 5584: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=102
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd8
GPGPU-Sim Cycle 5585: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=101
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf8
GPGPU-Sim Cycle 5586: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=100
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000b9c
GPGPU-Sim Cycle 5587: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=99
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bbc
GPGPU-Sim Cycle 5588: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=98
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bdc
GPGPU-Sim Cycle 5589: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=97
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bfc
GPGPU-Sim Cycle 5590: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=96
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba0
GPGPU-Sim Cycle 5591: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000ba8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=95
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc0
GPGPU-Sim Cycle 5592: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=94
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be0
GPGPU-Sim Cycle 5593: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=93
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c00
GPGPU-Sim Cycle 5594: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=92
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba4
GPGPU-Sim Cycle 5595: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bac, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=91
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc4
GPGPU-Sim Cycle 5596: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bcc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=90
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be4
GPGPU-Sim Cycle 5597: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=89
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c04
GPGPU-Sim Cycle 5598: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=88
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000ba8
GPGPU-Sim Cycle 5599: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=87
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc8
GPGPU-Sim Cycle 5600: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=86
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be8
GPGPU-Sim Cycle 5601: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=85
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c08
GPGPU-Sim Cycle 5602: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=84
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bac
GPGPU-Sim Cycle 5603: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=83
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bcc
GPGPU-Sim Cycle 5604: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=82
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bec
GPGPU-Sim Cycle 5605: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=81
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c0c
GPGPU-Sim Cycle 5606: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=80
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb0
GPGPU-Sim Cycle 5607: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bb8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=79
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd0
GPGPU-Sim Cycle 5608: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=78
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf0
GPGPU-Sim Cycle 5609: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=77
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c10
GPGPU-Sim Cycle 5610: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=76
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb4
GPGPU-Sim Cycle 5611: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bbc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=75
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd4
GPGPU-Sim Cycle 5612: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bdc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=74
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf4
GPGPU-Sim Cycle 5613: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bfc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=73
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c14
GPGPU-Sim Cycle 5614: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=72
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bb8
GPGPU-Sim Cycle 5615: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=71
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd8
GPGPU-Sim Cycle 5616: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=70
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf8
GPGPU-Sim Cycle 5617: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=69
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c18
GPGPU-Sim Cycle 5618: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=68
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bbc
GPGPU-Sim Cycle 5619: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=67
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bdc
GPGPU-Sim Cycle 5620: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=66
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bfc
GPGPU-Sim Cycle 5621: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=65
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c1c
GPGPU-Sim Cycle 5622: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=64
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc0
GPGPU-Sim Cycle 5623: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bc8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=63
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be0
GPGPU-Sim Cycle 5624: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=62
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c00
GPGPU-Sim Cycle 5625: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=61
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c20
GPGPU-Sim Cycle 5626: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=60
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc4
GPGPU-Sim Cycle 5627: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bcc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=59
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be4
GPGPU-Sim Cycle 5628: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=58
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c04
GPGPU-Sim Cycle 5629: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=57
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c24
GPGPU-Sim Cycle 5630: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=56
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bc8
GPGPU-Sim Cycle 5631: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=55
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be8
GPGPU-Sim Cycle 5632: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=54
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c08
GPGPU-Sim Cycle 5633: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=53
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c28
GPGPU-Sim Cycle 5634: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=52
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bcc
GPGPU-Sim Cycle 5635: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=51
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bec
GPGPU-Sim Cycle 5636: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=50
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c0c
GPGPU-Sim Cycle 5637: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=49
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c2c
GPGPU-Sim Cycle 5638: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=48
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd0
GPGPU-Sim Cycle 5639: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bd8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=47
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf0
GPGPU-Sim Cycle 5640: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=46
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c10
GPGPU-Sim Cycle 5641: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=45
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c30
GPGPU-Sim Cycle 5642: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=44
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd4
GPGPU-Sim Cycle 5643: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bdc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=43
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf4
GPGPU-Sim Cycle 5644: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bfc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=42
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c14
GPGPU-Sim Cycle 5645: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=41
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c34
GPGPU-Sim Cycle 5646: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=40
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bd8
GPGPU-Sim Cycle 5647: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=39
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf8
GPGPU-Sim Cycle 5648: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c00, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=38
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c18
GPGPU-Sim Cycle 5649: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c20, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=37
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c38
GPGPU-Sim Cycle 5650: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c40, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=36
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bdc
GPGPU-Sim Cycle 5651: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=35
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bfc
GPGPU-Sim Cycle 5652: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c04, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=34
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c1c
GPGPU-Sim Cycle 5653: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c24, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=33
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c3c
GPGPU-Sim Cycle 5654: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c44, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=32
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be0
GPGPU-Sim Cycle 5655: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000be8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=31
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c00
GPGPU-Sim Cycle 5656: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c08, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=30
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c20
GPGPU-Sim Cycle 5657: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c28, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=29
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c40
GPGPU-Sim Cycle 5658: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c48, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=28
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be4
GPGPU-Sim Cycle 5659: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bec, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=27
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c04
GPGPU-Sim Cycle 5660: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c0c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=26
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c24
GPGPU-Sim Cycle 5661: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c2c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=25
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c44
GPGPU-Sim Cycle 5662: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c4c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=24
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000be8
GPGPU-Sim Cycle 5663: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf0, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=23
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c08
GPGPU-Sim Cycle 5664: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c10, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=22
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c28
GPGPU-Sim Cycle 5665: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c30, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=21
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c48
GPGPU-Sim Cycle 5666: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c50, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=20
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bec
GPGPU-Sim Cycle 5667: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf4, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=19
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c0c
GPGPU-Sim Cycle 5668: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c14, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=18
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c2c
GPGPU-Sim Cycle 5669: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c34, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=17
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c4c
GPGPU-Sim Cycle 5670: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c54, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=16
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf0
GPGPU-Sim Cycle 5671: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bf8, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=15
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c10
GPGPU-Sim Cycle 5672: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c18, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=14
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c30
GPGPU-Sim Cycle 5673: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c38, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=13
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c50
GPGPU-Sim Cycle 5674: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c58, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=12
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf4
GPGPU-Sim Cycle 5675: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000bfc, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=11
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c14
GPGPU-Sim Cycle 5676: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c1c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=10
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c34
GPGPU-Sim Cycle 5677: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c3c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=9
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c54
GPGPU-Sim Cycle 5678: MEMORY_SUBPARTITION_UNIT -  11 - Probing L2 cache Address=c0000c5c, status=2
DICE Sim uArch: dec_store_req() stores_outstanding=8
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bf8
DICE Sim uArch: dec_store_req() stores_outstanding=7
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c18
DICE Sim uArch: dec_store_req() stores_outstanding=6
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c38
DICE Sim uArch: dec_store_req() stores_outstanding=5
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c58
DICE Sim uArch: dec_store_req() stores_outstanding=4
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000bfc
DICE Sim uArch: dec_store_req() stores_outstanding=3
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c1c
DICE Sim uArch: dec_store_req() stores_outstanding=2
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c3c
DICE Sim uArch: dec_store_req() stores_outstanding=1
DICE Sim uArch: accept_ldst_unit_response() addr=0xc0000c5c
DICE Sim uArch: dec_store_req() stores_outstanding=0
DICE Sim uArch [DECODE-RETURN]: cycle 5686, decode metadata pc=0x0500
DICE-Sim uArch: core 0 Finished CTA #0 (5686,0), 0 CTAs running
DICE-Sim uArch: core 0 Empty (last released kernel 1 '_Z6euclidP7latLongPfiff').
DICE-Sim uArch: DICE detected kernel 1 '_Z6euclidP7latLongPfiff' finished on cgra core 0.
Destroy streams for kernel 1: size 0
[Jiayi Test0]: if (ctx->the_gpgpusim->g_stream_manager->operation(&sim_cycles) && !ctx->the_gpgpusim->g_the_gpu->active())
GPGPU-Sim: ** STOP simulation thread (no work) **
kernel_name = _Z6euclidP7latLongPfiff 
kernel_launch_uid = 1 
gpu_sim_cycle = 5687
gpu_sim_insn = 0
gpu_ipc =       0.0000
gpu_tot_sim_cycle = 5687
gpu_tot_sim_insn = 0
gpu_tot_ipc =       0.0000
gpu_tot_issued_cta = 1
gpu_occupancy = 16.6667% 
gpu_tot_occupancy = 16.6667% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0491
partiton_level_parallism_total  =       0.0491
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       4.3878 GB/Sec
L2_BW_total  =       4.3878 GB/Sec
gpu_total_sim_rate=0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5
	L1I_total_cache_misses = 2
	L1I_total_cache_miss_rate = 0.4000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0

========= Core cache stats =========
L1B_cache:
	L1B_total_cache_accesses = 4
	L1B_total_cache_misses = 4
	L1B_total_cache_miss_rate = 1.0000
	L1B_total_cache_pending_hits = 0
	L1B_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 794, Miss = 272, Miss_rate = 0.343, Pending_hits = 112, Reservation_fails = 2350
	L1D_total_cache_accesses = 794
	L1D_total_cache_misses = 272
	L1D_total_cache_miss_rate = 0.3426
	L1D_total_cache_pending_hits = 112
	L1D_total_cache_reservation_fails = 2350
	L1D_cache_data_port_util = 0.072
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.0250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 240
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][MISS] = 4
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 538
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5
	Total_core_cache_stats_breakdown[BITSTREAM_ACC_R][TOTAL_ACCESS] = 4

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2257
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 240
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 93
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 240
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:-865167687	W35:0	W36:7744	W37:24784	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:2	W47:318767103	W48:136	W49:2080374804	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:-865167687	W87:0	W88:7952	W89:24784	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:2	W99:318767103	W100:136	W101:2080374804	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:-865167687	W139:0	W140:8160	W141:24784	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:2	W151:318767103	W152:136	W153:2080374804	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:-865167687	W191:0	W192:8368	W193:24784	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:2	W203:318767103	W204:136	W205:2080374804	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:-865167687	W243:0	W244:8576	W245:24784	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:2	W255:318767103	W256:136	W257:2080374804	W258:0	W259:0	W260:0	W261:0	W262:0	W263:0	W264:0	W265:0	W266:0	W267:0	W268:0	W269:0	W270:0	W271:0	W272:0	W273:0	W274:0	W275:0	W276:0	W277:0	W278:0	W279:0	W280:0	W281:0	W282:0	W283:0	W284:0	W285:0	W286:0	W287:0	W288:0	W289:0	W290:0	W291:0	W292:0	W293:0	W294:-865167687	W295:0	W296:8784	W297:24784	W298:0	W299:0	W300:0	W301:0	W302:0	W303:0	W304:0	W305:0	W306:2	W307:318767103	W308:136	W309:2080374804	W310:0	W311:0	W312:0	W313:0	W314:0	W315:0	W316:0	W317:0	W318:0	W319:0	W320:0	W321:0	W322:0	W323:0	W324:0	W325:0	W326:0	W327:0	W328:0	W329:0	W330:0	W331:0	W332:0	W333:0	W334:0	W335:0	W336:0	W337:0	W338:0	W339:0	W340:0	W341:0	W342:0	W343:0	W344:0	W345:0	W346:-865167687	W347:0	W348:8992	W349:24784	W350:0	W351:0	W352:0	W353:0	W354:0	W355:0	W356:0	W357:0	W358:2	W359:318767103	W360:136	W361:2080374804	W362:0	W363:0	W364:0	W365:0	W366:0	W367:0	W368:0	W369:0	W370:0	W371:0	W372:0	W373:0	W374:0	W375:0	W376:0	W377:0	W378:0	W379:0	W380:0	W381:0	W382:0	W383:0	W384:0	W385:0	W386:0	W387:0	W388:0	W389:0	W390:0	W391:0	W392:0	W393:0	W394:0	W395:0	W396:0	W397:0	W398:-865167687	W399:0	W400:9200	W401:24784	W402:0	W403:0	W404:0	W405:0	W406:0	W407:0	W408:0	W409:0	W410:2	W411:318767103	W412:136	W413:2080374804	W414:0	W415:0	W416:0	W417:0	W418:0	W419:0	W420:0	W421:0	W422:0	W423:0	W424:0	W425:0	W426:0	W427:0	W428:0	W429:0	W430:0	W431:0	W432:0	W433:0	W434:0	W435:0	W436:0	W437:0	W438:0	W439:0	W440:0	W441:0	W442:0	W443:0	W444:0	W445:0	W446:0	W447:0	W448:0	W449:0	W450:-865167687	W451:0	W452:9408	W453:24784	W454:0	W455:0	W456:0	W457:0	W458:0	W459:0	W460:0	W461:0	W462:2	W463:318767103	W464:136	W465:2080374804	W466:0	W467:0	W468:0	W469:0	W470:0	W471:0	W472:0	W473:0	W474:0	W475:0	W476:0	W477:0	W478:0	W479:0	W480:0	W481:0	W482:0	W483:0	W484:0	W485:0	W486:0	W487:0	W488:0	W489:0	W490:0	W491:0	W492:0	W493:0	W494:0	W495:0	W496:0	W497:0	W498:0	W499:0	W500:0	W501:0	W502:-865167687	W503:0	W504:9616	W505:24784	W506:0	W507:0	W508:0	W509:0	W510:0	W511:0	W512:0	W513:0	W514:2	W515:318767103	W516:136	W517:2080374804	W518:0	W519:0	W520:0	W521:0	W522:0	W523:0	W524:0	W525:0	W526:0	W527:0	W528:0	W529:0	W530:0	W531:0	W532:0	W533:0	W534:0	W535:0	W536:0	W537:0	W538:0	W539:0	W540:0	W541:0	W542:0	W543:0	W544:0	W545:0	W546:0	W547:0	W548:0	W549:0	W550:0	W551:0	W552:0	W553:0	W554:-865167687	W555:0	W556:9824	W557:24784	W558:0	W559:0	W560:0	W561:0	W562:0	W563:0	W564:0	W565:0	W566:2	W567:318767103	W568:136	W569:2080374804	W570:0	W571:0	W572:0	W573:0	W574:0	W575:0	W576:0	W577:0	W578:0	W579:0	W580:0	W581:0	W582:0	W583:0	W584:0	W585:0	W586:0	W587:0	W588:0	W589:0	W590:0	W591:0	W592:0	W593:0	W594:0	W595:0	W596:0	W597:0	W598:0	W599:0	W600:0	W601:0	W602:0	W603:0	W604:0	W605:0	W606:-865167687	W607:0	W608:10032	W609:24784	W610:0	W611:0	W612:0	W613:0	W614:0	W615:0	W616:0	W617:0	W618:2	W619:318767103	W620:136	W621:2080374804	W622:0	W623:0	W624:0	W625:0	W626:0	W627:0	W628:0	W629:0	W630:0	W631:0	W632:0	W633:0	W634:0	W635:0	W636:0	W637:0	W638:0	W639:0	W640:0	W641:0	W642:0	W643:0	W644:0	W645:0	W646:0	W647:0	W648:0	W649:0	W650:0	W651:0	W652:0	W653:0	W654:0	W655:0	W656:0	W657:0	W658:-865167687	W659:0	W660:10240	W661:24784	W662:0	W663:0	W664:0	W665:0	W666:0	W667:0	W668:0	W669:0	W670:2	W671:318767103	W672:136	W673:2080374804	W674:0	W675:0	W676:0	W677:0	W678:0	W679:0	W680:0	W681:0	W682:0	W683:0	W684:0	W685:0	W686:0	W687:0	W688:0	W689:0	W690:0	W691:0	W692:0	W693:0	W694:0	W695:0	W696:0	W697:0	W698:0	W699:0	W700:0	W701:0	W702:0	W703:0	W704:0	W705:0	W706:0	W707:0	W708:0	W709:0	W710:-865167687	W711:0	W712:10448	W713:24784	W714:0	W715:0	W716:0	W717:0	W718:0	W719:0	W720:0	W721:0	W722:2	W723:318767103	W724:136	W725:2080374804	W726:0	W727:0	W728:0	W729:0	W730:0	W731:0	W732:0	W733:0	W734:0	W735:0	W736:0	W737:0	W738:0	W739:0	W740:0	W741:0	W742:0	W743:0	W744:0	W745:0	W746:0	W747:0	W748:0	W749:0	W750:0	W751:0	W752:0	W753:0	W754:0	W755:0	W756:0	W757:0	W758:0	W759:0	W760:0	W761:0	W762:-865167687	W763:0	W764:10656	W765:24784	W766:0	W767:0	W768:0	W769:0	W770:0	W771:0	W772:0	W773:0	W774:2	W775:318767103	W776:136	W777:2080374804	W778:0	W779:0	W780:0	W781:0	W782:0	W783:0	W784:0	W785:0	W786:0	W787:0	W788:0	W789:0	W790:0	W791:0	W792:0	W793:0	W794:0	W795:0	W796:0	W797:0	W798:0	W799:0	W800:0	W801:0	W802:0	W803:0	W804:0	W805:0	W806:0	W807:0	W808:0	W809:0	W810:0	W811:0	W812:0	W813:0	W814:-865167687	W815:0	W816:10864	W817:24784	W818:0	W819:0	W820:0	W821:0	W822:0	W823:0	W824:0	W825:0	W826:2	W827:318767103	W828:136	W829:2080374804	W830:0	W831:0	W832:0	W833:0	W834:0	W835:0	W836:0	W837:0	W838:0	W839:0	W840:0	W841:0	W842:0	W843:0	W844:0	W845:0	W846:0	W847:0	W848:0	W849:0	W850:0	W851:0	W852:0	W853:0	W854:0	W855:0	W856:0	W857:0	W858:0	W859:0	W860:0	W861:0	W862:0	W863:0	W864:0	W865:0	W866:-865167687	W867:0	W868:11072	W869:24784	W870:0	W871:0	W872:0	W873:0	W874:0	W875:0	W876:0	W877:0	W878:2	W879:318767103	W880:136	W881:2080374804	W882:0	W883:0	W884:0	W885:0	W886:0	W887:0	W888:0	W889:0	W890:0	W891:0	W892:0	W893:0	W894:0	W895:0	W896:0	W897:0	W898:0	W899:0	W900:0	W901:0	W902:0	W903:0	W904:0	W905:0	W906:0	W907:0	W908:0	W909:0	W910:0	W911:0	W912:0	W913:0	W914:0	W915:0	W916:0	W917:0	W918:-865167687	W919:0	W920:11280	W921:24784	W922:0	W923:0	W924:0	W925:0	W926:0	W927:0	W928:0	W929:0	W930:2	W931:318767103	W932:136	W933:2080374804	W934:0	W935:0	W936:0	W937:0	W938:0	W939:0	W940:0	W941:0	W942:0	W943:0	W944:0	W945:0	W946:0	W947:0	W948:0	W949:0	W950:0	W951:0	W952:0	W953:0	W954:0	W955:0	W956:0	W957:0	W958:0	W959:0	W960:0	W961:0	W962:0	W963:0	W964:0	W965:0	W966:0	W967:0	W968:0	W969:0	W970:-865167687	W971:0	W972:11488	W973:24784	W974:0	W975:0	W976:0	W977:0	W978:0	W979:0	W980:0	W981:0	W982:2	W983:318767103	W984:136	W985:2080374804	W986:0	W987:0	W988:0	W989:0	W990:0	W991:0	W992:0	W993:0	W994:0	W995:0	W996:0	W997:0	W998:0	W999:0	W1000:0	W1001:0	W1002:0	W1003:0	W1004:0	W1005:0	W1006:0	W1007:0	W1008:0	W1009:0	W1010:0	W1011:0	W1012:0	W1013:0	W1014:0	W1015:0	W1016:0	W1017:0	W1018:0	W1019:0	W1020:0	W1021:0	W1022:-865167687	W1023:0	W1024:11696	W1025:24784	W1026:0	W1027:0	W1028:0	W1029:0	W1030:0	W1031:0	W1032:0	W1033:0	W1034:2	W1035:318767103	W1036:136	W1037:2080374804	W1038:0	W1039:0	W1040:0	W1041:0	W1042:0	W1043:0	W1044:0	W1045:0	W1046:0	W1047:0	W1048:0	W1049:0	W1050:0	W1051:0	W1052:0	W1053:0	W1054:0	W1055:0	W1056:0	W1057:0	W1058:0	W1059:0	W1060:0	W1061:0	W1062:0	W1063:0	W1064:0	W1065:0	W1066:0	W1067:0	W1068:0	W1069:0	W1070:0	W1071:0	W1072:0	W1073:0	W1074:-865167687	W1075:0	W1076:11904	W1077:24784	W1078:0	W1079:0	W1080:0	W1081:0	W1082:0	W1083:0	W1084:0	W1085:0	W1086:2	W1087:318767103	W1088:136	W1089:2080374804	W1090:0	W1091:0	W1092:0	W1093:0	W1094:0	W1095:0	W1096:0	W1097:0	W1098:0	W1099:0	W1100:0	W1101:0	W1102:0	W1103:0	W1104:0	W1105:0	W1106:0	W1107:0	W1108:0	W1109:0	W1110:0	W1111:0	W1112:0	W1113:0	W1114:0	W1115:0	W1116:0	W1117:0	W1118:0	W1119:0	W1120:0	W1121:0	W1122:0	W1123:0	W1124:0	W1125:0	W1126:-865167687	W1127:0	W1128:12112	W1129:24784	W1130:0	W1131:0	W1132:0	W1133:0	W1134:0	W1135:0	W1136:0	W1137:0	W1138:2	W1139:318767103	W1140:136	W1141:2080374804	W1142:0	W1143:0	W1144:0	W1145:0	W1146:0	W1147:0	W1148:0	W1149:0	W1150:0	W1151:0	W1152:0	W1153:0	W1154:0	W1155:0	W1156:0	W1157:0	W1158:0	W1159:0	W1160:0	W1161:0	W1162:0	W1163:0	W1164:0	W1165:0	W1166:0	W1167:0	W1168:0	W1169:0	W1170:0	W1171:0	W1172:0	W1173:0	W1174:0	W1175:0	W1176:0	W1177:0	W1178:-865167687	W1179:0	W1180:12320	W1181:24784	W1182:0	W1183:0	W1184:0	W1185:0	W1186:0	W1187:0	W1188:0	W1189:0	W1190:2	W1191:318767103	W1192:136	W1193:2080374804	W1194:0	W1195:0	W1196:0	W1197:0	W1198:0	W1199:0	W1200:0	W1201:0	W1202:0	W1203:0	W1204:0	W1205:0	W1206:0	W1207:0	W1208:0	W1209:0	W1210:0	W1211:0	W1212:0	W1213:0	W1214:0	W1215:0	W1216:0	W1217:0	W1218:0	W1219:0	W1220:0	W1221:0	W1222:0	W1223:0	W1224:0	W1225:0	W1226:0	W1227:0	W1228:0	W1229:0	W1230:-865167687	W1231:0	W1232:12528	W1233:24784	W1234:0	W1235:0	W1236:0	W1237:0	W1238:0	W1239:0	W1240:0	W1241:0	W1242:2	W1243:318767103	W1244:136	W1245:2080374804	W1246:0	W1247:0	W1248:0	W1249:0	W1250:0	W1251:0	W1252:0	W1253:0	W1254:0	W1255:0	W1256:0	W1257:0	W1258:0	W1259:0	W1260:0	W1261:0	W1262:0	W1263:0	W1264:0	W1265:0	W1266:0	W1267:0	W1268:0	W1269:0	W1270:0	W1271:0	W1272:0	W1273:0	W1274:0	W1275:0	W1276:0	W1277:0	W1278:0	W1279:0	W1280:0	W1281:0	W1282:-865167687	W1283:0	W1284:12736	W1285:24784	W1286:0	W1287:0	W1288:0	W1289:0	W1290:0	W1291:0	W1292:0	W1293:0	W1294:2	W1295:318767103	W1296:136	W1297:2080374804	W1298:0	W1299:0	W1300:0	W1301:0	W1302:0	W1303:0	W1304:0	W1305:0	W1306:0	W1307:0	W1308:0	W1309:0	W1310:0	W1311:0	W1312:0	W1313:0	W1314:0	W1315:0	W1316:0	W1317:0	W1318:0	W1319:0	W1320:0	W1321:0	W1322:0	W1323:0	W1324:0	W1325:0	W1326:0	W1327:0	W1328:0	W1329:0	W1330:0	W1331:0	W1332:0	W1333:0	W1334:-865167687	W1335:0	W1336:12944	W1337:24784	W1338:0	W1339:0	W1340:0	W1341:0	W1342:0	W1343:0	W1344:0	W1345:0	W1346:2	W1347:318767103	W1348:136	W1349:2080374804	W1350:0	W1351:0	W1352:0	W1353:0	W1354:0	W1355:0	W1356:0	W1357:0	W1358:0	W1359:0	W1360:0	W1361:0	W1362:0	W1363:0	W1364:0	W1365:0	W1366:0	W1367:0	W1368:0	W1369:0	W1370:0	W1371:0	W1372:0	W1373:0	W1374:0	W1375:0	W1376:0	W1377:0	W1378:0	W1379:0	W1380:0	W1381:0	W1382:0	W1383:0	W1384:0	W1385:0	W1386:-865167687	W1387:0	W1388:13152	W1389:24784	W1390:0	W1391:0	W1392:0	W1393:0	W1394:0	W1395:0	W1396:0	W1397:0	W1398:2	W1399:318767103	W1400:136	W1401:2080374804	W1402:0	W1403:0	W1404:0	W1405:0	W1406:0	W1407:0	W1408:0	W1409:0	W1410:0	W1411:0	W1412:0	W1413:0	W1414:0	W1415:0	W1416:0	W1417:0	W1418:0	W1419:0	W1420:0	W1421:0	W1422:0	W1423:0	W1424:0	W1425:0	W1426:0	W1427:0	W1428:0	W1429:0	W1430:0	W1431:0	W1432:0	W1433:0	W1434:0	W1435:0	W1436:0	W1437:0	W1438:-865167687	W1439:0	W1440:13360	W1441:24784	W1442:0	W1443:0	W1444:0	W1445:0	W1446:0	W1447:0	W1448:0	W1449:0	W1450:2	W1451:318767103	W1452:136	W1453:2080374804	W1454:0	W1455:0	W1456:0	W1457:0	W1458:0	W1459:0	W1460:0	W1461:0	W1462:0	W1463:0	W1464:0	W1465:0	W1466:0	W1467:0	W1468:0	W1469:0	W1470:0	W1471:0	W1472:0	W1473:0	W1474:0	W1475:0	W1476:0	W1477:0	W1478:0	W1479:0	W1480:0	W1481:0	W1482:0	W1483:0	W1484:0	W1485:0	W1486:0	W1487:0	W1488:0	W1489:0	W1490:-865167687	W1491:0	W1492:13568	W1493:24784	W1494:0	W1495:0	W1496:0	W1497:0	W1498:0	W1499:0	W1500:0	W1501:0	W1502:2	W1503:318767103	W1504:136	W1505:2080374804	W1506:0	W1507:0	W1508:0	W1509:0	W1510:0	W1511:0	W1512:0	W1513:0	W1514:0	W1515:0	W1516:0	W1517:0	W1518:0	W1519:0	W1520:0	W1521:0	W1522:0	W1523:0	W1524:0	W1525:0	W1526:0	W1527:0	W1528:0	W1529:0	W1530:0	W1531:0	W1532:0	W1533:0	W1534:0	W1535:0	W1536:0
single_issue_nums: WS0:0	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[BITSTREAM_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34816 {136:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 16 {8:2,}
traffic_breakdown_memtocore[BITSTREAM_ACC_R] = 640 {40:16,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 320 {40:8,}
maxmflatency = 263 
max_icnt2mem_latency = 206 
maxmrqlatency = 19 
max_icnt2sh_latency = 10 
averagemflatency = 131 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 9 
mrq_lat_table:7 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6 	1 	0 	67 	24 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	796 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       497         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       765         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2288         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2554         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2821         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/7 = 3.714286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        135       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        135       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        135       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        135       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        135       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7497 n_act=2 n_pre=1 n_ref_event=13744632839234567870 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=92 dram_eff=0.1304
bk0: 6a 7462i bk1: 0a 7505i bk2: 0a 7505i bk3: 0a 7505i bk4: 0a 7505i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7507i bk14: 0a 7507i bk15: 0a 7507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001599 
total_CMD = 7506 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 12 
Idle = 7454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7497 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 13744632839234567870 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.001199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00839329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7501 n_act=1 n_pre=0 n_ref_event=13744632839234567870 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=40 dram_eff=0.2
bk0: 4a 7488i bk1: 0a 7506i bk2: 0a 7506i bk3: 0a 7506i bk4: 0a 7506i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7506i bk14: 0a 7506i bk15: 0a 7506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 7506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13744632839234567870 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0054623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7501 n_act=1 n_pre=0 n_ref_event=13744632839234567870 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=40 dram_eff=0.2
bk0: 4a 7488i bk1: 0a 7506i bk2: 0a 7506i bk3: 0a 7506i bk4: 0a 7506i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7506i bk14: 0a 7506i bk15: 0a 7506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 7506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13744632839234567870 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00532907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7501 n_act=1 n_pre=0 n_ref_event=13744632839234567870 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=40 dram_eff=0.2
bk0: 4a 7488i bk1: 0a 7506i bk2: 0a 7506i bk3: 0a 7506i bk4: 0a 7506i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7506i bk14: 0a 7506i bk15: 0a 7506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 7506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13744632839234567870 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00519584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7501 n_act=1 n_pre=0 n_ref_event=13744632839234567870 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=40 dram_eff=0.2
bk0: 4a 7488i bk1: 0a 7506i bk2: 0a 7506i bk3: 0a 7506i bk4: 0a 7506i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7506i bk14: 0a 7506i bk15: 0a 7506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 7506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13744632839234567870 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00532907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7506 n_nop=7501 n_act=1 n_pre=0 n_ref_event=13744632839234567870 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=40 dram_eff=0.2
bk0: 4a 7488i bk1: 0a 7506i bk2: 0a 7506i bk3: 0a 7506i bk4: 0a 7506i bk5: 0a 7506i bk6: 0a 7506i bk7: 0a 7506i bk8: 0a 7506i bk9: 0a 7506i bk10: 0a 7506i bk11: 0a 7506i bk12: 0a 7506i bk13: 0a 7506i bk14: 0a 7506i bk15: 0a 7506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 7506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7506 
n_nop = 7501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13744632839234567870 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0054623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14, Miss = 6, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1050
L2_total_cache_miss_rate = 0.9425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1012
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[BITSTREAM_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1114
icnt_total_pkts_simt_to_mem=1047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90022
	minimum = 5
	maximum = 13
Network latency average = 6.1285
	minimum = 5
	maximum = 8
Slowest packet = 44
Flit latency average = 5.37205
	minimum = 5
	maximum = 8
Slowest flit = 147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00907202
	minimum = 0 (at node 13)
	maximum = 0.0490593 (at node 0)
Accepted packet rate average = 0.00907202
	minimum = 0 (at node 13)
	maximum = 0.195885 (at node 0)
Injected flit rate average = 0.0140737
	minimum = 0 (at node 13)
	maximum = 0.184104 (at node 0)
Accepted flit rate average= 0.0140737
	minimum = 0 (at node 13)
	maximum = 0.195885 (at node 0)
Injected packet length average = 1.55133
Accepted packet length average = 1.55133
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.90022 (1 samples)
	minimum = 5 (1 samples)
	maximum = 13 (1 samples)
Network latency average = 6.1285 (1 samples)
	minimum = 5 (1 samples)
	maximum = 8 (1 samples)
Flit latency average = 5.37205 (1 samples)
	minimum = 5 (1 samples)
	maximum = 8 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00907202 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0490593 (1 samples)
Accepted packet rate average = 0.00907202 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.195885 (1 samples)
Injected flit rate average = 0.0140737 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.184104 (1 samples)
Accepted flit rate average = 0.0140737 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.195885 (1 samples)
Injected packet size average = 1.55133 (1 samples)
Accepted packet size average = 1.55133 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 0 (inst/sec)
gpgpu_simulation_rate = 5687 (cycle/sec)
gpgpu_silicon_slowdown = 123087x
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemcpyInternal(void*, const void*, size_t, cudaMemcpyKind, gpgpu_context*)" has been called.
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x619000015e80
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: stream 0 performing memcpy device-to-host
GPGPU-Sim PTX: copying 1024 bytes from GPU[0xc0000800] to CPU[0x619000015e80] ...GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000800, local_subpart=1, global_subpart=5, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000820, local_subpart=1, global_subpart=5, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000840, local_subpart=1, global_subpart=5, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000860, local_subpart=1, global_subpart=5, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c0000880, local_subpart=1, global_subpart=5, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00008a0, local_subpart=1, global_subpart=5, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00008c0, local_subpart=1, global_subpart=5, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  2 - Copy Engine Request Received For Address=c00008e0, local_subpart=1, global_subpart=5, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000900, local_subpart=1, global_subpart=7, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000920, local_subpart=1, global_subpart=7, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000940, local_subpart=1, global_subpart=7, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000960, local_subpart=1, global_subpart=7, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c0000980, local_subpart=1, global_subpart=7, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00009a0, local_subpart=1, global_subpart=7, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00009c0, local_subpart=1, global_subpart=7, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  3 - Copy Engine Request Received For Address=c00009e0, local_subpart=1, global_subpart=7, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000a00, local_subpart=1, global_subpart=9, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000a20, local_subpart=1, global_subpart=9, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000a40, local_subpart=1, global_subpart=9, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000a60, local_subpart=1, global_subpart=9, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000a80, local_subpart=1, global_subpart=9, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000aa0, local_subpart=1, global_subpart=9, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000ac0, local_subpart=1, global_subpart=9, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  4 - Copy Engine Request Received For Address=c0000ae0, local_subpart=1, global_subpart=9, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000b00, local_subpart=1, global_subpart=11, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000b20, local_subpart=1, global_subpart=11, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000b40, local_subpart=1, global_subpart=11, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000b60, local_subpart=1, global_subpart=11, sector_mask=1000 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000b80, local_subpart=1, global_subpart=11, sector_mask=0001 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000ba0, local_subpart=1, global_subpart=11, sector_mask=0010 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000bc0, local_subpart=1, global_subpart=11, sector_mask=0100 
GPGPU-Sim Cycle 5687: MEMORY_PARTITION_UNIT -  5 - Copy Engine Request Received For Address=c0000be0, local_subpart=1, global_subpart=11, sector_mask=1000 
 done.
GPGPU-Sim: ** STOP simulation thread (no work) **
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***
CPU and GPU results match for the top 10 records.

       .-"""""-.
     .'         '.
    :             :
   :    ^     ^    :
   :     .---.     :
    :   (     )   :
     '.  '---'  .'
       '-.....-'

1991  3 18 12 19 DEBBY      28.5  87.8  107  850 --> Distance=2.662703
1957  6 25 12 27 GORDON     37.1  86.6   24  792 --> Distance=7.872102
1996  6 22 18  5 WILLIAM    36.4  95.6  150  603 --> Distance=8.504117
1984  1 14  0 27 ALBERTO    37.3  94.5   28  655 --> Distance=8.575546
1962  8 15  0 27 ERNESTO    36.5  82.5  113  148 --> Distance=9.924717
1969  4 10  6 22 WILLIAM    40.4  97.7  108  774 --> Distance=12.940247
1961 11  7 18 14 ALBERTO    35.5 101.8  124  712 --> Distance=13.018835
1973  5 27 18 20 CHRIS      17.9  95.2   98  449 --> Distance=13.170040
1973  3 21 18  6 KIRK       22.5  78.3   37  681 --> Distance=13.897479
1962  3 23  0  4 MICHAEL    38.2  78.3  162  416 --> Distance=14.287405


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaFree(void*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaFree(void*)" has been called.


GPGPU-Sim PTX: CUDA API function "void __cudaUnregisterFatBinary(void**)" has been called.
GPGPU-Sim: *** exit detected ***
