
Project_thermostat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000030  00800100  0000119a  0000122e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000119a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000644  00800130  00800130  0000125e  2**0
                  ALLOC
  3 .stab         00000888  00000000  00000000  00001260  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001f4  00000000  00000000  00001ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00001cdc  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000003d0  00000000  00000000  00001d0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004128  00000000  00000000  000020db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000109a  00000000  00000000  00006203  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002bd5  00000000  00000000  0000729d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000a1c  00000000  00000000  00009e74  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000012d7  00000000  00000000  0000a890  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000032d4  00000000  00000000  0000bb67  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003f8  00000000  00000000  0000ee3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	3b c5       	rjmp	.+2678   	; 0xaac <__vector_13>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	3f c0       	rjmp	.+126    	; 0xc8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c0       	rjmp	.+122    	; 0xc8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e9       	ldi	r30, 0x9A	; 154
      a0:	f1 e1       	ldi	r31, 0x11	; 17
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a0 33       	cpi	r26, 0x30	; 48
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	27 e0       	ldi	r18, 0x07	; 7
      b4:	a0 e3       	ldi	r26, 0x30	; 48
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a4 37       	cpi	r26, 0x74	; 116
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	66 d3       	rcall	.+1740   	; 0x790 <main>
      c4:	0c 94 cb 08 	jmp	0x1196	; 0x1196 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <pvPortMalloc>:
      ca:	cf 93       	push	r28
      cc:	df 93       	push	r29
      ce:	ec 01       	movw	r28, r24
      d0:	4a d6       	rcall	.+3220   	; 0xd66 <vTaskSuspendAll>
      d2:	40 91 30 01 	lds	r20, 0x0130
      d6:	50 91 31 01 	lds	r21, 0x0131
      da:	9e 01       	movw	r18, r28
      dc:	24 0f       	add	r18, r20
      de:	35 1f       	adc	r19, r21
      e0:	2c 3d       	cpi	r18, 0xDC	; 220
      e2:	85 e0       	ldi	r24, 0x05	; 5
      e4:	38 07       	cpc	r19, r24
      e6:	58 f4       	brcc	.+22     	; 0xfe <pvPortMalloc+0x34>
      e8:	42 17       	cp	r20, r18
      ea:	53 07       	cpc	r21, r19
      ec:	58 f4       	brcc	.+22     	; 0x104 <pvPortMalloc+0x3a>
      ee:	ea 01       	movw	r28, r20
      f0:	ce 5c       	subi	r28, 0xCE	; 206
      f2:	de 4f       	sbci	r29, 0xFE	; 254
      f4:	30 93 31 01 	sts	0x0131, r19
      f8:	20 93 30 01 	sts	0x0130, r18
      fc:	05 c0       	rjmp	.+10     	; 0x108 <pvPortMalloc+0x3e>
      fe:	c0 e0       	ldi	r28, 0x00	; 0
     100:	d0 e0       	ldi	r29, 0x00	; 0
     102:	02 c0       	rjmp	.+4      	; 0x108 <pvPortMalloc+0x3e>
     104:	c0 e0       	ldi	r28, 0x00	; 0
     106:	d0 e0       	ldi	r29, 0x00	; 0
     108:	f5 d6       	rcall	.+3562   	; 0xef4 <xTaskResumeAll>
     10a:	8c 2f       	mov	r24, r28
     10c:	9d 2f       	mov	r25, r29
     10e:	df 91       	pop	r29
     110:	cf 91       	pop	r28
     112:	08 95       	ret

00000114 <vPortFree>:
     114:	08 95       	ret

00000116 <vListInitialise>:
     116:	fc 01       	movw	r30, r24
     118:	03 96       	adiw	r24, 0x03	; 3
     11a:	92 83       	std	Z+2, r25	; 0x02
     11c:	81 83       	std	Z+1, r24	; 0x01
     11e:	2f ef       	ldi	r18, 0xFF	; 255
     120:	3f ef       	ldi	r19, 0xFF	; 255
     122:	34 83       	std	Z+4, r19	; 0x04
     124:	23 83       	std	Z+3, r18	; 0x03
     126:	96 83       	std	Z+6, r25	; 0x06
     128:	85 83       	std	Z+5, r24	; 0x05
     12a:	90 87       	std	Z+8, r25	; 0x08
     12c:	87 83       	std	Z+7, r24	; 0x07
     12e:	10 82       	st	Z, r1
     130:	08 95       	ret

00000132 <vListInitialiseItem>:
     132:	fc 01       	movw	r30, r24
     134:	11 86       	std	Z+9, r1	; 0x09
     136:	10 86       	std	Z+8, r1	; 0x08
     138:	08 95       	ret

0000013a <vListInsertEnd>:
     13a:	cf 93       	push	r28
     13c:	df 93       	push	r29
     13e:	fc 01       	movw	r30, r24
     140:	db 01       	movw	r26, r22
     142:	21 81       	ldd	r18, Z+1	; 0x01
     144:	32 81       	ldd	r19, Z+2	; 0x02
     146:	e9 01       	movw	r28, r18
     148:	8a 81       	ldd	r24, Y+2	; 0x02
     14a:	9b 81       	ldd	r25, Y+3	; 0x03
     14c:	13 96       	adiw	r26, 0x03	; 3
     14e:	9c 93       	st	X, r25
     150:	8e 93       	st	-X, r24
     152:	12 97       	sbiw	r26, 0x02	; 2
     154:	81 81       	ldd	r24, Z+1	; 0x01
     156:	92 81       	ldd	r25, Z+2	; 0x02
     158:	15 96       	adiw	r26, 0x05	; 5
     15a:	9c 93       	st	X, r25
     15c:	8e 93       	st	-X, r24
     15e:	14 97       	sbiw	r26, 0x04	; 4
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	ec 01       	movw	r28, r24
     166:	7d 83       	std	Y+5, r23	; 0x05
     168:	6c 83       	std	Y+4, r22	; 0x04
     16a:	e9 01       	movw	r28, r18
     16c:	7b 83       	std	Y+3, r23	; 0x03
     16e:	6a 83       	std	Y+2, r22	; 0x02
     170:	72 83       	std	Z+2, r23	; 0x02
     172:	61 83       	std	Z+1, r22	; 0x01
     174:	19 96       	adiw	r26, 0x09	; 9
     176:	fc 93       	st	X, r31
     178:	ee 93       	st	-X, r30
     17a:	18 97       	sbiw	r26, 0x08	; 8
     17c:	80 81       	ld	r24, Z
     17e:	8f 5f       	subi	r24, 0xFF	; 255
     180:	80 83       	st	Z, r24
     182:	df 91       	pop	r29
     184:	cf 91       	pop	r28
     186:	08 95       	ret

00000188 <vListInsert>:
     188:	cf 93       	push	r28
     18a:	df 93       	push	r29
     18c:	eb 01       	movw	r28, r22
     18e:	48 81       	ld	r20, Y
     190:	59 81       	ldd	r21, Y+1	; 0x01
     192:	4f 3f       	cpi	r20, 0xFF	; 255
     194:	2f ef       	ldi	r18, 0xFF	; 255
     196:	52 07       	cpc	r21, r18
     198:	31 f4       	brne	.+12     	; 0x1a6 <vListInsert+0x1e>
     19a:	dc 01       	movw	r26, r24
     19c:	17 96       	adiw	r26, 0x07	; 7
     19e:	ed 91       	ld	r30, X+
     1a0:	fc 91       	ld	r31, X
     1a2:	18 97       	sbiw	r26, 0x08	; 8
     1a4:	17 c0       	rjmp	.+46     	; 0x1d4 <vListInsert+0x4c>
     1a6:	fc 01       	movw	r30, r24
     1a8:	33 96       	adiw	r30, 0x03	; 3
     1aa:	dc 01       	movw	r26, r24
     1ac:	15 96       	adiw	r26, 0x05	; 5
     1ae:	2d 91       	ld	r18, X+
     1b0:	3c 91       	ld	r19, X
     1b2:	16 97       	sbiw	r26, 0x06	; 6
     1b4:	d9 01       	movw	r26, r18
     1b6:	2d 91       	ld	r18, X+
     1b8:	3c 91       	ld	r19, X
     1ba:	42 17       	cp	r20, r18
     1bc:	53 07       	cpc	r21, r19
     1be:	50 f0       	brcs	.+20     	; 0x1d4 <vListInsert+0x4c>
     1c0:	02 80       	ldd	r0, Z+2	; 0x02
     1c2:	f3 81       	ldd	r31, Z+3	; 0x03
     1c4:	e0 2d       	mov	r30, r0
     1c6:	a2 81       	ldd	r26, Z+2	; 0x02
     1c8:	b3 81       	ldd	r27, Z+3	; 0x03
     1ca:	2d 91       	ld	r18, X+
     1cc:	3c 91       	ld	r19, X
     1ce:	42 17       	cp	r20, r18
     1d0:	53 07       	cpc	r21, r19
     1d2:	b0 f7       	brcc	.-20     	; 0x1c0 <vListInsert+0x38>
     1d4:	a2 81       	ldd	r26, Z+2	; 0x02
     1d6:	b3 81       	ldd	r27, Z+3	; 0x03
     1d8:	bb 83       	std	Y+3, r27	; 0x03
     1da:	aa 83       	std	Y+2, r26	; 0x02
     1dc:	15 96       	adiw	r26, 0x05	; 5
     1de:	dc 93       	st	X, r29
     1e0:	ce 93       	st	-X, r28
     1e2:	14 97       	sbiw	r26, 0x04	; 4
     1e4:	fd 83       	std	Y+5, r31	; 0x05
     1e6:	ec 83       	std	Y+4, r30	; 0x04
     1e8:	d3 83       	std	Z+3, r29	; 0x03
     1ea:	c2 83       	std	Z+2, r28	; 0x02
     1ec:	99 87       	std	Y+9, r25	; 0x09
     1ee:	88 87       	std	Y+8, r24	; 0x08
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 81       	ld	r18, Z
     1f4:	2f 5f       	subi	r18, 0xFF	; 255
     1f6:	20 83       	st	Z, r18
     1f8:	df 91       	pop	r29
     1fa:	cf 91       	pop	r28
     1fc:	08 95       	ret

000001fe <vListRemove>:
     1fe:	fc 01       	movw	r30, r24
     200:	a2 81       	ldd	r26, Z+2	; 0x02
     202:	b3 81       	ldd	r27, Z+3	; 0x03
     204:	84 81       	ldd	r24, Z+4	; 0x04
     206:	95 81       	ldd	r25, Z+5	; 0x05
     208:	15 96       	adiw	r26, 0x05	; 5
     20a:	9c 93       	st	X, r25
     20c:	8e 93       	st	-X, r24
     20e:	14 97       	sbiw	r26, 0x04	; 4
     210:	a4 81       	ldd	r26, Z+4	; 0x04
     212:	b5 81       	ldd	r27, Z+5	; 0x05
     214:	82 81       	ldd	r24, Z+2	; 0x02
     216:	93 81       	ldd	r25, Z+3	; 0x03
     218:	13 96       	adiw	r26, 0x03	; 3
     21a:	9c 93       	st	X, r25
     21c:	8e 93       	st	-X, r24
     21e:	12 97       	sbiw	r26, 0x02	; 2
     220:	a0 85       	ldd	r26, Z+8	; 0x08
     222:	b1 85       	ldd	r27, Z+9	; 0x09
     224:	11 96       	adiw	r26, 0x01	; 1
     226:	8d 91       	ld	r24, X+
     228:	9c 91       	ld	r25, X
     22a:	12 97       	sbiw	r26, 0x02	; 2
     22c:	8e 17       	cp	r24, r30
     22e:	9f 07       	cpc	r25, r31
     230:	31 f4       	brne	.+12     	; 0x23e <vListRemove+0x40>
     232:	84 81       	ldd	r24, Z+4	; 0x04
     234:	95 81       	ldd	r25, Z+5	; 0x05
     236:	12 96       	adiw	r26, 0x02	; 2
     238:	9c 93       	st	X, r25
     23a:	8e 93       	st	-X, r24
     23c:	11 97       	sbiw	r26, 0x01	; 1
     23e:	11 86       	std	Z+9, r1	; 0x09
     240:	10 86       	std	Z+8, r1	; 0x08
     242:	8c 91       	ld	r24, X
     244:	81 50       	subi	r24, 0x01	; 1
     246:	8c 93       	st	X, r24
     248:	08 95       	ret

0000024a <initUSART>:
     24a:	81 30       	cpi	r24, 0x01	; 1
     24c:	81 f0       	breq	.+32     	; 0x26e <initUSART+0x24>
     24e:	e1 ec       	ldi	r30, 0xC1	; 193
     250:	f0 e0       	ldi	r31, 0x00	; 0
     252:	80 81       	ld	r24, Z
     254:	88 61       	ori	r24, 0x18	; 24
     256:	80 83       	st	Z, r24
     258:	e2 ec       	ldi	r30, 0xC2	; 194
     25a:	f0 e0       	ldi	r31, 0x00	; 0
     25c:	80 81       	ld	r24, Z
     25e:	86 60       	ori	r24, 0x06	; 6
     260:	80 83       	st	Z, r24
     262:	83 e3       	ldi	r24, 0x33	; 51
     264:	80 93 c4 00 	sts	0x00C4, r24
     268:	10 92 c5 00 	sts	0x00C5, r1
     26c:	08 95       	ret
     26e:	e9 ec       	ldi	r30, 0xC9	; 201
     270:	f0 e0       	ldi	r31, 0x00	; 0
     272:	80 81       	ld	r24, Z
	static unsigned char dummy;
	if (usartNum != 1) {
		while ( UCSR0A & (1 << RXC0) ) { dummy = UDR0; }
	}
	else {
		while ( UCSR1A & (1 << RXC1) ) { dummy = UDR1; }
     274:	88 61       	ori	r24, 0x18	; 24
     276:	80 83       	st	Z, r24
     278:	ea ec       	ldi	r30, 0xCA	; 202
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	80 81       	ld	r24, Z
     27e:	86 60       	ori	r24, 0x06	; 6
     280:	80 83       	st	Z, r24
     282:	83 e3       	ldi	r24, 0x33	; 51
     284:	80 93 cc 00 	sts	0x00CC, r24
     288:	10 92 cd 00 	sts	0x00CD, r1
     28c:	08 95       	ret

0000028e <USART_IsSendReady>:
     28e:	81 30       	cpi	r24, 0x01	; 1
     290:	21 f0       	breq	.+8      	; 0x29a <USART_IsSendReady+0xc>
     292:	80 91 c0 00 	lds	r24, 0x00C0
     296:	80 72       	andi	r24, 0x20	; 32
     298:	08 95       	ret
     29a:	80 91 c8 00 	lds	r24, 0x00C8
     29e:	80 72       	andi	r24, 0x20	; 32
     2a0:	08 95       	ret

000002a2 <USART_HasTransmitted>:
     2a2:	81 30       	cpi	r24, 0x01	; 1
     2a4:	21 f0       	breq	.+8      	; 0x2ae <USART_HasTransmitted+0xc>
     2a6:	80 91 c0 00 	lds	r24, 0x00C0
     2aa:	80 74       	andi	r24, 0x40	; 64
     2ac:	08 95       	ret
     2ae:	80 91 c8 00 	lds	r24, 0x00C8
     2b2:	80 74       	andi	r24, 0x40	; 64
     2b4:	08 95       	ret

000002b6 <USART_HasReceived>:
     2b6:	81 30       	cpi	r24, 0x01	; 1
     2b8:	21 f0       	breq	.+8      	; 0x2c2 <USART_HasReceived+0xc>
     2ba:	80 91 c0 00 	lds	r24, 0x00C0
     2be:	80 78       	andi	r24, 0x80	; 128
     2c0:	08 95       	ret
     2c2:	80 91 c8 00 	lds	r24, 0x00C8
     2c6:	80 78       	andi	r24, 0x80	; 128
     2c8:	08 95       	ret

000002ca <USART_Send>:
//Parameter: Takes a single unsigned char value
//			 usartNum specifies which USART will send the char
//Returns: None
void USART_Send(unsigned char sendMe, unsigned char usartNum)
{
	if (usartNum != 1) {
     2ca:	61 30       	cpi	r22, 0x01	; 1
     2cc:	41 f0       	breq	.+16     	; 0x2de <USART_Send+0x14>
		while( !(UCSR0A & (1 << UDRE0)) );
     2ce:	e0 ec       	ldi	r30, 0xC0	; 192
     2d0:	f0 e0       	ldi	r31, 0x00	; 0
     2d2:	90 81       	ld	r25, Z
     2d4:	95 ff       	sbrs	r25, 5
     2d6:	fd cf       	rjmp	.-6      	; 0x2d2 <USART_Send+0x8>
		UDR0 = sendMe;
     2d8:	80 93 c6 00 	sts	0x00C6, r24
     2dc:	08 95       	ret
	}
	else {
		while( !(UCSR1A & (1 << UDRE1)) );
     2de:	e8 ec       	ldi	r30, 0xC8	; 200
     2e0:	f0 e0       	ldi	r31, 0x00	; 0
     2e2:	90 81       	ld	r25, Z
     2e4:	95 ff       	sbrs	r25, 5
     2e6:	fd cf       	rjmp	.-6      	; 0x2e2 <USART_Send+0x18>
		UDR1 = sendMe;
     2e8:	80 93 ce 00 	sts	0x00CE, r24
     2ec:	08 95       	ret

000002ee <USART_Receive>:
//Functionality - receives an 8-bit char value
//Parameter: usartNum specifies which USART is waiting to receive data
//Returns: Unsigned char data from the receive buffer
unsigned char USART_Receive(unsigned char usartNum)
{
	if (usartNum != 1) {
     2ee:	81 30       	cpi	r24, 0x01	; 1
     2f0:	41 f0       	breq	.+16     	; 0x302 <USART_Receive+0x14>
		while ( !(UCSR0A & (1 << RXC0)) ); // Wait for data to be received
     2f2:	e0 ec       	ldi	r30, 0xC0	; 192
     2f4:	f0 e0       	ldi	r31, 0x00	; 0
     2f6:	80 81       	ld	r24, Z
     2f8:	88 23       	and	r24, r24
     2fa:	ec f7       	brge	.-6      	; 0x2f6 <USART_Receive+0x8>
		return UDR0; // Get and return received data from buffer
     2fc:	80 91 c6 00 	lds	r24, 0x00C6
     300:	08 95       	ret
	}
	else {
		while ( !(UCSR1A & (1 << RXC1)) );
     302:	e8 ec       	ldi	r30, 0xC8	; 200
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	88 23       	and	r24, r24
     30a:	ec f7       	brge	.-6      	; 0x306 <USART_Receive+0x18>
		return UDR1;
     30c:	80 91 ce 00 	lds	r24, 0x00CE
	}
}
     310:	08 95       	ret

00000312 <num_to_sevseg>:
enum sendState 	{send_init, send} send_state;

// Helper methods
unsigned char num_to_sevseg(unsigned char input)
{
	switch(input)
     312:	85 30       	cpi	r24, 0x05	; 5
     314:	d9 f0       	breq	.+54     	; 0x34c <num_to_sevseg+0x3a>
     316:	58 f4       	brcc	.+22     	; 0x32e <num_to_sevseg+0x1c>
     318:	82 30       	cpi	r24, 0x02	; 2
     31a:	91 f0       	breq	.+36     	; 0x340 <num_to_sevseg+0x2e>
     31c:	18 f4       	brcc	.+6      	; 0x324 <num_to_sevseg+0x12>
     31e:	81 30       	cpi	r24, 0x01	; 1
     320:	69 f4       	brne	.+26     	; 0x33c <num_to_sevseg+0x2a>
     322:	1e c0       	rjmp	.+60     	; 0x360 <num_to_sevseg+0x4e>
     324:	83 30       	cpi	r24, 0x03	; 3
     326:	71 f0       	breq	.+28     	; 0x344 <num_to_sevseg+0x32>
     328:	84 30       	cpi	r24, 0x04	; 4
     32a:	41 f4       	brne	.+16     	; 0x33c <num_to_sevseg+0x2a>
     32c:	0d c0       	rjmp	.+26     	; 0x348 <num_to_sevseg+0x36>
     32e:	87 30       	cpi	r24, 0x07	; 7
     330:	89 f0       	breq	.+34     	; 0x354 <num_to_sevseg+0x42>
     332:	70 f0       	brcs	.+28     	; 0x350 <num_to_sevseg+0x3e>
     334:	88 30       	cpi	r24, 0x08	; 8
     336:	81 f0       	breq	.+32     	; 0x358 <num_to_sevseg+0x46>
     338:	89 30       	cpi	r24, 0x09	; 9
     33a:	81 f0       	breq	.+32     	; 0x35c <num_to_sevseg+0x4a>
	{
		case 0:
			return 0x77;
     33c:	87 e7       	ldi	r24, 0x77	; 119
     33e:	08 95       	ret
		case 1:
			return 0x14;
		case 2:
			return 0xB3;
     340:	83 eb       	ldi	r24, 0xB3	; 179
     342:	08 95       	ret
		case 3:
			return 0xB6;
     344:	86 eb       	ldi	r24, 0xB6	; 182
     346:	08 95       	ret
		case 4:
			return 0xD4;
     348:	84 ed       	ldi	r24, 0xD4	; 212
     34a:	08 95       	ret
		case 5:
			return 0xE6;
     34c:	86 ee       	ldi	r24, 0xE6	; 230
     34e:	08 95       	ret
		case 6:
			return 0xE7;
     350:	87 ee       	ldi	r24, 0xE7	; 231
     352:	08 95       	ret
		case 7:
			return 0x34;
     354:	84 e3       	ldi	r24, 0x34	; 52
     356:	08 95       	ret
		case 8:
			return 0xF7;
     358:	87 ef       	ldi	r24, 0xF7	; 247
     35a:	08 95       	ret
		case 9:
			return 0xF6;
     35c:	86 ef       	ldi	r24, 0xF6	; 246
     35e:	08 95       	ret
	switch(input)
	{
		case 0:
			return 0x77;
		case 1:
			return 0x14;
     360:	84 e1       	ldi	r24, 0x14	; 20
		case 9:
			return 0xF6;
		default:
			return 0x77;
	}
}
     362:	08 95       	ret

00000364 <transmit_data>:

void transmit_data(volatile uint8_t *port, unsigned char data, unsigned char reg) 
{
     364:	fc 01       	movw	r30, r24
	int i;
	for (i = 7; i >= 0 ; --i) {
     366:	87 e0       	ldi	r24, 0x07	; 7
     368:	90 e0       	ldi	r25, 0x00	; 0
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		if(reg == 1){*port = 0x08;}
     36a:	b8 e0       	ldi	r27, 0x08	; 8
		else{*port = 0x20;}
		// set SER = next bit of data to be sent.
		*port |= ((data >> i) & 0x01);
     36c:	70 e0       	ldi	r23, 0x00	; 0
	int i;
	for (i = 7; i >= 0 ; --i) {
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		if(reg == 1){*port = 0x08;}
		else{*port = 0x20;}
     36e:	a0 e2       	ldi	r26, 0x20	; 32
{
	int i;
	for (i = 7; i >= 0 ; --i) {
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		if(reg == 1){*port = 0x08;}
     370:	41 30       	cpi	r20, 0x01	; 1
     372:	99 f4       	brne	.+38     	; 0x39a <transmit_data+0x36>
     374:	b0 83       	st	Z, r27
		else{*port = 0x20;}
		// set SER = next bit of data to be sent.
		*port |= ((data >> i) & 0x01);
     376:	50 81       	ld	r21, Z
     378:	9b 01       	movw	r18, r22
     37a:	08 2e       	mov	r0, r24
     37c:	02 c0       	rjmp	.+4      	; 0x382 <transmit_data+0x1e>
     37e:	35 95       	asr	r19
     380:	27 95       	ror	r18
     382:	0a 94       	dec	r0
     384:	e2 f7       	brpl	.-8      	; 0x37e <transmit_data+0x1a>
     386:	21 70       	andi	r18, 0x01	; 1
     388:	33 27       	eor	r19, r19
     38a:	25 2b       	or	r18, r21
     38c:	20 83       	st	Z, r18
		// set SRCLK = 1. Rising edge shifts next bit of data into the shift register
		*port |= 0x04;
     38e:	20 81       	ld	r18, Z
     390:	24 60       	ori	r18, 0x04	; 4
     392:	20 83       	st	Z, r18
}

void transmit_data(volatile uint8_t *port, unsigned char data, unsigned char reg) 
{
	int i;
	for (i = 7; i >= 0 ; --i) {
     394:	01 97       	sbiw	r24, 0x01	; 1
     396:	60 f7       	brcc	.-40     	; 0x370 <transmit_data+0xc>
     398:	13 c0       	rjmp	.+38     	; 0x3c0 <transmit_data+0x5c>
		// Sets SRCLR to 1 allowing data to be set
		// Also clears SRCLK in preparation of sending data
		if(reg == 1){*port = 0x08;}
		else{*port = 0x20;}
     39a:	a0 83       	st	Z, r26
		// set SER = next bit of data to be sent.
		*port |= ((data >> i) & 0x01);
     39c:	50 81       	ld	r21, Z
     39e:	9b 01       	movw	r18, r22
     3a0:	08 2e       	mov	r0, r24
     3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <transmit_data+0x44>
     3a4:	35 95       	asr	r19
     3a6:	27 95       	ror	r18
     3a8:	0a 94       	dec	r0
     3aa:	e2 f7       	brpl	.-8      	; 0x3a4 <transmit_data+0x40>
     3ac:	21 70       	andi	r18, 0x01	; 1
     3ae:	33 27       	eor	r19, r19
     3b0:	25 2b       	or	r18, r21
     3b2:	20 83       	st	Z, r18
		// set SRCLK = 1. Rising edge shifts next bit of data into the shift register
		*port |= 0x04;
     3b4:	20 81       	ld	r18, Z
     3b6:	24 60       	ori	r18, 0x04	; 4
     3b8:	20 83       	st	Z, r18
}

void transmit_data(volatile uint8_t *port, unsigned char data, unsigned char reg) 
{
	int i;
	for (i = 7; i >= 0 ; --i) {
     3ba:	01 97       	sbiw	r24, 0x01	; 1
     3bc:	c8 f6       	brcc	.-78     	; 0x370 <transmit_data+0xc>
     3be:	04 c0       	rjmp	.+8      	; 0x3c8 <transmit_data+0x64>
		*port |= ((data >> i) & 0x01);
		// set SRCLK = 1. Rising edge shifts next bit of data into the shift register
		*port |= 0x04;
	}
	// set RCLK = 1. Rising edge copies data from the ?Shift? register to the ?Storage? register
	if(reg == 1){*port |= 0x02;}
     3c0:	80 81       	ld	r24, Z
     3c2:	82 60       	ori	r24, 0x02	; 2
     3c4:	80 83       	st	Z, r24
     3c6:	03 c0       	rjmp	.+6      	; 0x3ce <transmit_data+0x6a>
	else{*port |= 0x10;}
     3c8:	80 81       	ld	r24, Z
     3ca:	80 61       	ori	r24, 0x10	; 16
     3cc:	80 83       	st	Z, r24
	// clears all lines in preparation of a new transmission
	*port = 0x00;
     3ce:	10 82       	st	Z, r1
     3d0:	08 95       	ret

000003d2 <receive_SM>:

// State Machines
void receive_SM()
{
	// SM Transitions
	switch(rec_state)
     3d2:	80 91 6c 07 	lds	r24, 0x076C
     3d6:	88 23       	and	r24, r24
     3d8:	19 f0       	breq	.+6      	; 0x3e0 <receive_SM+0xe>
     3da:	81 30       	cpi	r24, 0x01	; 1
     3dc:	79 f4       	brne	.+30     	; 0x3fc <receive_SM+0x2a>
     3de:	0b c0       	rjmp	.+22     	; 0x3f6 <receive_SM+0x24>
	{
		case rec_init:
			if (USART_HasReceived(0)) {rec_state = receive;}
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	69 df       	rcall	.-302    	; 0x2b6 <USART_HasReceived>
     3e4:	88 23       	and	r24, r24
     3e6:	21 f0       	breq	.+8      	; 0x3f0 <receive_SM+0x1e>
     3e8:	81 e0       	ldi	r24, 0x01	; 1
     3ea:	80 93 6c 07 	sts	0x076C, r24
     3ee:	08 c0       	rjmp	.+16     	; 0x400 <receive_SM+0x2e>
			else rec_state = rec_init;
     3f0:	10 92 6c 07 	sts	0x076C, r1
     3f4:	08 95       	ret
			break;
		case receive:
			rec_state = rec_init;
     3f6:	10 92 6c 07 	sts	0x076C, r1
			break;
     3fa:	08 95       	ret
		default:
			break;
	}
	
	// SM Actions
	switch(rec_state)
     3fc:	81 30       	cpi	r24, 0x01	; 1
     3fe:	29 f5       	brne	.+74     	; 0x44a <receive_SM+0x78>
	{
		case rec_init:
			break;
		case receive:
			desired_temp = USART_Receive(0);
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	75 df       	rcall	.-278    	; 0x2ee <USART_Receive>
     404:	80 93 70 07 	sts	0x0770, r24
			first_digit = desired_temp / 10;
     408:	9d ec       	ldi	r25, 0xCD	; 205
     40a:	89 9f       	mul	r24, r25
     40c:	91 2d       	mov	r25, r1
     40e:	11 24       	eor	r1, r1
     410:	96 95       	lsr	r25
     412:	96 95       	lsr	r25
     414:	96 95       	lsr	r25
     416:	90 93 6a 07 	sts	0x076A, r25
			second_digit = desired_temp % 10;
     41a:	29 2f       	mov	r18, r25
     41c:	22 0f       	add	r18, r18
     41e:	32 2f       	mov	r19, r18
     420:	33 0f       	add	r19, r19
     422:	33 0f       	add	r19, r19
     424:	23 0f       	add	r18, r19
     426:	82 1b       	sub	r24, r18
     428:	80 93 6b 07 	sts	0x076B, r24
			transmit_data(&PORTB, num_to_sevseg(first_digit), 1);
     42c:	89 2f       	mov	r24, r25
     42e:	71 df       	rcall	.-286    	; 0x312 <num_to_sevseg>
     430:	41 e0       	ldi	r20, 0x01	; 1
     432:	68 2f       	mov	r22, r24
     434:	85 e2       	ldi	r24, 0x25	; 37
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	95 df       	rcall	.-214    	; 0x364 <transmit_data>
			transmit_data(&PORTB, num_to_sevseg(second_digit), 2);
     43a:	80 91 6b 07 	lds	r24, 0x076B
     43e:	69 df       	rcall	.-302    	; 0x312 <num_to_sevseg>
     440:	42 e0       	ldi	r20, 0x02	; 2
     442:	68 2f       	mov	r22, r24
     444:	85 e2       	ldi	r24, 0x25	; 37
     446:	90 e0       	ldi	r25, 0x00	; 0
     448:	8d cf       	rjmp	.-230    	; 0x364 <transmit_data>
     44a:	08 95       	ret

0000044c <RecTask>:
}

// Tasks
void RecTask() 
{
	rec_state = rec_init;
     44c:	10 92 6c 07 	sts	0x076C, r1
	first_digit = 7;
     450:	87 e0       	ldi	r24, 0x07	; 7
     452:	80 93 6a 07 	sts	0x076A, r24
	second_digit = 2;
     456:	82 e0       	ldi	r24, 0x02	; 2
     458:	80 93 6b 07 	sts	0x076B, r24
	transmit_data(&PORTB, num_to_sevseg(first_digit), 1);
     45c:	87 e0       	ldi	r24, 0x07	; 7
     45e:	59 df       	rcall	.-334    	; 0x312 <num_to_sevseg>
     460:	41 e0       	ldi	r20, 0x01	; 1
     462:	68 2f       	mov	r22, r24
     464:	85 e2       	ldi	r24, 0x25	; 37
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	7d df       	rcall	.-262    	; 0x364 <transmit_data>
	transmit_data(&PORTB, num_to_sevseg(second_digit), 2);
     46a:	80 91 6b 07 	lds	r24, 0x076B
     46e:	51 df       	rcall	.-350    	; 0x312 <num_to_sevseg>
     470:	42 e0       	ldi	r20, 0x02	; 2
     472:	68 2f       	mov	r22, r24
     474:	85 e2       	ldi	r24, 0x25	; 37
     476:	90 e0       	ldi	r25, 0x00	; 0
     478:	75 df       	rcall	.-278    	; 0x364 <transmit_data>
	
	initUSART(0);
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	e6 de       	rcall	.-564    	; 0x24a <initUSART>
	for (;;) 
	{
		receive_SM();
     47e:	a9 df       	rcall	.-174    	; 0x3d2 <receive_SM>
		vTaskDelay(90);
     480:	8a e5       	ldi	r24, 0x5A	; 90
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	fa d5       	rcall	.+3060   	; 0x107a <vTaskDelay>
     486:	fb cf       	rjmp	.-10     	; 0x47e <RecTask+0x32>

00000488 <temp_SM>:
}

void temp_SM()
{
	// Actions
	switch(temp_state)
     488:	80 91 73 07 	lds	r24, 0x0773
     48c:	81 30       	cpi	r24, 0x01	; 1
     48e:	19 f0       	breq	.+6      	; 0x496 <temp_SM+0xe>
     490:	82 30       	cpi	r24, 0x02	; 2
     492:	69 f4       	brne	.+26     	; 0x4ae <temp_SM+0x26>
     494:	06 c0       	rjmp	.+12     	; 0x4a2 <temp_SM+0x1a>
	{
		case temp_init:
			break;
		case temp_increase:
			curr_temp = curr_temp + 1;
     496:	80 91 72 07 	lds	r24, 0x0772
     49a:	8f 5f       	subi	r24, 0xFF	; 255
     49c:	80 93 72 07 	sts	0x0772, r24
     4a0:	18 c0       	rjmp	.+48     	; 0x4d2 <temp_SM+0x4a>
			//transmit_data(&PORTC, curr_temp, 1);
			break;
		case temp_decrease:
			curr_temp = curr_temp - 1;
     4a2:	80 91 72 07 	lds	r24, 0x0772
     4a6:	81 50       	subi	r24, 0x01	; 1
     4a8:	80 93 72 07 	sts	0x0772, r24
     4ac:	21 c0       	rjmp	.+66     	; 0x4f0 <temp_SM+0x68>
		default:
			break;
	}

	// Transitions
	switch(temp_state)
     4ae:	81 30       	cpi	r24, 0x01	; 1
     4b0:	81 f0       	breq	.+32     	; 0x4d2 <temp_SM+0x4a>
     4b2:	18 f0       	brcs	.+6      	; 0x4ba <temp_SM+0x32>
     4b4:	82 30       	cpi	r24, 0x02	; 2
     4b6:	51 f5       	brne	.+84     	; 0x50c <temp_SM+0x84>
     4b8:	1b c0       	rjmp	.+54     	; 0x4f0 <temp_SM+0x68>
	{
		case temp_init:
			if(~PINA & 0x01)
     4ba:	00 99       	sbic	0x00, 0	; 0
     4bc:	04 c0       	rjmp	.+8      	; 0x4c6 <temp_SM+0x3e>
				temp_state = temp_increase;
     4be:	81 e0       	ldi	r24, 0x01	; 1
     4c0:	80 93 73 07 	sts	0x0773, r24
     4c4:	08 95       	ret
			else if(~PINA & 0x02)
     4c6:	01 99       	sbic	0x00, 1	; 0
     4c8:	21 c0       	rjmp	.+66     	; 0x50c <temp_SM+0x84>
				temp_state = temp_decrease;
     4ca:	82 e0       	ldi	r24, 0x02	; 2
     4cc:	80 93 73 07 	sts	0x0773, r24
     4d0:	08 95       	ret
			else
				break;
			break;
		case temp_increase:
			if(~PINA & 0x01)
     4d2:	00 99       	sbic	0x00, 0	; 0
     4d4:	04 c0       	rjmp	.+8      	; 0x4de <temp_SM+0x56>
				temp_state = temp_increase;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 73 07 	sts	0x0773, r24
     4dc:	08 95       	ret
			else if(~PINA & 0x02)
     4de:	01 99       	sbic	0x00, 1	; 0
     4e0:	04 c0       	rjmp	.+8      	; 0x4ea <temp_SM+0x62>
				temp_state = temp_decrease;
     4e2:	82 e0       	ldi	r24, 0x02	; 2
     4e4:	80 93 73 07 	sts	0x0773, r24
     4e8:	08 95       	ret
			else
				temp_state = temp_init;
     4ea:	10 92 73 07 	sts	0x0773, r1
     4ee:	08 95       	ret
			break;
		case temp_decrease:
			if(~PINA & 0x01)
     4f0:	00 99       	sbic	0x00, 0	; 0
     4f2:	04 c0       	rjmp	.+8      	; 0x4fc <temp_SM+0x74>
				temp_state = temp_increase;
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	80 93 73 07 	sts	0x0773, r24
     4fa:	08 95       	ret
			else if(~PINA & 0x02)
     4fc:	01 99       	sbic	0x00, 1	; 0
     4fe:	04 c0       	rjmp	.+8      	; 0x508 <temp_SM+0x80>
				temp_state = temp_decrease;
     500:	82 e0       	ldi	r24, 0x02	; 2
     502:	80 93 73 07 	sts	0x0773, r24
     506:	08 95       	ret
			else
				temp_state = temp_init;
     508:	10 92 73 07 	sts	0x0773, r1
     50c:	08 95       	ret

0000050e <TempTask>:
	}
}

void TempTask()
{
	curr_temp = 72;
     50e:	88 e4       	ldi	r24, 0x48	; 72
     510:	80 93 72 07 	sts	0x0772, r24
	desired_temp = 72;
     514:	80 93 70 07 	sts	0x0770, r24
	temp_state = temp_init;
     518:	10 92 73 07 	sts	0x0773, r1
	transmit_data(&PORTC, curr_temp, 1);
     51c:	41 e0       	ldi	r20, 0x01	; 1
     51e:	68 e4       	ldi	r22, 0x48	; 72
     520:	88 e2       	ldi	r24, 0x28	; 40
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	1f df       	rcall	.-450    	; 0x364 <transmit_data>
	for(;;)
	{
		temp_SM();
     526:	b0 df       	rcall	.-160    	; 0x488 <temp_SM>
		transmit_data(&PORTC, curr_temp, 1);
     528:	41 e0       	ldi	r20, 0x01	; 1
     52a:	60 91 72 07 	lds	r22, 0x0772
     52e:	88 e2       	ldi	r24, 0x28	; 40
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	18 df       	rcall	.-464    	; 0x364 <transmit_data>
		vTaskDelay(250);
     534:	8a ef       	ldi	r24, 0xFA	; 250
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	a0 d5       	rcall	.+2880   	; 0x107a <vTaskDelay>
     53a:	f5 cf       	rjmp	.-22     	; 0x526 <TempTask+0x18>

0000053c <send_tick>:
}

void send_tick ()
{
	// Actions
	switch(send_state)
     53c:	80 91 71 07 	lds	r24, 0x0771
     540:	81 30       	cpi	r24, 0x01	; 1
     542:	21 f4       	brne	.+8      	; 0x54c <send_tick+0x10>
	{
		case send_init:
			break;
		case send:
			USART_Send(fan, 0);
     544:	60 e0       	ldi	r22, 0x00	; 0
     546:	80 91 6d 07 	lds	r24, 0x076D
     54a:	bf de       	rcall	.-642    	; 0x2ca <USART_Send>
		default:
			break;
	}

	// Transitions
	switch(send_state)
     54c:	80 91 71 07 	lds	r24, 0x0771
     550:	88 23       	and	r24, r24
     552:	19 f0       	breq	.+6      	; 0x55a <send_tick+0x1e>
     554:	81 30       	cpi	r24, 0x01	; 1
     556:	c1 f4       	brne	.+48     	; 0x588 <send_tick+0x4c>
     558:	0f c0       	rjmp	.+30     	; 0x578 <send_tick+0x3c>
	{
		case send_init:
			if (USART_IsSendReady(0) && send_byte)
     55a:	80 e0       	ldi	r24, 0x00	; 0
     55c:	98 de       	rcall	.-720    	; 0x28e <USART_IsSendReady>
     55e:	88 23       	and	r24, r24
     560:	41 f0       	breq	.+16     	; 0x572 <send_tick+0x36>
     562:	80 91 69 07 	lds	r24, 0x0769
     566:	88 23       	and	r24, r24
     568:	21 f0       	breq	.+8      	; 0x572 <send_tick+0x36>
				send_state = send;
     56a:	81 e0       	ldi	r24, 0x01	; 1
     56c:	80 93 71 07 	sts	0x0771, r24
     570:	08 95       	ret
			else 
				send_state = send_init;
     572:	10 92 71 07 	sts	0x0771, r1
     576:	08 95       	ret
			break;
		case send:
			while(!USART_HasTransmitted(0)){}
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	93 de       	rcall	.-730    	; 0x2a2 <USART_HasTransmitted>
     57c:	88 23       	and	r24, r24
     57e:	e1 f3       	breq	.-8      	; 0x578 <send_tick+0x3c>
			send_state = send_init;
     580:	10 92 71 07 	sts	0x0771, r1
			send_byte = false;
     584:	10 92 69 07 	sts	0x0769, r1
     588:	08 95       	ret

0000058a <SendTask>:
	}
}

void SendTask() 
{
	send_state = send_init;
     58a:	10 92 71 07 	sts	0x0771, r1
	send_byte = false;
     58e:	10 92 69 07 	sts	0x0769, r1
	initUSART(0);
     592:	80 e0       	ldi	r24, 0x00	; 0
     594:	5a de       	rcall	.-844    	; 0x24a <initUSART>
	for ( ; ; ) 
	{
		send_tick();
     596:	d2 df       	rcall	.-92     	; 0x53c <send_tick>
		vTaskDelay(300);
     598:	8c e2       	ldi	r24, 0x2C	; 44
     59a:	91 e0       	ldi	r25, 0x01	; 1
     59c:	6e d5       	rcall	.+2780   	; 0x107a <vTaskDelay>
     59e:	fb cf       	rjmp	.-10     	; 0x596 <SendTask+0xc>

000005a0 <fan_SM>:
}

void fan_SM()
{
	// Actions
	switch(fan_state)
     5a0:	80 91 68 07 	lds	r24, 0x0768
     5a4:	82 30       	cpi	r24, 0x02	; 2
     5a6:	c9 f0       	breq	.+50     	; 0x5da <fan_SM+0x3a>
     5a8:	28 f4       	brcc	.+10     	; 0x5b4 <fan_SM+0x14>
     5aa:	88 23       	and	r24, r24
     5ac:	41 f0       	breq	.+16     	; 0x5be <fan_SM+0x1e>
     5ae:	81 30       	cpi	r24, 0x01	; 1
     5b0:	e9 f5       	brne	.+122    	; 0x62c <fan_SM+0x8c>
     5b2:	0c c0       	rjmp	.+24     	; 0x5cc <fan_SM+0x2c>
     5b4:	83 30       	cpi	r24, 0x03	; 3
     5b6:	11 f1       	breq	.+68     	; 0x5fc <fan_SM+0x5c>
     5b8:	84 30       	cpi	r24, 0x04	; 4
     5ba:	c1 f5       	brne	.+112    	; 0x62c <fan_SM+0x8c>
     5bc:	27 c0       	rjmp	.+78     	; 0x60c <fan_SM+0x6c>
	{
		case fan_init:
			cnt = 0;
     5be:	10 92 6f 07 	sts	0x076F, r1
     5c2:	10 92 6e 07 	sts	0x076E, r1
			fan = 0;
     5c6:	10 92 6d 07 	sts	0x076D, r1
			break;
     5ca:	30 c0       	rjmp	.+96     	; 0x62c <fan_SM+0x8c>
		case AC_message:
			fan = 1;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	80 93 6d 07 	sts	0x076D, r24
			send_byte = true;
     5d2:	80 93 69 07 	sts	0x0769, r24
			PORTA = PORTA | 0x04;
     5d6:	12 9a       	sbi	0x02, 2	; 2
			break;
     5d8:	29 c0       	rjmp	.+82     	; 0x62c <fan_SM+0x8c>
		case cool_room:
			if(cnt == 20)
     5da:	80 91 6e 07 	lds	r24, 0x076E
     5de:	90 91 6f 07 	lds	r25, 0x076F
     5e2:	44 97       	sbiw	r24, 0x14	; 20
     5e4:	09 f0       	breq	.+2      	; 0x5e8 <fan_SM+0x48>
     5e6:	51 c0       	rjmp	.+162    	; 0x68a <fan_SM+0xea>
			{
				curr_temp = curr_temp - 1;
     5e8:	80 91 72 07 	lds	r24, 0x0772
     5ec:	81 50       	subi	r24, 0x01	; 1
     5ee:	80 93 72 07 	sts	0x0772, r24
				cnt = 0;
     5f2:	10 92 6f 07 	sts	0x076F, r1
     5f6:	10 92 6e 07 	sts	0x076E, r1
     5fa:	18 c0       	rjmp	.+48     	; 0x62c <fan_SM+0x8c>
			}
			break;
		case Heat_message:
			fan = 3;
     5fc:	83 e0       	ldi	r24, 0x03	; 3
     5fe:	80 93 6d 07 	sts	0x076D, r24
			send_byte = true;
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	80 93 69 07 	sts	0x0769, r24
			PORTA = PORTA | 0x08;
     608:	13 9a       	sbi	0x02, 3	; 2
			break;
     60a:	10 c0       	rjmp	.+32     	; 0x62c <fan_SM+0x8c>
		case heat_room:
			if(cnt == 20)
     60c:	80 91 6e 07 	lds	r24, 0x076E
     610:	90 91 6f 07 	lds	r25, 0x076F
     614:	44 97       	sbiw	r24, 0x14	; 20
     616:	09 f0       	breq	.+2      	; 0x61a <fan_SM+0x7a>
     618:	58 c0       	rjmp	.+176    	; 0x6ca <fan_SM+0x12a>
			{
				curr_temp = curr_temp + 1;
     61a:	80 91 72 07 	lds	r24, 0x0772
     61e:	8f 5f       	subi	r24, 0xFF	; 255
     620:	80 93 72 07 	sts	0x0772, r24
				cnt = 0;
     624:	10 92 6f 07 	sts	0x076F, r1
     628:	10 92 6e 07 	sts	0x076E, r1
		default:
			break;
	}

	// Transitions
	switch(fan_state)
     62c:	80 91 68 07 	lds	r24, 0x0768
     630:	82 30       	cpi	r24, 0x02	; 2
     632:	59 f1       	breq	.+86     	; 0x68a <fan_SM+0xea>
     634:	30 f4       	brcc	.+12     	; 0x642 <fan_SM+0xa2>
     636:	88 23       	and	r24, r24
     638:	51 f0       	breq	.+20     	; 0x64e <fan_SM+0xae>
     63a:	81 30       	cpi	r24, 0x01	; 1
     63c:	09 f0       	breq	.+2      	; 0x640 <fan_SM+0xa0>
     63e:	60 c0       	rjmp	.+192    	; 0x700 <fan_SM+0x160>
     640:	20 c0       	rjmp	.+64     	; 0x682 <fan_SM+0xe2>
     642:	83 30       	cpi	r24, 0x03	; 3
     644:	f1 f1       	breq	.+124    	; 0x6c2 <fan_SM+0x122>
     646:	84 30       	cpi	r24, 0x04	; 4
     648:	09 f0       	breq	.+2      	; 0x64c <fan_SM+0xac>
     64a:	5a c0       	rjmp	.+180    	; 0x700 <fan_SM+0x160>
     64c:	3e c0       	rjmp	.+124    	; 0x6ca <fan_SM+0x12a>
	{
		case fan_init:
			if(curr_temp >=(desired_temp + 2))
     64e:	80 91 72 07 	lds	r24, 0x0772
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	20 91 70 07 	lds	r18, 0x0770
     658:	30 e0       	ldi	r19, 0x00	; 0
     65a:	a9 01       	movw	r20, r18
     65c:	4e 5f       	subi	r20, 0xFE	; 254
     65e:	5f 4f       	sbci	r21, 0xFF	; 255
     660:	84 17       	cp	r24, r20
     662:	95 07       	cpc	r25, r21
     664:	24 f0       	brlt	.+8      	; 0x66e <fan_SM+0xce>
				fan_state = AC_message;
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	80 93 68 07 	sts	0x0768, r24
     66c:	08 95       	ret
			else if(curr_temp <= (desired_temp - 2))
     66e:	22 50       	subi	r18, 0x02	; 2
     670:	31 09       	sbc	r19, r1
     672:	28 17       	cp	r18, r24
     674:	39 07       	cpc	r19, r25
     676:	0c f4       	brge	.+2      	; 0x67a <fan_SM+0xda>
     678:	43 c0       	rjmp	.+134    	; 0x700 <fan_SM+0x160>
				fan_state = Heat_message;
     67a:	83 e0       	ldi	r24, 0x03	; 3
     67c:	80 93 68 07 	sts	0x0768, r24
     680:	08 95       	ret
			else
				break;
			break;
		case AC_message:
			fan_state = cool_room;
     682:	82 e0       	ldi	r24, 0x02	; 2
     684:	80 93 68 07 	sts	0x0768, r24
			break;
     688:	08 95       	ret
		case cool_room:
			if(curr_temp > desired_temp)
     68a:	90 91 72 07 	lds	r25, 0x0772
     68e:	80 91 70 07 	lds	r24, 0x0770
     692:	89 17       	cp	r24, r25
     694:	50 f4       	brcc	.+20     	; 0x6aa <fan_SM+0x10a>
				cnt = cnt + 1;
     696:	80 91 6e 07 	lds	r24, 0x076E
     69a:	90 91 6f 07 	lds	r25, 0x076F
     69e:	01 96       	adiw	r24, 0x01	; 1
     6a0:	90 93 6f 07 	sts	0x076F, r25
     6a4:	80 93 6e 07 	sts	0x076E, r24
     6a8:	08 95       	ret
			else
			{
				fan = 2;
     6aa:	82 e0       	ldi	r24, 0x02	; 2
     6ac:	80 93 6d 07 	sts	0x076D, r24
				send_byte = true;
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	80 93 69 07 	sts	0x0769, r24
				fan_state = fan_init;
     6b6:	10 92 68 07 	sts	0x0768, r1
				PORTA = PORTA & 0x03;
     6ba:	82 b1       	in	r24, 0x02	; 2
     6bc:	83 70       	andi	r24, 0x03	; 3
     6be:	82 b9       	out	0x02, r24	; 2
     6c0:	08 95       	ret
			}
			break;
		case Heat_message:
			fan_state = heat_room;
     6c2:	84 e0       	ldi	r24, 0x04	; 4
     6c4:	80 93 68 07 	sts	0x0768, r24
			break;
     6c8:	08 95       	ret
		case heat_room:
			if(curr_temp < desired_temp)
     6ca:	90 91 72 07 	lds	r25, 0x0772
     6ce:	80 91 70 07 	lds	r24, 0x0770
     6d2:	98 17       	cp	r25, r24
     6d4:	50 f4       	brcc	.+20     	; 0x6ea <fan_SM+0x14a>
				cnt = cnt + 1;
     6d6:	80 91 6e 07 	lds	r24, 0x076E
     6da:	90 91 6f 07 	lds	r25, 0x076F
     6de:	01 96       	adiw	r24, 0x01	; 1
     6e0:	90 93 6f 07 	sts	0x076F, r25
     6e4:	80 93 6e 07 	sts	0x076E, r24
     6e8:	08 95       	ret
			else
			{
				fan = 4;
     6ea:	84 e0       	ldi	r24, 0x04	; 4
     6ec:	80 93 6d 07 	sts	0x076D, r24
				send_byte = true;
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	80 93 69 07 	sts	0x0769, r24
				fan_state = fan_init;
     6f6:	10 92 68 07 	sts	0x0768, r1
				PORTA = PORTA & 0x03;
     6fa:	82 b1       	in	r24, 0x02	; 2
     6fc:	83 70       	andi	r24, 0x03	; 3
     6fe:	82 b9       	out	0x02, r24	; 2
     700:	08 95       	ret

00000702 <FanTask>:
	}
}

void FanTask()
{
	fan_state = fan_init;
     702:	10 92 68 07 	sts	0x0768, r1
	cnt = 0;
     706:	10 92 6f 07 	sts	0x076F, r1
     70a:	10 92 6e 07 	sts	0x076E, r1
	for(;;)
	{
		fan_SM();
     70e:	48 df       	rcall	.-368    	; 0x5a0 <fan_SM>
		vTaskDelay(500);
     710:	84 ef       	ldi	r24, 0xF4	; 244
     712:	91 e0       	ldi	r25, 0x01	; 1
     714:	b2 d4       	rcall	.+2404   	; 0x107a <vTaskDelay>
     716:	fb cf       	rjmp	.-10     	; 0x70e <FanTask+0xc>

00000718 <StartSecPulse>:
	}
}

void StartSecPulse(unsigned portBASE_TYPE Priority)
{
     718:	af 92       	push	r10
     71a:	bf 92       	push	r11
     71c:	cf 92       	push	r12
     71e:	df 92       	push	r13
     720:	ef 92       	push	r14
     722:	ff 92       	push	r15
     724:	0f 93       	push	r16
     726:	cf 93       	push	r28
	//xTaskCreate(LedSecTask, (signed portCHAR *)"LedSecTask", configMINIMAL_STACK_SIZE, NULL, Priority, NULL );
	xTaskCreate(RecTask, 	(signed portCHAR *)"RecTask", configMINIMAL_STACK_SIZE, NULL, Priority, NULL);
     728:	a1 2c       	mov	r10, r1
     72a:	b1 2c       	mov	r11, r1
     72c:	c1 2c       	mov	r12, r1
     72e:	d1 2c       	mov	r13, r1
     730:	e1 2c       	mov	r14, r1
     732:	f1 2c       	mov	r15, r1
     734:	08 2f       	mov	r16, r24
     736:	20 e0       	ldi	r18, 0x00	; 0
     738:	30 e0       	ldi	r19, 0x00	; 0
     73a:	45 e5       	ldi	r20, 0x55	; 85
     73c:	50 e0       	ldi	r21, 0x00	; 0
     73e:	68 e0       	ldi	r22, 0x08	; 8
     740:	71 e0       	ldi	r23, 0x01	; 1
     742:	86 e2       	ldi	r24, 0x26	; 38
     744:	92 e0       	ldi	r25, 0x02	; 2
     746:	e9 d1       	rcall	.+978    	; 0xb1a <xTaskGenericCreate>
	xTaskCreate(SendTask, 		(signed portCHAR *)"SendTask", configMINIMAL_STACK_SIZE, NULL, Priority, NULL);
     748:	20 e0       	ldi	r18, 0x00	; 0
     74a:	30 e0       	ldi	r19, 0x00	; 0
     74c:	45 e5       	ldi	r20, 0x55	; 85
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	60 e1       	ldi	r22, 0x10	; 16
     752:	71 e0       	ldi	r23, 0x01	; 1
     754:	85 ec       	ldi	r24, 0xC5	; 197
     756:	92 e0       	ldi	r25, 0x02	; 2
     758:	e0 d1       	rcall	.+960    	; 0xb1a <xTaskGenericCreate>
	xTaskCreate(TempTask,	(signed portCHAR *)"TempTask", configMINIMAL_STACK_SIZE, NULL, Priority, NULL );
     75a:	20 e0       	ldi	r18, 0x00	; 0
     75c:	30 e0       	ldi	r19, 0x00	; 0
     75e:	45 e5       	ldi	r20, 0x55	; 85
     760:	50 e0       	ldi	r21, 0x00	; 0
     762:	69 e1       	ldi	r22, 0x19	; 25
     764:	71 e0       	ldi	r23, 0x01	; 1
     766:	87 e8       	ldi	r24, 0x87	; 135
     768:	92 e0       	ldi	r25, 0x02	; 2
     76a:	d7 d1       	rcall	.+942    	; 0xb1a <xTaskGenericCreate>
	xTaskCreate(FanTask,	(signed portCHAR *)"FanTask", configMINIMAL_STACK_SIZE, NULL, Priority, NULL );
     76c:	20 e0       	ldi	r18, 0x00	; 0
     76e:	30 e0       	ldi	r19, 0x00	; 0
     770:	45 e5       	ldi	r20, 0x55	; 85
     772:	50 e0       	ldi	r21, 0x00	; 0
     774:	62 e2       	ldi	r22, 0x22	; 34
     776:	71 e0       	ldi	r23, 0x01	; 1
     778:	81 e8       	ldi	r24, 0x81	; 129
     77a:	93 e0       	ldi	r25, 0x03	; 3
     77c:	ce d1       	rcall	.+924    	; 0xb1a <xTaskGenericCreate>
}	
     77e:	cf 91       	pop	r28
     780:	0f 91       	pop	r16
     782:	ff 90       	pop	r15
     784:	ef 90       	pop	r14
     786:	df 90       	pop	r13
     788:	cf 90       	pop	r12
     78a:	bf 90       	pop	r11
     78c:	af 90       	pop	r10
     78e:	08 95       	ret

00000790 <main>:

int main(void) 
{ 
   DDRA = 0xFC; PORTA=0x03;
     790:	8c ef       	ldi	r24, 0xFC	; 252
     792:	81 b9       	out	0x01, r24	; 1
     794:	83 e0       	ldi	r24, 0x03	; 3
     796:	82 b9       	out	0x02, r24	; 2
   DDRB = 0xFF; PORTB=0x00;
     798:	8f ef       	ldi	r24, 0xFF	; 255
     79a:	84 b9       	out	0x04, r24	; 4
     79c:	15 b8       	out	0x05, r1	; 5
   DDRC = 0xFF; PORTC=0x00;
     79e:	87 b9       	out	0x07, r24	; 7
     7a0:	18 b8       	out	0x08, r1	; 8
   
   //Start Tasks  
   StartSecPulse(1);
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	b9 df       	rcall	.-142    	; 0x718 <StartSecPulse>
    //RunSchedular 
   vTaskStartScheduler(); 
     7a6:	b6 d2       	rcall	.+1388   	; 0xd14 <vTaskStartScheduler>
 
   return 0; 
     7a8:	80 e0       	ldi	r24, 0x00	; 0
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	08 95       	ret

000007ae <pxPortInitialiseStack>:
	return pdTRUE;
}
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
     7ae:	31 e1       	ldi	r19, 0x11	; 17
     7b0:	fc 01       	movw	r30, r24
     7b2:	30 83       	st	Z, r19
     7b4:	31 97       	sbiw	r30, 0x01	; 1
     7b6:	22 e2       	ldi	r18, 0x22	; 34
     7b8:	20 83       	st	Z, r18
     7ba:	fc 01       	movw	r30, r24
     7bc:	32 97       	sbiw	r30, 0x02	; 2
     7be:	a3 e3       	ldi	r26, 0x33	; 51
     7c0:	a0 83       	st	Z, r26
     7c2:	fc 01       	movw	r30, r24
     7c4:	33 97       	sbiw	r30, 0x03	; 3
     7c6:	60 83       	st	Z, r22
     7c8:	fc 01       	movw	r30, r24
     7ca:	34 97       	sbiw	r30, 0x04	; 4
     7cc:	70 83       	st	Z, r23
     7ce:	fc 01       	movw	r30, r24
     7d0:	35 97       	sbiw	r30, 0x05	; 5
     7d2:	10 82       	st	Z, r1
     7d4:	fc 01       	movw	r30, r24
     7d6:	36 97       	sbiw	r30, 0x06	; 6
     7d8:	60 e8       	ldi	r22, 0x80	; 128
     7da:	60 83       	st	Z, r22
     7dc:	fc 01       	movw	r30, r24
     7de:	37 97       	sbiw	r30, 0x07	; 7
     7e0:	10 82       	st	Z, r1
     7e2:	fc 01       	movw	r30, r24
     7e4:	38 97       	sbiw	r30, 0x08	; 8
     7e6:	62 e0       	ldi	r22, 0x02	; 2
     7e8:	60 83       	st	Z, r22
     7ea:	fc 01       	movw	r30, r24
     7ec:	39 97       	sbiw	r30, 0x09	; 9
     7ee:	63 e0       	ldi	r22, 0x03	; 3
     7f0:	60 83       	st	Z, r22
     7f2:	fc 01       	movw	r30, r24
     7f4:	3a 97       	sbiw	r30, 0x0a	; 10
     7f6:	64 e0       	ldi	r22, 0x04	; 4
     7f8:	60 83       	st	Z, r22
     7fa:	fc 01       	movw	r30, r24
     7fc:	3b 97       	sbiw	r30, 0x0b	; 11
     7fe:	65 e0       	ldi	r22, 0x05	; 5
     800:	60 83       	st	Z, r22
     802:	fc 01       	movw	r30, r24
     804:	3c 97       	sbiw	r30, 0x0c	; 12
     806:	66 e0       	ldi	r22, 0x06	; 6
     808:	60 83       	st	Z, r22
     80a:	fc 01       	movw	r30, r24
     80c:	3d 97       	sbiw	r30, 0x0d	; 13
     80e:	67 e0       	ldi	r22, 0x07	; 7
     810:	60 83       	st	Z, r22
     812:	fc 01       	movw	r30, r24
     814:	3e 97       	sbiw	r30, 0x0e	; 14
     816:	68 e0       	ldi	r22, 0x08	; 8
     818:	60 83       	st	Z, r22
     81a:	fc 01       	movw	r30, r24
     81c:	3f 97       	sbiw	r30, 0x0f	; 15
     81e:	69 e0       	ldi	r22, 0x09	; 9
     820:	60 83       	st	Z, r22
     822:	fc 01       	movw	r30, r24
     824:	70 97       	sbiw	r30, 0x10	; 16
     826:	60 e1       	ldi	r22, 0x10	; 16
     828:	60 83       	st	Z, r22
     82a:	fc 01       	movw	r30, r24
     82c:	71 97       	sbiw	r30, 0x11	; 17
     82e:	30 83       	st	Z, r19
     830:	fc 01       	movw	r30, r24
     832:	72 97       	sbiw	r30, 0x12	; 18
     834:	32 e1       	ldi	r19, 0x12	; 18
     836:	30 83       	st	Z, r19
     838:	fc 01       	movw	r30, r24
     83a:	73 97       	sbiw	r30, 0x13	; 19
     83c:	33 e1       	ldi	r19, 0x13	; 19
     83e:	30 83       	st	Z, r19
     840:	fc 01       	movw	r30, r24
     842:	74 97       	sbiw	r30, 0x14	; 20
     844:	34 e1       	ldi	r19, 0x14	; 20
     846:	30 83       	st	Z, r19
     848:	fc 01       	movw	r30, r24
     84a:	75 97       	sbiw	r30, 0x15	; 21
     84c:	35 e1       	ldi	r19, 0x15	; 21
     84e:	30 83       	st	Z, r19
     850:	fc 01       	movw	r30, r24
     852:	76 97       	sbiw	r30, 0x16	; 22
     854:	36 e1       	ldi	r19, 0x16	; 22
     856:	30 83       	st	Z, r19
     858:	fc 01       	movw	r30, r24
     85a:	77 97       	sbiw	r30, 0x17	; 23
     85c:	37 e1       	ldi	r19, 0x17	; 23
     85e:	30 83       	st	Z, r19
     860:	fc 01       	movw	r30, r24
     862:	78 97       	sbiw	r30, 0x18	; 24
     864:	38 e1       	ldi	r19, 0x18	; 24
     866:	30 83       	st	Z, r19
     868:	fc 01       	movw	r30, r24
     86a:	79 97       	sbiw	r30, 0x19	; 25
     86c:	39 e1       	ldi	r19, 0x19	; 25
     86e:	30 83       	st	Z, r19
     870:	fc 01       	movw	r30, r24
     872:	7a 97       	sbiw	r30, 0x1a	; 26
     874:	30 e2       	ldi	r19, 0x20	; 32
     876:	30 83       	st	Z, r19
     878:	fc 01       	movw	r30, r24
     87a:	7b 97       	sbiw	r30, 0x1b	; 27
     87c:	31 e2       	ldi	r19, 0x21	; 33
     87e:	30 83       	st	Z, r19
     880:	fc 01       	movw	r30, r24
     882:	7c 97       	sbiw	r30, 0x1c	; 28
     884:	20 83       	st	Z, r18
     886:	fc 01       	movw	r30, r24
     888:	7d 97       	sbiw	r30, 0x1d	; 29
     88a:	23 e2       	ldi	r18, 0x23	; 35
     88c:	20 83       	st	Z, r18
     88e:	fc 01       	movw	r30, r24
     890:	7e 97       	sbiw	r30, 0x1e	; 30
     892:	40 83       	st	Z, r20
     894:	fc 01       	movw	r30, r24
     896:	7f 97       	sbiw	r30, 0x1f	; 31
     898:	50 83       	st	Z, r21
     89a:	fc 01       	movw	r30, r24
     89c:	b0 97       	sbiw	r30, 0x20	; 32
     89e:	26 e2       	ldi	r18, 0x26	; 38
     8a0:	20 83       	st	Z, r18
     8a2:	fc 01       	movw	r30, r24
     8a4:	b1 97       	sbiw	r30, 0x21	; 33
     8a6:	27 e2       	ldi	r18, 0x27	; 39
     8a8:	20 83       	st	Z, r18
     8aa:	fc 01       	movw	r30, r24
     8ac:	b2 97       	sbiw	r30, 0x22	; 34
     8ae:	28 e2       	ldi	r18, 0x28	; 40
     8b0:	20 83       	st	Z, r18
     8b2:	fc 01       	movw	r30, r24
     8b4:	b3 97       	sbiw	r30, 0x23	; 35
     8b6:	29 e2       	ldi	r18, 0x29	; 41
     8b8:	20 83       	st	Z, r18
     8ba:	fc 01       	movw	r30, r24
     8bc:	b4 97       	sbiw	r30, 0x24	; 36
     8be:	20 e3       	ldi	r18, 0x30	; 48
     8c0:	20 83       	st	Z, r18
     8c2:	fc 01       	movw	r30, r24
     8c4:	b5 97       	sbiw	r30, 0x25	; 37
     8c6:	21 e3       	ldi	r18, 0x31	; 49
     8c8:	20 83       	st	Z, r18
     8ca:	9c 01       	movw	r18, r24
     8cc:	26 52       	subi	r18, 0x26	; 38
     8ce:	31 09       	sbc	r19, r1
     8d0:	82 2f       	mov	r24, r18
     8d2:	93 2f       	mov	r25, r19
     8d4:	08 95       	ret

000008d6 <xPortStartScheduler>:
     8d6:	10 92 89 00 	sts	0x0089, r1
     8da:	8c e7       	ldi	r24, 0x7C	; 124
     8dc:	80 93 88 00 	sts	0x0088, r24
     8e0:	8b e0       	ldi	r24, 0x0B	; 11
     8e2:	80 93 81 00 	sts	0x0081, r24
     8e6:	ef e6       	ldi	r30, 0x6F	; 111
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	80 81       	ld	r24, Z
     8ec:	82 60       	ori	r24, 0x02	; 2
     8ee:	80 83       	st	Z, r24
     8f0:	a0 91 1c 07 	lds	r26, 0x071C
     8f4:	b0 91 1d 07 	lds	r27, 0x071D
     8f8:	cd 91       	ld	r28, X+
     8fa:	cd bf       	out	0x3d, r28	; 61
     8fc:	dd 91       	ld	r29, X+
     8fe:	de bf       	out	0x3e, r29	; 62
     900:	ff 91       	pop	r31
     902:	ef 91       	pop	r30
     904:	df 91       	pop	r29
     906:	cf 91       	pop	r28
     908:	bf 91       	pop	r27
     90a:	af 91       	pop	r26
     90c:	9f 91       	pop	r25
     90e:	8f 91       	pop	r24
     910:	7f 91       	pop	r23
     912:	6f 91       	pop	r22
     914:	5f 91       	pop	r21
     916:	4f 91       	pop	r20
     918:	3f 91       	pop	r19
     91a:	2f 91       	pop	r18
     91c:	1f 91       	pop	r17
     91e:	0f 91       	pop	r16
     920:	ff 90       	pop	r15
     922:	ef 90       	pop	r14
     924:	df 90       	pop	r13
     926:	cf 90       	pop	r12
     928:	bf 90       	pop	r11
     92a:	af 90       	pop	r10
     92c:	9f 90       	pop	r9
     92e:	8f 90       	pop	r8
     930:	7f 90       	pop	r7
     932:	6f 90       	pop	r6
     934:	5f 90       	pop	r5
     936:	4f 90       	pop	r4
     938:	3f 90       	pop	r3
     93a:	2f 90       	pop	r2
     93c:	1f 90       	pop	r1
     93e:	0f 90       	pop	r0
     940:	0f be       	out	0x3f, r0	; 63
     942:	0f 90       	pop	r0
     944:	08 95       	ret
     946:	81 e0       	ldi	r24, 0x01	; 1
     948:	08 95       	ret

0000094a <vPortYield>:
 * can use a naked attribute.
 */
void vPortYield( void ) __attribute__ ( ( naked ) );
void vPortYield( void )
{
	portSAVE_CONTEXT();
     94a:	0f 92       	push	r0
     94c:	0f b6       	in	r0, 0x3f	; 63
     94e:	f8 94       	cli
     950:	0f 92       	push	r0
     952:	1f 92       	push	r1
     954:	11 24       	eor	r1, r1
     956:	2f 92       	push	r2
     958:	3f 92       	push	r3
     95a:	4f 92       	push	r4
     95c:	5f 92       	push	r5
     95e:	6f 92       	push	r6
     960:	7f 92       	push	r7
     962:	8f 92       	push	r8
     964:	9f 92       	push	r9
     966:	af 92       	push	r10
     968:	bf 92       	push	r11
     96a:	cf 92       	push	r12
     96c:	df 92       	push	r13
     96e:	ef 92       	push	r14
     970:	ff 92       	push	r15
     972:	0f 93       	push	r16
     974:	1f 93       	push	r17
     976:	2f 93       	push	r18
     978:	3f 93       	push	r19
     97a:	4f 93       	push	r20
     97c:	5f 93       	push	r21
     97e:	6f 93       	push	r22
     980:	7f 93       	push	r23
     982:	8f 93       	push	r24
     984:	9f 93       	push	r25
     986:	af 93       	push	r26
     988:	bf 93       	push	r27
     98a:	cf 93       	push	r28
     98c:	df 93       	push	r29
     98e:	ef 93       	push	r30
     990:	ff 93       	push	r31
     992:	a0 91 1c 07 	lds	r26, 0x071C
     996:	b0 91 1d 07 	lds	r27, 0x071D
     99a:	0d b6       	in	r0, 0x3d	; 61
     99c:	0d 92       	st	X+, r0
     99e:	0e b6       	in	r0, 0x3e	; 62
     9a0:	0d 92       	st	X+, r0
	vTaskSwitchContext();
     9a2:	86 d3       	rcall	.+1804   	; 0x10b0 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
     9a4:	a0 91 1c 07 	lds	r26, 0x071C
     9a8:	b0 91 1d 07 	lds	r27, 0x071D
     9ac:	cd 91       	ld	r28, X+
     9ae:	cd bf       	out	0x3d, r28	; 61
     9b0:	dd 91       	ld	r29, X+
     9b2:	de bf       	out	0x3e, r29	; 62
     9b4:	ff 91       	pop	r31
     9b6:	ef 91       	pop	r30
     9b8:	df 91       	pop	r29
     9ba:	cf 91       	pop	r28
     9bc:	bf 91       	pop	r27
     9be:	af 91       	pop	r26
     9c0:	9f 91       	pop	r25
     9c2:	8f 91       	pop	r24
     9c4:	7f 91       	pop	r23
     9c6:	6f 91       	pop	r22
     9c8:	5f 91       	pop	r21
     9ca:	4f 91       	pop	r20
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	1f 91       	pop	r17
     9d2:	0f 91       	pop	r16
     9d4:	ff 90       	pop	r15
     9d6:	ef 90       	pop	r14
     9d8:	df 90       	pop	r13
     9da:	cf 90       	pop	r12
     9dc:	bf 90       	pop	r11
     9de:	af 90       	pop	r10
     9e0:	9f 90       	pop	r9
     9e2:	8f 90       	pop	r8
     9e4:	7f 90       	pop	r7
     9e6:	6f 90       	pop	r6
     9e8:	5f 90       	pop	r5
     9ea:	4f 90       	pop	r4
     9ec:	3f 90       	pop	r3
     9ee:	2f 90       	pop	r2
     9f0:	1f 90       	pop	r1
     9f2:	0f 90       	pop	r0
     9f4:	0f be       	out	0x3f, r0	; 63
     9f6:	0f 90       	pop	r0

	asm volatile ( "ret" );
     9f8:	08 95       	ret

000009fa <vPortYieldFromTick>:
 * call comes from the tick ISR.
 */
void vPortYieldFromTick( void ) __attribute__ ( ( naked ) );
void vPortYieldFromTick( void )
{
	portSAVE_CONTEXT();
     9fa:	0f 92       	push	r0
     9fc:	0f b6       	in	r0, 0x3f	; 63
     9fe:	f8 94       	cli
     a00:	0f 92       	push	r0
     a02:	1f 92       	push	r1
     a04:	11 24       	eor	r1, r1
     a06:	2f 92       	push	r2
     a08:	3f 92       	push	r3
     a0a:	4f 92       	push	r4
     a0c:	5f 92       	push	r5
     a0e:	6f 92       	push	r6
     a10:	7f 92       	push	r7
     a12:	8f 92       	push	r8
     a14:	9f 92       	push	r9
     a16:	af 92       	push	r10
     a18:	bf 92       	push	r11
     a1a:	cf 92       	push	r12
     a1c:	df 92       	push	r13
     a1e:	ef 92       	push	r14
     a20:	ff 92       	push	r15
     a22:	0f 93       	push	r16
     a24:	1f 93       	push	r17
     a26:	2f 93       	push	r18
     a28:	3f 93       	push	r19
     a2a:	4f 93       	push	r20
     a2c:	5f 93       	push	r21
     a2e:	6f 93       	push	r22
     a30:	7f 93       	push	r23
     a32:	8f 93       	push	r24
     a34:	9f 93       	push	r25
     a36:	af 93       	push	r26
     a38:	bf 93       	push	r27
     a3a:	cf 93       	push	r28
     a3c:	df 93       	push	r29
     a3e:	ef 93       	push	r30
     a40:	ff 93       	push	r31
     a42:	a0 91 1c 07 	lds	r26, 0x071C
     a46:	b0 91 1d 07 	lds	r27, 0x071D
     a4a:	0d b6       	in	r0, 0x3d	; 61
     a4c:	0d 92       	st	X+, r0
     a4e:	0e b6       	in	r0, 0x3e	; 62
     a50:	0d 92       	st	X+, r0
	vTaskIncrementTick();
     a52:	8f d1       	rcall	.+798    	; 0xd72 <vTaskIncrementTick>
	vTaskSwitchContext();
     a54:	2d d3       	rcall	.+1626   	; 0x10b0 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
     a56:	a0 91 1c 07 	lds	r26, 0x071C
     a5a:	b0 91 1d 07 	lds	r27, 0x071D
     a5e:	cd 91       	ld	r28, X+
     a60:	cd bf       	out	0x3d, r28	; 61
     a62:	dd 91       	ld	r29, X+
     a64:	de bf       	out	0x3e, r29	; 62
     a66:	ff 91       	pop	r31
     a68:	ef 91       	pop	r30
     a6a:	df 91       	pop	r29
     a6c:	cf 91       	pop	r28
     a6e:	bf 91       	pop	r27
     a70:	af 91       	pop	r26
     a72:	9f 91       	pop	r25
     a74:	8f 91       	pop	r24
     a76:	7f 91       	pop	r23
     a78:	6f 91       	pop	r22
     a7a:	5f 91       	pop	r21
     a7c:	4f 91       	pop	r20
     a7e:	3f 91       	pop	r19
     a80:	2f 91       	pop	r18
     a82:	1f 91       	pop	r17
     a84:	0f 91       	pop	r16
     a86:	ff 90       	pop	r15
     a88:	ef 90       	pop	r14
     a8a:	df 90       	pop	r13
     a8c:	cf 90       	pop	r12
     a8e:	bf 90       	pop	r11
     a90:	af 90       	pop	r10
     a92:	9f 90       	pop	r9
     a94:	8f 90       	pop	r8
     a96:	7f 90       	pop	r7
     a98:	6f 90       	pop	r6
     a9a:	5f 90       	pop	r5
     a9c:	4f 90       	pop	r4
     a9e:	3f 90       	pop	r3
     aa0:	2f 90       	pop	r2
     aa2:	1f 90       	pop	r1
     aa4:	0f 90       	pop	r0
     aa6:	0f be       	out	0x3f, r0	; 63
     aa8:	0f 90       	pop	r0

	asm volatile ( "ret" );
     aaa:	08 95       	ret

00000aac <__vector_13>:
	 * count is incremented after the context is saved.
	 */
	void TIMER1_COMPA_vect( void ) __attribute__ ( ( signal, naked ) );
	void TIMER1_COMPA_vect( void )
	{
		vPortYieldFromTick();
     aac:	a6 df       	rcall	.-180    	; 0x9fa <vPortYieldFromTick>
		asm volatile ( "reti" );
     aae:	18 95       	reti

00000ab0 <prvAddCurrentTaskToDelayedList>:
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
		}
	}
     ab0:	cf 93       	push	r28
     ab2:	df 93       	push	r29
     ab4:	ec 01       	movw	r28, r24
     ab6:	e0 91 1c 07 	lds	r30, 0x071C
     aba:	f0 91 1d 07 	lds	r31, 0x071D
     abe:	93 83       	std	Z+3, r25	; 0x03
     ac0:	82 83       	std	Z+2, r24	; 0x02
     ac2:	80 91 14 07 	lds	r24, 0x0714
     ac6:	90 91 15 07 	lds	r25, 0x0715
     aca:	c8 17       	cp	r28, r24
     acc:	d9 07       	cpc	r29, r25
     ace:	60 f4       	brcc	.+24     	; 0xae8 <prvAddCurrentTaskToDelayedList+0x38>
     ad0:	60 91 1c 07 	lds	r22, 0x071C
     ad4:	70 91 1d 07 	lds	r23, 0x071D
     ad8:	80 91 18 07 	lds	r24, 0x0718
     adc:	90 91 19 07 	lds	r25, 0x0719
     ae0:	6e 5f       	subi	r22, 0xFE	; 254
     ae2:	7f 4f       	sbci	r23, 0xFF	; 255
     ae4:	51 db       	rcall	.-2398   	; 0x188 <vListInsert>
     ae6:	16 c0       	rjmp	.+44     	; 0xb14 <prvAddCurrentTaskToDelayedList+0x64>
     ae8:	60 91 1c 07 	lds	r22, 0x071C
     aec:	70 91 1d 07 	lds	r23, 0x071D
     af0:	80 91 1a 07 	lds	r24, 0x071A
     af4:	90 91 1b 07 	lds	r25, 0x071B
     af8:	6e 5f       	subi	r22, 0xFE	; 254
     afa:	7f 4f       	sbci	r23, 0xFF	; 255
     afc:	45 db       	rcall	.-2422   	; 0x188 <vListInsert>
     afe:	80 91 06 01 	lds	r24, 0x0106
     b02:	90 91 07 01 	lds	r25, 0x0107
     b06:	c8 17       	cp	r28, r24
     b08:	d9 07       	cpc	r29, r25
     b0a:	20 f4       	brcc	.+8      	; 0xb14 <prvAddCurrentTaskToDelayedList+0x64>
     b0c:	d0 93 07 01 	sts	0x0107, r29
     b10:	c0 93 06 01 	sts	0x0106, r28
     b14:	df 91       	pop	r29
     b16:	cf 91       	pop	r28
     b18:	08 95       	ret

00000b1a <xTaskGenericCreate>:
     b1a:	4f 92       	push	r4
     b1c:	5f 92       	push	r5
     b1e:	6f 92       	push	r6
     b20:	7f 92       	push	r7
     b22:	8f 92       	push	r8
     b24:	9f 92       	push	r9
     b26:	af 92       	push	r10
     b28:	bf 92       	push	r11
     b2a:	cf 92       	push	r12
     b2c:	df 92       	push	r13
     b2e:	ef 92       	push	r14
     b30:	ff 92       	push	r15
     b32:	0f 93       	push	r16
     b34:	1f 93       	push	r17
     b36:	cf 93       	push	r28
     b38:	df 93       	push	r29
     b3a:	4c 01       	movw	r8, r24
     b3c:	3b 01       	movw	r6, r22
     b3e:	5a 01       	movw	r10, r20
     b40:	29 01       	movw	r4, r18
     b42:	81 e2       	ldi	r24, 0x21	; 33
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	c1 da       	rcall	.-2686   	; 0xca <pvPortMalloc>
     b48:	ec 01       	movw	r28, r24
     b4a:	00 97       	sbiw	r24, 0x00	; 0
     b4c:	09 f4       	brne	.+2      	; 0xb50 <xTaskGenericCreate+0x36>
     b4e:	d0 c0       	rjmp	.+416    	; 0xcf0 <xTaskGenericCreate+0x1d6>
     b50:	c1 14       	cp	r12, r1
     b52:	d1 04       	cpc	r13, r1
     b54:	09 f0       	breq	.+2      	; 0xb58 <xTaskGenericCreate+0x3e>
     b56:	c9 c0       	rjmp	.+402    	; 0xcea <xTaskGenericCreate+0x1d0>
     b58:	c5 01       	movw	r24, r10
     b5a:	b7 da       	rcall	.-2706   	; 0xca <pvPortMalloc>
     b5c:	6c 01       	movw	r12, r24
     b5e:	98 8f       	std	Y+24, r25	; 0x18
     b60:	8f 8b       	std	Y+23, r24	; 0x17
     b62:	00 97       	sbiw	r24, 0x00	; 0
     b64:	19 f4       	brne	.+6      	; 0xb6c <xTaskGenericCreate+0x52>
     b66:	ce 01       	movw	r24, r28
     b68:	d5 da       	rcall	.-2646   	; 0x114 <vPortFree>
     b6a:	c2 c0       	rjmp	.+388    	; 0xcf0 <xTaskGenericCreate+0x1d6>
     b6c:	a5 01       	movw	r20, r10
     b6e:	65 ea       	ldi	r22, 0xA5	; 165
     b70:	70 e0       	ldi	r23, 0x00	; 0
     b72:	c6 01       	movw	r24, r12
     b74:	fa d2       	rcall	.+1524   	; 0x116a <memset>
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	a8 1a       	sub	r10, r24
     b7a:	b1 08       	sbc	r11, r1
     b7c:	8f 89       	ldd	r24, Y+23	; 0x17
     b7e:	98 8d       	ldd	r25, Y+24	; 0x18
     b80:	a8 0e       	add	r10, r24
     b82:	b9 1e       	adc	r11, r25
     b84:	48 e0       	ldi	r20, 0x08	; 8
     b86:	50 e0       	ldi	r21, 0x00	; 0
     b88:	b3 01       	movw	r22, r6
     b8a:	ce 01       	movw	r24, r28
     b8c:	49 96       	adiw	r24, 0x19	; 25
     b8e:	f4 d2       	rcall	.+1512   	; 0x1178 <strncpy>
     b90:	18 a2       	std	Y+32, r1	; 0x20
     b92:	10 2f       	mov	r17, r16
     b94:	04 30       	cpi	r16, 0x04	; 4
     b96:	08 f0       	brcs	.+2      	; 0xb9a <xTaskGenericCreate+0x80>
     b98:	13 e0       	ldi	r17, 0x03	; 3
     b9a:	1e 8b       	std	Y+22, r17	; 0x16
     b9c:	6e 01       	movw	r12, r28
     b9e:	e2 e0       	ldi	r30, 0x02	; 2
     ba0:	ce 0e       	add	r12, r30
     ba2:	d1 1c       	adc	r13, r1
     ba4:	c6 01       	movw	r24, r12
     ba6:	c5 da       	rcall	.-2678   	; 0x132 <vListInitialiseItem>
     ba8:	ce 01       	movw	r24, r28
     baa:	0c 96       	adiw	r24, 0x0c	; 12
     bac:	c2 da       	rcall	.-2684   	; 0x132 <vListInitialiseItem>
     bae:	d9 87       	std	Y+9, r29	; 0x09
     bb0:	c8 87       	std	Y+8, r28	; 0x08
     bb2:	84 e0       	ldi	r24, 0x04	; 4
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	81 1b       	sub	r24, r17
     bb8:	91 09       	sbc	r25, r1
     bba:	9d 87       	std	Y+13, r25	; 0x0d
     bbc:	8c 87       	std	Y+12, r24	; 0x0c
     bbe:	db 8b       	std	Y+19, r29	; 0x13
     bc0:	ca 8b       	std	Y+18, r28	; 0x12
     bc2:	a2 01       	movw	r20, r4
     bc4:	b4 01       	movw	r22, r8
     bc6:	c5 01       	movw	r24, r10
     bc8:	f2 dd       	rcall	.-1052   	; 0x7ae <pxPortInitialiseStack>
     bca:	99 83       	std	Y+1, r25	; 0x01
     bcc:	88 83       	st	Y, r24
     bce:	e1 14       	cp	r14, r1
     bd0:	f1 04       	cpc	r15, r1
     bd2:	19 f0       	breq	.+6      	; 0xbda <xTaskGenericCreate+0xc0>
     bd4:	f7 01       	movw	r30, r14
     bd6:	d1 83       	std	Z+1, r29	; 0x01
     bd8:	c0 83       	st	Z, r28
     bda:	0f b6       	in	r0, 0x3f	; 63
     bdc:	f8 94       	cli
     bde:	0f 92       	push	r0
     be0:	80 91 16 07 	lds	r24, 0x0716
     be4:	8f 5f       	subi	r24, 0xFF	; 255
     be6:	80 93 16 07 	sts	0x0716, r24
     bea:	80 91 1c 07 	lds	r24, 0x071C
     bee:	90 91 1d 07 	lds	r25, 0x071D
     bf2:	89 2b       	or	r24, r25
     bf4:	b9 f5       	brne	.+110    	; 0xc64 <xTaskGenericCreate+0x14a>
     bf6:	d0 93 1d 07 	sts	0x071D, r29
     bfa:	c0 93 1c 07 	sts	0x071C, r28
     bfe:	80 91 16 07 	lds	r24, 0x0716
     c02:	81 30       	cpi	r24, 0x01	; 1
     c04:	09 f0       	breq	.+2      	; 0xc08 <xTaskGenericCreate+0xee>
     c06:	3d c0       	rjmp	.+122    	; 0xc82 <xTaskGenericCreate+0x168>
     c08:	e1 2c       	mov	r14, r1
     c0a:	f1 2c       	mov	r15, r1
     c0c:	c7 01       	movw	r24, r14
     c0e:	88 0f       	add	r24, r24
     c10:	99 1f       	adc	r25, r25
     c12:	88 0f       	add	r24, r24
     c14:	99 1f       	adc	r25, r25
     c16:	88 0f       	add	r24, r24
     c18:	99 1f       	adc	r25, r25
     c1a:	8e 0d       	add	r24, r14
     c1c:	9f 1d       	adc	r25, r15
     c1e:	80 5e       	subi	r24, 0xE0	; 224
     c20:	98 4f       	sbci	r25, 0xF8	; 248
     c22:	79 da       	rcall	.-2830   	; 0x116 <vListInitialise>
     c24:	ff ef       	ldi	r31, 0xFF	; 255
     c26:	ef 1a       	sub	r14, r31
     c28:	ff 0a       	sbc	r15, r31
     c2a:	84 e0       	ldi	r24, 0x04	; 4
     c2c:	e8 16       	cp	r14, r24
     c2e:	f1 04       	cpc	r15, r1
     c30:	69 f7       	brne	.-38     	; 0xc0c <xTaskGenericCreate+0xf2>
     c32:	84 e4       	ldi	r24, 0x44	; 68
     c34:	97 e0       	ldi	r25, 0x07	; 7
     c36:	6f da       	rcall	.-2850   	; 0x116 <vListInitialise>
     c38:	8d e4       	ldi	r24, 0x4D	; 77
     c3a:	97 e0       	ldi	r25, 0x07	; 7
     c3c:	6c da       	rcall	.-2856   	; 0x116 <vListInitialise>
     c3e:	86 e5       	ldi	r24, 0x56	; 86
     c40:	97 e0       	ldi	r25, 0x07	; 7
     c42:	69 da       	rcall	.-2862   	; 0x116 <vListInitialise>
     c44:	8f e5       	ldi	r24, 0x5F	; 95
     c46:	97 e0       	ldi	r25, 0x07	; 7
     c48:	66 da       	rcall	.-2868   	; 0x116 <vListInitialise>
     c4a:	84 e4       	ldi	r24, 0x44	; 68
     c4c:	97 e0       	ldi	r25, 0x07	; 7
     c4e:	90 93 1b 07 	sts	0x071B, r25
     c52:	80 93 1a 07 	sts	0x071A, r24
     c56:	8d e4       	ldi	r24, 0x4D	; 77
     c58:	97 e0       	ldi	r25, 0x07	; 7
     c5a:	90 93 19 07 	sts	0x0719, r25
     c5e:	80 93 18 07 	sts	0x0718, r24
     c62:	0f c0       	rjmp	.+30     	; 0xc82 <xTaskGenericCreate+0x168>
     c64:	80 91 12 07 	lds	r24, 0x0712
     c68:	81 11       	cpse	r24, r1
     c6a:	0b c0       	rjmp	.+22     	; 0xc82 <xTaskGenericCreate+0x168>
     c6c:	e0 91 1c 07 	lds	r30, 0x071C
     c70:	f0 91 1d 07 	lds	r31, 0x071D
     c74:	86 89       	ldd	r24, Z+22	; 0x16
     c76:	08 17       	cp	r16, r24
     c78:	20 f0       	brcs	.+8      	; 0xc82 <xTaskGenericCreate+0x168>
     c7a:	d0 93 1d 07 	sts	0x071D, r29
     c7e:	c0 93 1c 07 	sts	0x071C, r28
     c82:	8e 89       	ldd	r24, Y+22	; 0x16
     c84:	90 91 1e 07 	lds	r25, 0x071E
     c88:	98 17       	cp	r25, r24
     c8a:	10 f4       	brcc	.+4      	; 0xc90 <xTaskGenericCreate+0x176>
     c8c:	80 93 1e 07 	sts	0x071E, r24
     c90:	90 91 1f 07 	lds	r25, 0x071F
     c94:	9f 5f       	subi	r25, 0xFF	; 255
     c96:	90 93 1f 07 	sts	0x071F, r25
     c9a:	90 91 13 07 	lds	r25, 0x0713
     c9e:	98 17       	cp	r25, r24
     ca0:	10 f4       	brcc	.+4      	; 0xca6 <xTaskGenericCreate+0x18c>
     ca2:	80 93 13 07 	sts	0x0713, r24
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	9c 01       	movw	r18, r24
     caa:	22 0f       	add	r18, r18
     cac:	33 1f       	adc	r19, r19
     cae:	22 0f       	add	r18, r18
     cb0:	33 1f       	adc	r19, r19
     cb2:	22 0f       	add	r18, r18
     cb4:	33 1f       	adc	r19, r19
     cb6:	82 0f       	add	r24, r18
     cb8:	93 1f       	adc	r25, r19
     cba:	b6 01       	movw	r22, r12
     cbc:	80 5e       	subi	r24, 0xE0	; 224
     cbe:	98 4f       	sbci	r25, 0xF8	; 248
     cc0:	3c da       	rcall	.-2952   	; 0x13a <vListInsertEnd>
     cc2:	0f 90       	pop	r0
     cc4:	0f be       	out	0x3f, r0	; 63
     cc6:	80 91 12 07 	lds	r24, 0x0712
     cca:	88 23       	and	r24, r24
     ccc:	51 f0       	breq	.+20     	; 0xce2 <xTaskGenericCreate+0x1c8>
     cce:	e0 91 1c 07 	lds	r30, 0x071C
     cd2:	f0 91 1d 07 	lds	r31, 0x071D
     cd6:	86 89       	ldd	r24, Z+22	; 0x16
     cd8:	80 17       	cp	r24, r16
     cda:	28 f4       	brcc	.+10     	; 0xce6 <xTaskGenericCreate+0x1cc>
     cdc:	36 de       	rcall	.-916    	; 0x94a <vPortYield>
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	08 c0       	rjmp	.+16     	; 0xcf2 <xTaskGenericCreate+0x1d8>
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	06 c0       	rjmp	.+12     	; 0xcf2 <xTaskGenericCreate+0x1d8>
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	04 c0       	rjmp	.+8      	; 0xcf2 <xTaskGenericCreate+0x1d8>
     cea:	d8 8e       	std	Y+24, r13	; 0x18
     cec:	cf 8a       	std	Y+23, r12	; 0x17
     cee:	3e cf       	rjmp	.-388    	; 0xb6c <xTaskGenericCreate+0x52>
     cf0:	8f ef       	ldi	r24, 0xFF	; 255
     cf2:	df 91       	pop	r29
     cf4:	cf 91       	pop	r28
     cf6:	1f 91       	pop	r17
     cf8:	0f 91       	pop	r16
     cfa:	ff 90       	pop	r15
     cfc:	ef 90       	pop	r14
     cfe:	df 90       	pop	r13
     d00:	cf 90       	pop	r12
     d02:	bf 90       	pop	r11
     d04:	af 90       	pop	r10
     d06:	9f 90       	pop	r9
     d08:	8f 90       	pop	r8
     d0a:	7f 90       	pop	r7
     d0c:	6f 90       	pop	r6
     d0e:	5f 90       	pop	r5
     d10:	4f 90       	pop	r4
     d12:	08 95       	ret

00000d14 <vTaskStartScheduler>:
     d14:	af 92       	push	r10
     d16:	bf 92       	push	r11
     d18:	cf 92       	push	r12
     d1a:	df 92       	push	r13
     d1c:	ef 92       	push	r14
     d1e:	ff 92       	push	r15
     d20:	0f 93       	push	r16
     d22:	a1 2c       	mov	r10, r1
     d24:	b1 2c       	mov	r11, r1
     d26:	c1 2c       	mov	r12, r1
     d28:	d1 2c       	mov	r13, r1
     d2a:	e1 2c       	mov	r14, r1
     d2c:	f1 2c       	mov	r15, r1
     d2e:	00 e0       	ldi	r16, 0x00	; 0
     d30:	20 e0       	ldi	r18, 0x00	; 0
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	45 e5       	ldi	r20, 0x55	; 85
     d36:	50 e0       	ldi	r21, 0x00	; 0
     d38:	6a e2       	ldi	r22, 0x2A	; 42
     d3a:	71 e0       	ldi	r23, 0x01	; 1
     d3c:	83 e0       	ldi	r24, 0x03	; 3
     d3e:	98 e0       	ldi	r25, 0x08	; 8
     d40:	ec de       	rcall	.-552    	; 0xb1a <xTaskGenericCreate>
     d42:	81 30       	cpi	r24, 0x01	; 1
     d44:	41 f4       	brne	.+16     	; 0xd56 <vTaskStartScheduler+0x42>
     d46:	f8 94       	cli
     d48:	80 93 12 07 	sts	0x0712, r24
     d4c:	10 92 15 07 	sts	0x0715, r1
     d50:	10 92 14 07 	sts	0x0714, r1
     d54:	c0 dd       	rcall	.-1152   	; 0x8d6 <xPortStartScheduler>
     d56:	0f 91       	pop	r16
     d58:	ff 90       	pop	r15
     d5a:	ef 90       	pop	r14
     d5c:	df 90       	pop	r13
     d5e:	cf 90       	pop	r12
     d60:	bf 90       	pop	r11
     d62:	af 90       	pop	r10
     d64:	08 95       	ret

00000d66 <vTaskSuspendAll>:
     d66:	80 91 11 07 	lds	r24, 0x0711
     d6a:	8f 5f       	subi	r24, 0xFF	; 255
     d6c:	80 93 11 07 	sts	0x0711, r24
     d70:	08 95       	ret

00000d72 <vTaskIncrementTick>:
     d72:	0f 93       	push	r16
     d74:	1f 93       	push	r17
     d76:	cf 93       	push	r28
     d78:	df 93       	push	r29
     d7a:	80 91 11 07 	lds	r24, 0x0711
     d7e:	81 11       	cpse	r24, r1
     d80:	af c0       	rjmp	.+350    	; 0xee0 <vTaskIncrementTick+0x16e>
     d82:	80 91 14 07 	lds	r24, 0x0714
     d86:	90 91 15 07 	lds	r25, 0x0715
     d8a:	01 96       	adiw	r24, 0x01	; 1
     d8c:	90 93 15 07 	sts	0x0715, r25
     d90:	80 93 14 07 	sts	0x0714, r24
     d94:	80 91 14 07 	lds	r24, 0x0714
     d98:	90 91 15 07 	lds	r25, 0x0715
     d9c:	89 2b       	or	r24, r25
     d9e:	99 f5       	brne	.+102    	; 0xe06 <vTaskIncrementTick+0x94>
     da0:	80 91 1a 07 	lds	r24, 0x071A
     da4:	90 91 1b 07 	lds	r25, 0x071B
     da8:	20 91 18 07 	lds	r18, 0x0718
     dac:	30 91 19 07 	lds	r19, 0x0719
     db0:	30 93 1b 07 	sts	0x071B, r19
     db4:	20 93 1a 07 	sts	0x071A, r18
     db8:	90 93 19 07 	sts	0x0719, r25
     dbc:	80 93 18 07 	sts	0x0718, r24
     dc0:	80 91 0e 07 	lds	r24, 0x070E
     dc4:	8f 5f       	subi	r24, 0xFF	; 255
     dc6:	80 93 0e 07 	sts	0x070E, r24
     dca:	e0 91 1a 07 	lds	r30, 0x071A
     dce:	f0 91 1b 07 	lds	r31, 0x071B
     dd2:	80 81       	ld	r24, Z
     dd4:	81 11       	cpse	r24, r1
     dd6:	07 c0       	rjmp	.+14     	; 0xde6 <vTaskIncrementTick+0x74>
     dd8:	8f ef       	ldi	r24, 0xFF	; 255
     dda:	9f ef       	ldi	r25, 0xFF	; 255
     ddc:	90 93 07 01 	sts	0x0107, r25
     de0:	80 93 06 01 	sts	0x0106, r24
     de4:	10 c0       	rjmp	.+32     	; 0xe06 <vTaskIncrementTick+0x94>
     de6:	e0 91 1a 07 	lds	r30, 0x071A
     dea:	f0 91 1b 07 	lds	r31, 0x071B
     dee:	05 80       	ldd	r0, Z+5	; 0x05
     df0:	f6 81       	ldd	r31, Z+6	; 0x06
     df2:	e0 2d       	mov	r30, r0
     df4:	06 80       	ldd	r0, Z+6	; 0x06
     df6:	f7 81       	ldd	r31, Z+7	; 0x07
     df8:	e0 2d       	mov	r30, r0
     dfa:	82 81       	ldd	r24, Z+2	; 0x02
     dfc:	93 81       	ldd	r25, Z+3	; 0x03
     dfe:	90 93 07 01 	sts	0x0107, r25
     e02:	80 93 06 01 	sts	0x0106, r24
     e06:	20 91 14 07 	lds	r18, 0x0714
     e0a:	30 91 15 07 	lds	r19, 0x0715
     e0e:	80 91 06 01 	lds	r24, 0x0106
     e12:	90 91 07 01 	lds	r25, 0x0107
     e16:	28 17       	cp	r18, r24
     e18:	39 07       	cpc	r19, r25
     e1a:	08 f4       	brcc	.+2      	; 0xe1e <vTaskIncrementTick+0xac>
     e1c:	66 c0       	rjmp	.+204    	; 0xeea <vTaskIncrementTick+0x178>
     e1e:	e0 91 1a 07 	lds	r30, 0x071A
     e22:	f0 91 1b 07 	lds	r31, 0x071B
     e26:	80 81       	ld	r24, Z
     e28:	88 23       	and	r24, r24
     e2a:	99 f0       	breq	.+38     	; 0xe52 <vTaskIncrementTick+0xe0>
     e2c:	e0 91 1a 07 	lds	r30, 0x071A
     e30:	f0 91 1b 07 	lds	r31, 0x071B
     e34:	05 80       	ldd	r0, Z+5	; 0x05
     e36:	f6 81       	ldd	r31, Z+6	; 0x06
     e38:	e0 2d       	mov	r30, r0
     e3a:	c6 81       	ldd	r28, Z+6	; 0x06
     e3c:	d7 81       	ldd	r29, Z+7	; 0x07
     e3e:	8a 81       	ldd	r24, Y+2	; 0x02
     e40:	9b 81       	ldd	r25, Y+3	; 0x03
     e42:	20 91 14 07 	lds	r18, 0x0714
     e46:	30 91 15 07 	lds	r19, 0x0715
     e4a:	28 17       	cp	r18, r24
     e4c:	39 07       	cpc	r19, r25
     e4e:	f8 f4       	brcc	.+62     	; 0xe8e <vTaskIncrementTick+0x11c>
     e50:	19 c0       	rjmp	.+50     	; 0xe84 <vTaskIncrementTick+0x112>
     e52:	8f ef       	ldi	r24, 0xFF	; 255
     e54:	9f ef       	ldi	r25, 0xFF	; 255
     e56:	90 93 07 01 	sts	0x0107, r25
     e5a:	80 93 06 01 	sts	0x0106, r24
     e5e:	45 c0       	rjmp	.+138    	; 0xeea <vTaskIncrementTick+0x178>
     e60:	e0 91 1a 07 	lds	r30, 0x071A
     e64:	f0 91 1b 07 	lds	r31, 0x071B
     e68:	05 80       	ldd	r0, Z+5	; 0x05
     e6a:	f6 81       	ldd	r31, Z+6	; 0x06
     e6c:	e0 2d       	mov	r30, r0
     e6e:	c6 81       	ldd	r28, Z+6	; 0x06
     e70:	d7 81       	ldd	r29, Z+7	; 0x07
     e72:	8a 81       	ldd	r24, Y+2	; 0x02
     e74:	9b 81       	ldd	r25, Y+3	; 0x03
     e76:	20 91 14 07 	lds	r18, 0x0714
     e7a:	30 91 15 07 	lds	r19, 0x0715
     e7e:	28 17       	cp	r18, r24
     e80:	39 07       	cpc	r19, r25
     e82:	28 f4       	brcc	.+10     	; 0xe8e <vTaskIncrementTick+0x11c>
     e84:	90 93 07 01 	sts	0x0107, r25
     e88:	80 93 06 01 	sts	0x0106, r24
     e8c:	2e c0       	rjmp	.+92     	; 0xeea <vTaskIncrementTick+0x178>
     e8e:	8e 01       	movw	r16, r28
     e90:	0e 5f       	subi	r16, 0xFE	; 254
     e92:	1f 4f       	sbci	r17, 0xFF	; 255
     e94:	c8 01       	movw	r24, r16
     e96:	b3 d9       	rcall	.-3226   	; 0x1fe <vListRemove>
     e98:	8c 89       	ldd	r24, Y+20	; 0x14
     e9a:	9d 89       	ldd	r25, Y+21	; 0x15
     e9c:	89 2b       	or	r24, r25
     e9e:	19 f0       	breq	.+6      	; 0xea6 <vTaskIncrementTick+0x134>
     ea0:	ce 01       	movw	r24, r28
     ea2:	0c 96       	adiw	r24, 0x0c	; 12
     ea4:	ac d9       	rcall	.-3240   	; 0x1fe <vListRemove>
     ea6:	8e 89       	ldd	r24, Y+22	; 0x16
     ea8:	90 91 13 07 	lds	r25, 0x0713
     eac:	98 17       	cp	r25, r24
     eae:	10 f4       	brcc	.+4      	; 0xeb4 <vTaskIncrementTick+0x142>
     eb0:	80 93 13 07 	sts	0x0713, r24
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	9c 01       	movw	r18, r24
     eb8:	22 0f       	add	r18, r18
     eba:	33 1f       	adc	r19, r19
     ebc:	22 0f       	add	r18, r18
     ebe:	33 1f       	adc	r19, r19
     ec0:	22 0f       	add	r18, r18
     ec2:	33 1f       	adc	r19, r19
     ec4:	82 0f       	add	r24, r18
     ec6:	93 1f       	adc	r25, r19
     ec8:	b8 01       	movw	r22, r16
     eca:	80 5e       	subi	r24, 0xE0	; 224
     ecc:	98 4f       	sbci	r25, 0xF8	; 248
     ece:	35 d9       	rcall	.-3478   	; 0x13a <vListInsertEnd>
     ed0:	e0 91 1a 07 	lds	r30, 0x071A
     ed4:	f0 91 1b 07 	lds	r31, 0x071B
     ed8:	80 81       	ld	r24, Z
     eda:	81 11       	cpse	r24, r1
     edc:	c1 cf       	rjmp	.-126    	; 0xe60 <vTaskIncrementTick+0xee>
     ede:	b9 cf       	rjmp	.-142    	; 0xe52 <vTaskIncrementTick+0xe0>
     ee0:	80 91 10 07 	lds	r24, 0x0710
     ee4:	8f 5f       	subi	r24, 0xFF	; 255
     ee6:	80 93 10 07 	sts	0x0710, r24
     eea:	df 91       	pop	r29
     eec:	cf 91       	pop	r28
     eee:	1f 91       	pop	r17
     ef0:	0f 91       	pop	r16
     ef2:	08 95       	ret

00000ef4 <xTaskResumeAll>:
     ef4:	af 92       	push	r10
     ef6:	bf 92       	push	r11
     ef8:	cf 92       	push	r12
     efa:	df 92       	push	r13
     efc:	ef 92       	push	r14
     efe:	ff 92       	push	r15
     f00:	0f 93       	push	r16
     f02:	1f 93       	push	r17
     f04:	cf 93       	push	r28
     f06:	df 93       	push	r29
     f08:	0f b6       	in	r0, 0x3f	; 63
     f0a:	f8 94       	cli
     f0c:	0f 92       	push	r0
     f0e:	80 91 11 07 	lds	r24, 0x0711
     f12:	81 50       	subi	r24, 0x01	; 1
     f14:	80 93 11 07 	sts	0x0711, r24
     f18:	80 91 11 07 	lds	r24, 0x0711
     f1c:	81 11       	cpse	r24, r1
     f1e:	63 c0       	rjmp	.+198    	; 0xfe6 <xTaskResumeAll+0xf2>
     f20:	80 91 16 07 	lds	r24, 0x0716
     f24:	81 11       	cpse	r24, r1
     f26:	2d c0       	rjmp	.+90     	; 0xf82 <xTaskResumeAll+0x8e>
     f28:	61 c0       	rjmp	.+194    	; 0xfec <xTaskResumeAll+0xf8>
     f2a:	d6 01       	movw	r26, r12
     f2c:	ed 91       	ld	r30, X+
     f2e:	fc 91       	ld	r31, X
     f30:	c6 81       	ldd	r28, Z+6	; 0x06
     f32:	d7 81       	ldd	r29, Z+7	; 0x07
     f34:	ce 01       	movw	r24, r28
     f36:	0c 96       	adiw	r24, 0x0c	; 12
     f38:	62 d9       	rcall	.-3388   	; 0x1fe <vListRemove>
     f3a:	8e 01       	movw	r16, r28
     f3c:	0e 5f       	subi	r16, 0xFE	; 254
     f3e:	1f 4f       	sbci	r17, 0xFF	; 255
     f40:	c8 01       	movw	r24, r16
     f42:	5d d9       	rcall	.-3398   	; 0x1fe <vListRemove>
     f44:	8e 89       	ldd	r24, Y+22	; 0x16
     f46:	90 91 13 07 	lds	r25, 0x0713
     f4a:	98 17       	cp	r25, r24
     f4c:	10 f4       	brcc	.+4      	; 0xf52 <xTaskResumeAll+0x5e>
     f4e:	80 93 13 07 	sts	0x0713, r24
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	9c 01       	movw	r18, r24
     f56:	22 0f       	add	r18, r18
     f58:	33 1f       	adc	r19, r19
     f5a:	22 0f       	add	r18, r18
     f5c:	33 1f       	adc	r19, r19
     f5e:	22 0f       	add	r18, r18
     f60:	33 1f       	adc	r19, r19
     f62:	82 0f       	add	r24, r18
     f64:	93 1f       	adc	r25, r19
     f66:	b8 01       	movw	r22, r16
     f68:	80 5e       	subi	r24, 0xE0	; 224
     f6a:	98 4f       	sbci	r25, 0xF8	; 248
     f6c:	e6 d8       	rcall	.-3636   	; 0x13a <vListInsertEnd>
     f6e:	e0 91 1c 07 	lds	r30, 0x071C
     f72:	f0 91 1d 07 	lds	r31, 0x071D
     f76:	9e 89       	ldd	r25, Y+22	; 0x16
     f78:	86 89       	ldd	r24, Z+22	; 0x16
     f7a:	98 17       	cp	r25, r24
     f7c:	88 f0       	brcs	.+34     	; 0xfa0 <xTaskResumeAll+0xac>
     f7e:	ba 2c       	mov	r11, r10
     f80:	0f c0       	rjmp	.+30     	; 0xfa0 <xTaskResumeAll+0xac>
     f82:	b1 2c       	mov	r11, r1
     f84:	0f 2e       	mov	r0, r31
     f86:	f6 e5       	ldi	r31, 0x56	; 86
     f88:	ef 2e       	mov	r14, r31
     f8a:	f7 e0       	ldi	r31, 0x07	; 7
     f8c:	ff 2e       	mov	r15, r31
     f8e:	f0 2d       	mov	r31, r0
     f90:	0f 2e       	mov	r0, r31
     f92:	fb e5       	ldi	r31, 0x5B	; 91
     f94:	cf 2e       	mov	r12, r31
     f96:	f7 e0       	ldi	r31, 0x07	; 7
     f98:	df 2e       	mov	r13, r31
     f9a:	f0 2d       	mov	r31, r0
     f9c:	aa 24       	eor	r10, r10
     f9e:	a3 94       	inc	r10
     fa0:	f7 01       	movw	r30, r14
     fa2:	80 81       	ld	r24, Z
     fa4:	81 11       	cpse	r24, r1
     fa6:	c1 cf       	rjmp	.-126    	; 0xf2a <xTaskResumeAll+0x36>
     fa8:	80 91 10 07 	lds	r24, 0x0710
     fac:	88 23       	and	r24, r24
     fae:	79 f0       	breq	.+30     	; 0xfce <xTaskResumeAll+0xda>
     fb0:	80 91 10 07 	lds	r24, 0x0710
     fb4:	88 23       	and	r24, r24
     fb6:	91 f0       	breq	.+36     	; 0xfdc <xTaskResumeAll+0xe8>
     fb8:	dc de       	rcall	.-584    	; 0xd72 <vTaskIncrementTick>
     fba:	80 91 10 07 	lds	r24, 0x0710
     fbe:	81 50       	subi	r24, 0x01	; 1
     fc0:	80 93 10 07 	sts	0x0710, r24
     fc4:	80 91 10 07 	lds	r24, 0x0710
     fc8:	81 11       	cpse	r24, r1
     fca:	f6 cf       	rjmp	.-20     	; 0xfb8 <xTaskResumeAll+0xc4>
     fcc:	07 c0       	rjmp	.+14     	; 0xfdc <xTaskResumeAll+0xe8>
     fce:	f1 e0       	ldi	r31, 0x01	; 1
     fd0:	bf 16       	cp	r11, r31
     fd2:	21 f0       	breq	.+8      	; 0xfdc <xTaskResumeAll+0xe8>
     fd4:	80 91 0f 07 	lds	r24, 0x070F
     fd8:	81 30       	cpi	r24, 0x01	; 1
     fda:	39 f4       	brne	.+14     	; 0xfea <xTaskResumeAll+0xf6>
     fdc:	10 92 0f 07 	sts	0x070F, r1
     fe0:	b4 dc       	rcall	.-1688   	; 0x94a <vPortYield>
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	03 c0       	rjmp	.+6      	; 0xfec <xTaskResumeAll+0xf8>
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	01 c0       	rjmp	.+2      	; 0xfec <xTaskResumeAll+0xf8>
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	0f 90       	pop	r0
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	df 91       	pop	r29
     ff2:	cf 91       	pop	r28
     ff4:	1f 91       	pop	r17
     ff6:	0f 91       	pop	r16
     ff8:	ff 90       	pop	r15
     ffa:	ef 90       	pop	r14
     ffc:	df 90       	pop	r13
     ffe:	cf 90       	pop	r12
    1000:	bf 90       	pop	r11
    1002:	af 90       	pop	r10
    1004:	08 95       	ret

00001006 <prvIdleTask>:
    1006:	0f 2e       	mov	r0, r31
    1008:	ff e5       	ldi	r31, 0x5F	; 95
    100a:	ef 2e       	mov	r14, r31
    100c:	f7 e0       	ldi	r31, 0x07	; 7
    100e:	ff 2e       	mov	r15, r31
    1010:	f0 2d       	mov	r31, r0
    1012:	0f 2e       	mov	r0, r31
    1014:	f4 e6       	ldi	r31, 0x64	; 100
    1016:	cf 2e       	mov	r12, r31
    1018:	f7 e0       	ldi	r31, 0x07	; 7
    101a:	df 2e       	mov	r13, r31
    101c:	f0 2d       	mov	r31, r0
    101e:	c0 e2       	ldi	r28, 0x20	; 32
    1020:	d7 e0       	ldi	r29, 0x07	; 7
    1022:	80 91 17 07 	lds	r24, 0x0717
    1026:	88 23       	and	r24, r24
    1028:	19 f1       	breq	.+70     	; 0x1070 <prvIdleTask+0x6a>
    102a:	9d de       	rcall	.-710    	; 0xd66 <vTaskSuspendAll>
    102c:	d7 01       	movw	r26, r14
    102e:	1c 91       	ld	r17, X
    1030:	61 df       	rcall	.-318    	; 0xef4 <xTaskResumeAll>
    1032:	11 23       	and	r17, r17
    1034:	e9 f0       	breq	.+58     	; 0x1070 <prvIdleTask+0x6a>
    1036:	0f b6       	in	r0, 0x3f	; 63
    1038:	f8 94       	cli
    103a:	0f 92       	push	r0
    103c:	d6 01       	movw	r26, r12
    103e:	ed 91       	ld	r30, X+
    1040:	fc 91       	ld	r31, X
    1042:	06 81       	ldd	r16, Z+6	; 0x06
    1044:	17 81       	ldd	r17, Z+7	; 0x07
    1046:	c8 01       	movw	r24, r16
    1048:	02 96       	adiw	r24, 0x02	; 2
    104a:	d9 d8       	rcall	.-3662   	; 0x1fe <vListRemove>
    104c:	80 91 16 07 	lds	r24, 0x0716
    1050:	81 50       	subi	r24, 0x01	; 1
    1052:	80 93 16 07 	sts	0x0716, r24
    1056:	80 91 17 07 	lds	r24, 0x0717
    105a:	81 50       	subi	r24, 0x01	; 1
    105c:	80 93 17 07 	sts	0x0717, r24
    1060:	0f 90       	pop	r0
    1062:	0f be       	out	0x3f, r0	; 63
    1064:	f8 01       	movw	r30, r16
    1066:	87 89       	ldd	r24, Z+23	; 0x17
    1068:	90 8d       	ldd	r25, Z+24	; 0x18
    106a:	54 d8       	rcall	.-3928   	; 0x114 <vPortFree>
    106c:	c8 01       	movw	r24, r16
    106e:	52 d8       	rcall	.-3932   	; 0x114 <vPortFree>
    1070:	88 81       	ld	r24, Y
    1072:	82 30       	cpi	r24, 0x02	; 2
    1074:	b0 f2       	brcs	.-84     	; 0x1022 <prvIdleTask+0x1c>
    1076:	69 dc       	rcall	.-1838   	; 0x94a <vPortYield>
    1078:	d4 cf       	rjmp	.-88     	; 0x1022 <prvIdleTask+0x1c>

0000107a <vTaskDelay>:
    107a:	cf 93       	push	r28
    107c:	df 93       	push	r29
    107e:	ec 01       	movw	r28, r24
    1080:	00 97       	sbiw	r24, 0x00	; 0
    1082:	91 f0       	breq	.+36     	; 0x10a8 <vTaskDelay+0x2e>
    1084:	70 de       	rcall	.-800    	; 0xd66 <vTaskSuspendAll>
    1086:	80 91 14 07 	lds	r24, 0x0714
    108a:	90 91 15 07 	lds	r25, 0x0715
    108e:	c8 0f       	add	r28, r24
    1090:	d9 1f       	adc	r29, r25
    1092:	80 91 1c 07 	lds	r24, 0x071C
    1096:	90 91 1d 07 	lds	r25, 0x071D
    109a:	02 96       	adiw	r24, 0x02	; 2
    109c:	b0 d8       	rcall	.-3744   	; 0x1fe <vListRemove>
    109e:	ce 01       	movw	r24, r28
    10a0:	07 dd       	rcall	.-1522   	; 0xab0 <prvAddCurrentTaskToDelayedList>
    10a2:	28 df       	rcall	.-432    	; 0xef4 <xTaskResumeAll>
    10a4:	81 11       	cpse	r24, r1
    10a6:	01 c0       	rjmp	.+2      	; 0x10aa <vTaskDelay+0x30>
    10a8:	50 dc       	rcall	.-1888   	; 0x94a <vPortYield>
    10aa:	df 91       	pop	r29
    10ac:	cf 91       	pop	r28
    10ae:	08 95       	ret

000010b0 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    10b0:	80 91 11 07 	lds	r24, 0x0711
    10b4:	81 11       	cpse	r24, r1
    10b6:	13 c0       	rjmp	.+38     	; 0x10de <vTaskSwitchContext+0x2e>
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    10b8:	80 91 13 07 	lds	r24, 0x0713
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	fc 01       	movw	r30, r24
    10c0:	ee 0f       	add	r30, r30
    10c2:	ff 1f       	adc	r31, r31
    10c4:	ee 0f       	add	r30, r30
    10c6:	ff 1f       	adc	r31, r31
    10c8:	ee 0f       	add	r30, r30
    10ca:	ff 1f       	adc	r31, r31
    10cc:	8e 0f       	add	r24, r30
    10ce:	9f 1f       	adc	r25, r31
    10d0:	fc 01       	movw	r30, r24
    10d2:	e0 5e       	subi	r30, 0xE0	; 224
    10d4:	f8 4f       	sbci	r31, 0xF8	; 248
    10d6:	80 81       	ld	r24, Z
    10d8:	88 23       	and	r24, r24
    10da:	29 f0       	breq	.+10     	; 0x10e6 <vTaskSwitchContext+0x36>
    10dc:	1b c0       	rjmp	.+54     	; 0x1114 <vTaskSwitchContext+0x64>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    10de:	81 e0       	ldi	r24, 0x01	; 1
    10e0:	80 93 0f 07 	sts	0x070F, r24
    10e4:	08 95       	ret
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
    10e6:	80 91 13 07 	lds	r24, 0x0713
    10ea:	81 50       	subi	r24, 0x01	; 1
    10ec:	80 93 13 07 	sts	0x0713, r24
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    10f0:	80 91 13 07 	lds	r24, 0x0713
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	fc 01       	movw	r30, r24
    10f8:	ee 0f       	add	r30, r30
    10fa:	ff 1f       	adc	r31, r31
    10fc:	ee 0f       	add	r30, r30
    10fe:	ff 1f       	adc	r31, r31
    1100:	ee 0f       	add	r30, r30
    1102:	ff 1f       	adc	r31, r31
    1104:	8e 0f       	add	r24, r30
    1106:	9f 1f       	adc	r25, r31
    1108:	fc 01       	movw	r30, r24
    110a:	e0 5e       	subi	r30, 0xE0	; 224
    110c:	f8 4f       	sbci	r31, 0xF8	; 248
    110e:	80 81       	ld	r24, Z
    1110:	88 23       	and	r24, r24
    1112:	49 f3       	breq	.-46     	; 0x10e6 <vTaskSwitchContext+0x36>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    1114:	e0 91 13 07 	lds	r30, 0x0713
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	cf 01       	movw	r24, r30
    111c:	88 0f       	add	r24, r24
    111e:	99 1f       	adc	r25, r25
    1120:	88 0f       	add	r24, r24
    1122:	99 1f       	adc	r25, r25
    1124:	88 0f       	add	r24, r24
    1126:	99 1f       	adc	r25, r25
    1128:	e8 0f       	add	r30, r24
    112a:	f9 1f       	adc	r31, r25
    112c:	e0 5e       	subi	r30, 0xE0	; 224
    112e:	f8 4f       	sbci	r31, 0xF8	; 248
    1130:	a1 81       	ldd	r26, Z+1	; 0x01
    1132:	b2 81       	ldd	r27, Z+2	; 0x02
    1134:	12 96       	adiw	r26, 0x02	; 2
    1136:	0d 90       	ld	r0, X+
    1138:	bc 91       	ld	r27, X
    113a:	a0 2d       	mov	r26, r0
    113c:	b2 83       	std	Z+2, r27	; 0x02
    113e:	a1 83       	std	Z+1, r26	; 0x01
    1140:	cf 01       	movw	r24, r30
    1142:	03 96       	adiw	r24, 0x03	; 3
    1144:	a8 17       	cp	r26, r24
    1146:	b9 07       	cpc	r27, r25
    1148:	31 f4       	brne	.+12     	; 0x1156 <vTaskSwitchContext+0xa6>
    114a:	12 96       	adiw	r26, 0x02	; 2
    114c:	8d 91       	ld	r24, X+
    114e:	9c 91       	ld	r25, X
    1150:	13 97       	sbiw	r26, 0x03	; 3
    1152:	92 83       	std	Z+2, r25	; 0x02
    1154:	81 83       	std	Z+1, r24	; 0x01
    1156:	01 80       	ldd	r0, Z+1	; 0x01
    1158:	f2 81       	ldd	r31, Z+2	; 0x02
    115a:	e0 2d       	mov	r30, r0
    115c:	86 81       	ldd	r24, Z+6	; 0x06
    115e:	97 81       	ldd	r25, Z+7	; 0x07
    1160:	90 93 1d 07 	sts	0x071D, r25
    1164:	80 93 1c 07 	sts	0x071C, r24
    1168:	08 95       	ret

0000116a <memset>:
    116a:	dc 01       	movw	r26, r24
    116c:	01 c0       	rjmp	.+2      	; 0x1170 <memset+0x6>
    116e:	6d 93       	st	X+, r22
    1170:	41 50       	subi	r20, 0x01	; 1
    1172:	50 40       	sbci	r21, 0x00	; 0
    1174:	e0 f7       	brcc	.-8      	; 0x116e <memset+0x4>
    1176:	08 95       	ret

00001178 <strncpy>:
    1178:	fb 01       	movw	r30, r22
    117a:	dc 01       	movw	r26, r24
    117c:	41 50       	subi	r20, 0x01	; 1
    117e:	50 40       	sbci	r21, 0x00	; 0
    1180:	48 f0       	brcs	.+18     	; 0x1194 <strncpy+0x1c>
    1182:	01 90       	ld	r0, Z+
    1184:	0d 92       	st	X+, r0
    1186:	00 20       	and	r0, r0
    1188:	c9 f7       	brne	.-14     	; 0x117c <strncpy+0x4>
    118a:	01 c0       	rjmp	.+2      	; 0x118e <strncpy+0x16>
    118c:	1d 92       	st	X+, r1
    118e:	41 50       	subi	r20, 0x01	; 1
    1190:	50 40       	sbci	r21, 0x00	; 0
    1192:	e0 f7       	brcc	.-8      	; 0x118c <strncpy+0x14>
    1194:	08 95       	ret

00001196 <_exit>:
    1196:	f8 94       	cli

00001198 <__stop_program>:
    1198:	ff cf       	rjmp	.-2      	; 0x1198 <__stop_program>
