|==============================================================================|
|=========                       OpenRAM v1.2.8                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 04/12/2023 14:40:08
Output files are: 
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/ROM/generated_mem/ROM_Mem.sp
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/ROM/generated_mem/ROM_Mem.v
/Users/seandoyle/NYU/classes/ProcessorDesign/nyu-mem/mem_generation/ROM/generated_mem/ROM_Mem.gds
