{"vcs1":{"timestamp_begin":1727639407.348972190, "rt":1.84, "ut":0.56, "st":0.23}}
{"vcselab":{"timestamp_begin":1727639409.264971934, "rt":1.64, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1727639410.975313760, "rt":0.42, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639406.658664360}
{"VCS_COMP_START_TIME": 1727639406.658664360}
{"VCS_COMP_END_TIME": 1727639412.950059120}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_7_9 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
