{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:47:19 2015 " "Info: Processing started: Sat Dec 26 16:47:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 137.02 MHz 7.298 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 137.02 MHz between source memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]\" (period= 7.298 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.988 ns + Longest memory register " "Info: + Longest memory to register delay is 6.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5 2 MEM M4K_X41_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.178 ns) 4.626 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~18 3 COMB LCCOMB_X36_Y5_N14 2 " "Info: 3: + IC(1.074 ns) + CELL(0.178 ns) = 4.626 ns; Loc. = LCCOMB_X36_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.620 ns) 5.740 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20 4 COMB LCCOMB_X37_Y5_N14 2 " "Info: 4: + IC(0.494 ns) + CELL(0.620 ns) = 5.740 ns; Loc. = LCCOMB_X37_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.198 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22 5 COMB LCCOMB_X37_Y5_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.198 ns; Loc. = LCCOMB_X37_Y5_N16; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.178 ns) 6.892 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6 6 COMB LCCOMB_X37_Y5_N30 1 " "Info: 6: + IC(0.516 ns) + CELL(0.178 ns) = 6.892 ns; Loc. = LCCOMB_X37_Y5_N30; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.988 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 7 REG LCFF_X37_Y5_N31 6 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.988 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.904 ns ( 70.18 % ) " "Info: Total cell delay = 4.904 ns ( 70.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 29.82 % ) " "Info: Total interconnect delay = 2.084 ns ( 29.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 1.074ns 0.494ns 0.000ns 0.516ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.620ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.114 ns - Smallest " "Info: - Smallest clock skew is -0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 3 REG LCFF_X37_Y5_N31 6 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.969 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.783 ns) 2.969 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y5 8 " "Info: 3: + IC(0.922 ns) + CELL(0.783 ns) = 2.969 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.93 % ) " "Info: Total cell delay = 1.809 ns ( 60.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.07 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 1.074ns 0.494ns 0.000ns 0.516ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.620ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "processorCU:cu\|state\[3\] Enter Clock 4.994 ns register " "Info: tsu for register \"processorCU:cu\|state\[3\]\" (data pin = \"Enter\", clock pin = \"Clock\") is 4.994 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.887 ns + Longest pin register " "Info: + Longest pin to register delay is 7.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Enter 1 PIN PIN_AA15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA15; Fanout = 1; PIN Node = 'Enter'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.593 ns) + CELL(0.513 ns) 6.969 ns processorCU:cu\|Mux1~0 2 COMB LCCOMB_X36_Y5_N2 2 " "Info: 2: + IC(5.593 ns) + CELL(0.513 ns) = 6.969 ns; Loc. = LCCOMB_X36_Y5_N2; Fanout = 2; COMB Node = 'processorCU:cu\|Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.106 ns" { Enter processorCU:cu|Mux1~0 } "NODE_NAME" } } { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 7.791 ns processorCU:cu\|Mux1~1 3 COMB LCCOMB_X36_Y5_N16 1 " "Info: 3: + IC(0.301 ns) + CELL(0.521 ns) = 7.791 ns; Loc. = LCCOMB_X36_Y5_N16; Fanout = 1; COMB Node = 'processorCU:cu\|Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { processorCU:cu|Mux1~0 processorCU:cu|Mux1~1 } "NODE_NAME" } } { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.887 ns processorCU:cu\|state\[3\] 4 REG LCFF_X36_Y5_N17 15 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.887 ns; Loc. = LCFF_X36_Y5_N17; Fanout = 15; REG Node = 'processorCU:cu\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processorCU:cu|Mux1~1 processorCU:cu|state[3] } "NODE_NAME" } } { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 25.27 % ) " "Info: Total cell delay = 1.993 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 74.73 % ) " "Info: Total interconnect delay = 5.894 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { Enter processorCU:cu|Mux1~0 processorCU:cu|Mux1~1 processorCU:cu|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { Enter {} Enter~combout {} processorCU:cu|Mux1~0 {} processorCU:cu|Mux1~1 {} processorCU:cu|state[3] {} } { 0.000ns 0.000ns 5.593ns 0.301ns 0.000ns } { 0.000ns 0.863ns 0.513ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns processorCU:cu\|state\[3\] 3 REG LCFF_X36_Y5_N17 15 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X36_Y5_N17; Fanout = 15; REG Node = 'processorCU:cu\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl processorCU:cu|state[3] } "NODE_NAME" } } { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl processorCU:cu|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} processorCU:cu|state[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.887 ns" { Enter processorCU:cu|Mux1~0 processorCU:cu|Mux1~1 processorCU:cu|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.887 ns" { Enter {} Enter~combout {} processorCU:cu|Mux1~0 {} processorCU:cu|Mux1~1 {} processorCU:cu|state[3] {} } { 0.000ns 0.000ns 5.593ns 0.301ns 0.000ns } { 0.000ns 0.863ns 0.513ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl processorCU:cu|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} processorCU:cu|state[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock RamOut\[7\] DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 11.398 ns memory " "Info: tco from clock \"Clock\" to destination pin \"RamOut\[7\]\" through memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 11.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.969 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.783 ns) 2.969 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y5 8 " "Info: 3: + IC(0.922 ns) + CELL(0.783 ns) = 2.969 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.93 % ) " "Info: Total cell delay = 1.809 ns ( 60.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.07 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.195 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a7 2 MEM M4K_X41_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(2.976 ns) 8.195 ns RamOut\[7\] 3 PIN PIN_T12 0 " "Info: 3: + IC(1.845 ns) + CELL(2.976 ns) = 8.195 ns; Loc. = PIN_T12; Fanout = 0; PIN Node = 'RamOut\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.821 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamOut[7] } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.350 ns ( 77.49 % ) " "Info: Total cell delay = 6.350 ns ( 77.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 22.51 % ) " "Info: Total interconnect delay = 1.845 ns ( 22.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.195 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamOut[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.195 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 {} RamOut[7] {} } { 0.000ns 0.000ns 1.845ns } { 0.000ns 3.374ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.969 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.969 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.195 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamOut[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.195 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 {} RamOut[7] {} } { 0.000ns 0.000ns 1.845ns } { 0.000ns 3.374ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\] RamInit Clock -3.917 ns register " "Info: th for register \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\]\" (data pin = \"RamInit\", clock pin = \"Clock\") is -3.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\] 3 REG LCFF_X40_Y5_N9 2 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X40_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.053 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns RamInit 1 PIN PIN_AB16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB16; Fanout = 8; PIN Node = 'RamInit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.907 ns) + CELL(0.177 ns) 6.957 ns DP:dp\|IRD\[4\]~4 2 COMB LCCOMB_X40_Y5_N8 1 " "Info: 2: + IC(5.907 ns) + CELL(0.177 ns) = 6.957 ns; Loc. = LCCOMB_X40_Y5_N8; Fanout = 1; COMB Node = 'DP:dp\|IRD\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { RamInit DP:dp|IRD[4]~4 } "NODE_NAME" } } { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.053 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\] 3 REG LCFF_X40_Y5_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.053 ns; Loc. = LCFF_X40_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|IRD[4]~4 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 16.25 % ) " "Info: Total cell delay = 1.146 ns ( 16.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.907 ns ( 83.75 % ) " "Info: Total interconnect delay = 5.907 ns ( 83.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { RamInit DP:dp|IRD[4]~4 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[4]~4 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] {} } { 0.000ns 0.000ns 5.907ns 0.000ns } { 0.000ns 0.873ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { RamInit DP:dp|IRD[4]~4 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[4]~4 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] {} } { 0.000ns 0.000ns 5.907ns 0.000ns } { 0.000ns 0.873ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:47:20 2015 " "Info: Processing ended: Sat Dec 26 16:47:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
