static int F_1 ( T_1 * V_1 ) {\r\nconst T_2 * error = F_2 ( V_1 , 1 ) ;\r\nconst T_2 * V_2 = F_3 ( V_1 , F_4 ( 1 ) , L_1 ) ;\r\nF_5 ( L_2 , V_2 , error ) ;\r\nF_6 ( V_1 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( T_1 * V_1 , const T_2 * V_3 ) {\r\nF_8 ( V_1 , V_3 ) ;\r\nF_9 ( V_1 , F_1 , 1 ) ;\r\nreturn 1 ;\r\n}\r\nstatic T_3\r\nF_10 ( T_4 * V_4 , int * V_5 , T_2 * * V_6 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_4 -> V_8 ) ;\r\nT_3 V_9 = V_10 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_7 * V_12 = NULL ;\r\nF_11 ( V_13 , V_10 ) ;\r\nF_12 ( V_1 , V_4 ) ;\r\nV_11 = F_13 ( V_1 , V_4 -> V_7 ) ;\r\nV_12 = F_14 ( V_1 , V_4 , TRUE ) ;\r\nV_14 = V_15 ;\r\nswitch ( F_15 ( V_1 , 2 , 1 , 1 ) ) {\r\ncase 0 :\r\nV_9 = ( T_3 ) F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_17 ( L_3 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\nif ( V_9 == V_17 ) {\r\nif ( V_7 -> V_18 != V_19 ) {\r\nV_4 -> V_20 = V_21 ;\r\n}\r\nelse {\r\nF_19 ( L_4 ) ;\r\nreturn V_10 ;\r\n}\r\nif ( V_7 -> V_22 != V_19 ) {\r\nV_4 -> V_23 = V_24 ;\r\n}\r\nelse {\r\nF_19 ( L_5 ) ;\r\nreturn V_10 ;\r\n}\r\nif ( V_7 -> V_25 != V_19 )\r\nV_4 -> V_26 = V_27 ;\r\nelse\r\nV_4 -> V_26 = NULL ;\r\nif ( V_7 -> V_28 != V_19 )\r\nV_4 -> V_29 = V_30 ;\r\nelse\r\nV_4 -> V_29 = NULL ;\r\nV_4 -> V_31 = V_7 -> V_32 ;\r\n}\r\nelse if ( V_9 == V_33 ) {\r\nif ( V_5 ) {\r\n* V_5 = V_15 ;\r\n}\r\n}\r\nelse if ( V_9 == V_10 ) {\r\nF_20 ( V_1 , V_4 ) ;\r\n}\r\nelse {\r\nF_19 ( L_6 , V_9 ) ;\r\nif ( V_5 ) {\r\n* V_5 = V_34 ;\r\n}\r\nV_9 = V_33 ;\r\n}\r\nF_21 ( V_1 , 0 ) ;\r\nreturn V_9 ;\r\n}\r\nstatic T_8\r\nV_21 ( T_4 * V_4 , int * V_5 , T_2 * * V_6 ,\r\nT_9 * V_35 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_4 -> V_8 ) ;\r\nint V_9 = - 1 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_7 * V_12 = NULL ;\r\nT_10 * V_36 = NULL ;\r\nF_11 ( V_37 , FALSE ) ;\r\nif ( V_5 ) {\r\n* V_5 = V_14 = 0 ;\r\n}\r\nV_4 -> V_38 . V_39 = NULL ;\r\nV_11 = F_13 ( V_1 , V_4 -> V_7 ) ;\r\nV_12 = F_14 ( V_1 , V_4 , FALSE ) ;\r\nV_36 = F_22 ( V_1 , & V_4 -> V_38 , V_4 -> V_40 ) ;\r\nswitch ( F_15 ( V_1 , 3 , 1 , 1 ) ) {\r\ncase 0 :\r\nif ( F_23 ( V_1 , - 1 ) ) {\r\n* V_35 = F_24 ( V_1 , - 1 ) ;\r\nV_9 = 1 ;\r\nbreak;\r\n}\r\nV_9 = F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_17 ( L_7 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\n( * V_36 ) -> V_16 = TRUE ;\r\nF_21 ( V_1 , 0 ) ;\r\nreturn ( V_9 == 1 ) ;\r\n}\r\nstatic T_8\r\nV_24 ( T_4 * V_4 , T_9 V_41 ,\r\nstruct V_42 * V_38 , T_11 * V_43 ,\r\nint * V_5 , T_2 * * V_6 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_4 -> V_8 ) ;\r\nint V_9 = - 1 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_7 * V_12 = NULL ;\r\nT_10 * V_36 = NULL ;\r\nF_11 ( V_44 , FALSE ) ;\r\nif ( V_5 ) {\r\n* V_5 = V_14 = 0 ;\r\n}\r\nV_38 -> V_39 = NULL ;\r\nV_11 = F_13 ( V_1 , V_4 -> V_45 ) ;\r\nV_12 = F_14 ( V_1 , V_4 , FALSE ) ;\r\nV_36 = F_22 ( V_1 , V_38 , V_43 ) ;\r\nF_25 ( V_1 , ( V_46 ) V_41 ) ;\r\nswitch ( F_15 ( V_1 , 4 , 1 , 1 ) ) {\r\ncase 0 :\r\nif ( F_26 ( V_1 , - 1 ) ) {\r\nT_12 V_47 = 0 ;\r\nconst T_2 * V_48 = F_27 ( V_1 , - 1 , & V_47 ) ;\r\nif ( V_47 < V_49 )\r\nmemcpy ( F_28 ( V_43 ) , V_48 , V_47 ) ;\r\nV_9 = 1 ;\r\nbreak;\r\n}\r\nV_9 = F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_17 ( L_8 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\n( * V_36 ) -> V_16 = TRUE ;\r\nF_21 ( V_1 , 0 ) ;\r\nreturn ( V_9 == 1 ) ;\r\n}\r\nstatic void\r\nV_27 ( T_4 * V_4 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_4 -> V_8 ) ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_7 * V_12 = NULL ;\r\nF_11 ( V_50 ,) ;\r\nV_11 = F_13 ( V_1 , V_4 -> V_7 ) ;\r\nV_12 = F_14 ( V_1 , V_4 , FALSE ) ;\r\nswitch ( F_15 ( V_1 , 2 , 1 , 1 ) ) {\r\ncase 0 :\r\nbreak;\r\nF_29 ( L_9 )\r\n}\r\nF_18 () ;\r\nF_20 ( V_1 , V_4 ) ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\nF_21 ( V_1 , 0 ) ;\r\nreturn;\r\n}\r\nstatic void\r\nV_30 ( T_4 * V_4 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_4 -> V_8 ) ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_7 * V_12 = NULL ;\r\nF_11 ( V_51 ,) ;\r\nV_11 = F_13 ( V_1 , V_4 -> V_7 ) ;\r\nV_12 = F_14 ( V_1 , V_4 , FALSE ) ;\r\nswitch ( F_15 ( V_1 , 2 , 1 , 1 ) ) {\r\ncase 0 :\r\nbreak;\r\nF_29 ( L_10 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\nF_21 ( V_1 , 0 ) ;\r\nreturn;\r\n}\r\nstatic int\r\nF_30 ( int T_13 V_52 )\r\n{\r\nreturn V_53 ;\r\n}\r\nstatic int\r\nF_31 ( int T_13 , void * V_54 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_54 ) ;\r\nint V_9 = V_55 ;\r\nT_1 * V_1 = NULL ;\r\nF_11 ( V_56 , V_34 ) ;\r\nF_25 ( V_1 , T_13 ) ;\r\nswitch ( F_15 ( V_1 , 1 , 1 , 1 ) ) {\r\ncase 0 :\r\nV_9 = F_16 ( V_1 , - 1 , V_55 ) ;\r\nbreak;\r\nF_29 ( L_11 )\r\n}\r\nF_18 () ;\r\nif ( V_9 == 1 ) {\r\nV_9 = 0 ;\r\n} else if ( V_9 == 0 ) {\r\nV_9 = V_55 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nstatic int\r\nF_32 ( T_14 * V_57 , int * V_5 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_57 -> V_8 ) ;\r\nint V_9 = 0 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_15 * V_12 = NULL ;\r\nF_11 ( V_58 , 0 ) ;\r\nF_33 ( V_1 , V_57 ) ;\r\nV_11 = F_34 ( V_1 , V_57 ) ;\r\nV_12 = F_35 ( V_1 , V_57 ) ;\r\nif ( V_5 ) {\r\n* V_5 = 0 ;\r\n}\r\nswitch ( F_15 ( V_1 , 2 , 1 , 1 ) ) {\r\ncase 0 :\r\nV_9 = F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_29 ( L_12 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\nif ( V_9 == 1 ) {\r\nif ( V_7 -> V_59 != V_19 ) {\r\nV_57 -> V_60 = V_61 ;\r\n}\r\nelse {\r\nF_19 ( L_13 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_7 -> V_62 != V_19 )\r\nV_57 -> V_63 = V_64 ;\r\nelse\r\nV_57 -> V_63 = NULL ;\r\n}\r\nelse {\r\nF_36 ( V_1 , V_57 ) ;\r\n}\r\nreturn V_9 ;\r\n}\r\nstatic T_8\r\nV_61 ( T_14 * V_57 , const struct V_42 * V_38 ,\r\nconst T_16 * V_65 , int * V_5 , T_2 * * V_6 V_52 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_57 -> V_8 ) ;\r\nint V_9 = - 1 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_15 * V_12 = NULL ;\r\nT_17 * V_36 = NULL ;\r\nF_11 ( V_66 , FALSE ) ;\r\nif ( V_5 ) {\r\n* V_5 = V_14 = 0 ;\r\n}\r\nV_11 = F_34 ( V_1 , V_57 ) ;\r\nV_12 = F_35 ( V_1 , V_57 ) ;\r\nV_36 = F_37 ( V_1 , V_38 , V_65 ) ;\r\nV_14 = V_67 ;\r\nswitch ( F_15 ( V_1 , 3 , 1 , 1 ) ) {\r\ncase 0 :\r\nV_9 = F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_29 ( L_14 )\r\n}\r\nF_18 () ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\n( * V_36 ) -> V_16 = TRUE ;\r\nreturn ( V_9 == 1 ) ;\r\n}\r\nstatic T_8\r\nV_64 ( T_14 * V_57 , int * V_5 )\r\n{\r\nT_5 V_7 = ( T_5 ) ( V_57 -> V_8 ) ;\r\nint V_9 = - 1 ;\r\nT_1 * V_1 = NULL ;\r\nT_6 * V_11 = NULL ;\r\nT_15 * V_12 = NULL ;\r\nF_11 ( V_68 , FALSE ) ;\r\nif ( V_5 ) {\r\n* V_5 = V_14 = 0 ;\r\n}\r\nV_11 = F_34 ( V_1 , V_57 ) ;\r\nV_12 = F_35 ( V_1 , V_57 ) ;\r\nV_14 = V_69 ;\r\nswitch ( F_15 ( V_1 , 2 , 1 , 1 ) ) {\r\ncase 0 :\r\nV_9 = F_16 ( V_1 , - 1 , 0 ) ;\r\nbreak;\r\nF_29 ( L_15 )\r\n}\r\nF_18 () ;\r\nF_36 ( V_1 , V_57 ) ;\r\n( * V_11 ) -> V_16 = TRUE ;\r\n( * V_12 ) -> V_16 = TRUE ;\r\nreturn ( V_9 == 1 ) ;\r\n}\r\nT_18 F_38 ( T_1 * V_1 ) {\r\n#define F_39 1\r\n#define F_40 2\r\n#define F_41 3\r\n#define F_42 4\r\nconst T_2 * V_70 = F_43 ( V_1 , F_39 ) ;\r\nconst T_2 * V_71 = F_43 ( V_1 , F_40 ) ;\r\nconst T_2 * V_72 = F_43 ( V_1 , F_41 ) ;\r\nconst T_2 * type = F_43 ( V_1 , F_42 ) ;\r\nT_5 V_7 = ( T_5 ) F_44 ( sizeof( struct V_73 ) ) ;\r\nV_7 -> V_74 = ( strchr ( type , 'r' ) != NULL ) ? TRUE : FALSE ;\r\nV_7 -> V_75 = ( strchr ( type , 'w' ) != NULL ) ? TRUE : FALSE ;\r\nif ( V_7 -> V_74 && F_45 ( V_71 ) ) {\r\nreturn F_46 ( V_1 , L_16 , V_71 ) ;\r\n}\r\nif ( V_7 -> V_75 && F_47 ( V_71 ) > - 1 ) {\r\nreturn F_46 ( V_1 , L_17 , V_71 ) ;\r\n}\r\nV_7 -> type = F_48 ( type ) ;\r\nV_7 -> V_76 . V_70 = F_48 ( V_70 ) ;\r\nV_7 -> V_76 . V_71 = F_48 ( V_71 ) ;\r\nV_7 -> V_76 . V_77 = NULL ;\r\nV_7 -> V_76 . V_78 = NULL ;\r\nV_7 -> V_76 . V_79 = FALSE ;\r\nV_7 -> V_76 . V_80 = FALSE ;\r\nV_7 -> V_76 . V_56 = NULL ;\r\nV_7 -> V_76 . V_81 = NULL ;\r\nV_7 -> V_32 = V_82 ;\r\nV_7 -> V_83 = F_48 ( V_72 ) ;\r\nV_7 -> V_1 = V_1 ;\r\nV_7 -> V_84 = V_19 ;\r\nV_7 -> V_18 = V_19 ;\r\nV_7 -> V_22 = V_19 ;\r\nV_7 -> V_25 = V_19 ;\r\nV_7 -> V_28 = V_19 ;\r\nV_7 -> V_85 = V_19 ;\r\nV_7 -> V_59 = V_19 ;\r\nV_7 -> V_62 = V_19 ;\r\nV_7 -> V_86 = V_19 ;\r\nV_7 -> V_87 = FALSE ;\r\nF_49 ( V_1 , V_7 ) ;\r\nF_50 ( 1 ) ;\r\n}\r\nT_19 F_51 ( T_1 * V_1 ) {\r\nT_5 V_7 = F_52 ( V_1 , 1 ) ;\r\nif ( ! V_7 ) {\r\nF_8 ( V_1 , L_18 ) ;\r\n} else {\r\nF_53 ( V_1 , L_19 ,\r\nV_7 -> V_76 . V_70 , V_7 -> V_76 . V_71 , V_7 -> V_83 , V_7 -> V_84 , V_7 -> V_18 , V_7 -> V_59 ) ;\r\n}\r\nF_50 ( 1 ) ;\r\n}\r\nstatic int F_54 ( T_1 * V_1 V_52 ) {\r\nreturn 0 ;\r\n}\r\nstatic T_8 F_55 ( T_5 V_7 ) {\r\nreturn ( ( V_7 -> V_74 || V_7 -> V_75 ) &&\r\n( ! V_7 -> V_74 ||\r\n( V_7 -> V_74 &&\r\nV_7 -> V_84 != V_19 &&\r\nV_7 -> V_18 != V_19 &&\r\nV_7 -> V_22 != V_19 ) ) &&\r\n( ! V_7 -> V_75 ||\r\n( V_7 -> V_75 &&\r\nV_7 -> V_86 != V_19 &&\r\nV_7 -> V_85 != V_19 &&\r\nV_7 -> V_59 != V_19 ) ) ) ;\r\n}\r\nT_20 F_56 ( T_1 * V_1 ) {\r\n#define F_57 1\r\nT_5 V_7 = F_58 ( V_1 , F_57 ) ;\r\nif ( V_88 )\r\nreturn F_46 ( V_1 , L_20 ) ;\r\nif ( V_7 -> V_87 )\r\nreturn F_46 ( V_1 , L_21 ) ;\r\nif ( ! F_55 ( V_7 ) )\r\nreturn F_46 ( V_1 , L_22 ) ;\r\nif ( V_7 -> V_75 ) {\r\nV_7 -> V_76 . V_56 = F_30 ;\r\nV_7 -> V_76 . V_89 = ( V_90 * ) F_44 ( sizeof( V_90 ) ) ;\r\nV_7 -> V_76 . V_89 -> V_91 = F_31 ;\r\nV_7 -> V_76 . V_89 -> V_8 = ( void * ) ( V_7 ) ;\r\nV_7 -> V_76 . V_81 = F_32 ;\r\n}\r\nV_7 -> V_32 = F_59 ( & ( V_7 -> V_76 ) , V_7 -> V_32 ) ;\r\nif ( V_7 -> V_74 ) {\r\nstruct V_92 V_93 = { NULL , V_94 , NULL , NULL , NULL , NULL } ;\r\nV_93 . V_70 = V_7 -> V_76 . V_71 ;\r\nV_93 . V_95 = F_10 ;\r\nV_93 . V_96 = V_7 -> V_76 . V_78 ;\r\nV_93 . V_8 = ( void * ) ( V_7 ) ;\r\nif ( strchr ( V_7 -> type , 'm' ) != NULL ) {\r\nV_93 . type = V_97 ;\r\n} else {\r\nV_93 . type = V_94 ;\r\n}\r\nF_60 ( & V_93 , ( strchr ( V_7 -> type , 's' ) != NULL ) ) ;\r\n}\r\nV_7 -> V_87 = TRUE ;\r\nF_25 ( V_1 , V_7 -> V_32 ) ;\r\nF_50 ( 1 ) ;\r\n}\r\nT_20 F_61 ( T_1 * V_1 ) {\r\n#define F_57 1\r\nT_5 V_7 = F_58 ( V_1 , F_57 ) ;\r\nif ( V_88 )\r\nreturn F_46 ( V_1 , L_23 ) ;\r\nif ( ! V_7 -> V_87 )\r\nreturn 0 ;\r\nV_7 -> V_76 . V_56 = NULL ;\r\nif ( V_7 -> V_76 . V_89 ) {\r\nV_7 -> V_76 . V_89 -> V_91 = NULL ;\r\nV_7 -> V_76 . V_89 -> V_8 = NULL ;\r\nF_62 ( V_7 -> V_76 . V_89 ) ;\r\nV_7 -> V_76 . V_89 = NULL ;\r\n}\r\nV_7 -> V_76 . V_81 = NULL ;\r\nif ( V_7 -> V_32 != V_82 )\r\nF_63 ( V_7 -> V_32 ) ;\r\nif ( V_7 -> V_74 && F_45 ( V_7 -> V_76 . V_71 ) ) {\r\nF_64 ( V_7 -> V_76 . V_71 ) ;\r\n}\r\nV_7 -> V_87 = FALSE ;\r\nreturn 0 ;\r\n}\r\nint F_65 ( T_1 * V_1 ) {\r\nF_66 ( T_5 ) ;\r\nF_67 ( T_5 ) ;\r\nreturn 0 ;\r\n}\r\nint F_68 ( T_1 * V_1 V_52 ) {\r\nreturn 0 ;\r\n}
