// Seed: 154554936
module module_0 (
    output supply0 id_0,
    input  supply1 id_1
);
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri1 id_3
);
  supply0 id_5;
  wand id_6;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_3 = 0;
  assign id_0 = id_2;
  assign id_0 = id_1;
  wire id_7;
  always id_0 = id_2 == id_6;
  always id_0 = 1;
  if (-1) assign id_5 = -1'b0;
  else begin : LABEL_0
    assign id_5 = -1;
  end
endmodule
module module_2 (
    input supply0 id_0,
    id_30,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    id_31,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wor id_16,
    input tri0 id_17,
    output tri id_18,
    output wand id_19,
    input wire id_20,
    output wand id_21,
    output wire id_22,
    output tri0 id_23,
    input wor id_24,
    input supply0 id_25,
    output supply0 id_26,
    input supply0 id_27,
    input uwire id_28
);
  wand id_32 = -1;
  tri0 id_33, id_34 = id_27;
  module_0 modCall_1 (
      id_33,
      id_12
  );
  assign modCall_1.type_0 = 0;
  assign id_21 = -1;
  assign id_30 = 1;
  wire id_35, id_36;
endmodule
