strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_55:AL"	 [def_var="['z', 'carry_out']",
		label="Leaf_55:AL"];
	"55:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f02eaa7e650>",
		clk_sens=False,
		fillcolor=gold,
		label="55:AL",
		sens="['x', 'y', 'carry_out', 'XxorY', 'XandY', 'XorY', 'XORsel', 'ORsel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ORsel', 'XorY', 'XandY', 'carry_out', 'XxorY', 'carry_in', 'XORsel']"];
	"Leaf_55:AL" -> "55:AL";
	"51:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa7e110>",
		def_var="['XorY']",
		fillcolor=deepskyblue,
		label="51:AS
XorY = x | y;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['x', 'y']"];
	"51:AS" -> "55:AL";
	"46:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02ead277d0>",
		def_var="['or_result']",
		fillcolor=deepskyblue,
		label="46:AS
or_result = XorY;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['XorY']"];
	"51:AS" -> "46:AS";
	"47:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02ead27490>",
		def_var="['and_result']",
		fillcolor=deepskyblue,
		label="47:AS
and_result = XandY;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['XandY']"];
	"56:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f02eae566d0>",
		fillcolor=turquoise,
		label="56:BL
carry_out[0] <= carry_in;
z[0] <= XxorY[0] ^ (carry_out[0] & XORsel);
carry_out[1] <= XandY[0] | (carry_out[0] | ORsel) & \
XorY[0];
z[1] <= XxorY[1] ^ (carry_out[1] & XORsel);
carry_out[2] <= XandY[1] | (carry_out[1] | ORsel) & XorY[1];
z[2] <= XxorY[\
2] ^ (carry_out[2] & XORsel);
carry_out[3] <= XandY[2] | (carry_out[2] | ORsel) & XorY[2];
z[3] <= XxorY[3] ^ (carry_out[3] & XORsel);
\
carry_out[4] <= XandY[3] | (carry_out[3] | ORsel) & XorY[3];
z[4] <= XxorY[4] ^ (carry_out[4] & XORsel);
carry_out[5] <= XandY[4] | (\
carry_out[4] | ORsel) & XorY[4];
z[5] <= XxorY[5] ^ (carry_out[5] & XORsel);
carry_out[6] <= XandY[5] | (carry_out[5] | ORsel) & \
XorY[5];
z[6] <= XxorY[6] ^ (carry_out[6] & XORsel);
carry_out[7] <= XandY[6] | (carry_out[6] | ORsel) & XorY[6];
z[7] <= XxorY[\
7] ^ (carry_out[7] & XORsel);
carry_out[8] <= XandY[7] | (carry_out[7] | ORsel) & XorY[7];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa7e750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f02eaa7eb10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eaa7ef10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae613d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae617d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae61c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae480d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae48510>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae48910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae48d90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae531d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae53650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae53a50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae53ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae56310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f02eae56790>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02eae56b90>]",
		style=filled,
		typ=Block];
	"56:BL" -> "Leaf_55:AL"	 [cond="[]",
		lineno=None];
	"49:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02ead27250>",
		def_var="['XxorY']",
		fillcolor=deepskyblue,
		label="49:AS
XxorY = x ^ y;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['x', 'y']"];
	"49:AS" -> "55:AL";
	"45:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02ead27550>",
		def_var="['xor_result']",
		fillcolor=deepskyblue,
		label="45:AS
xor_result = XxorY;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['XxorY']"];
	"49:AS" -> "45:AS";
	"55:AL" -> "56:BL"	 [cond="[]",
		lineno=None];
	"50:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02ead27b10>",
		def_var="['XandY']",
		fillcolor=deepskyblue,
		label="50:AS
XandY = x & y;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['x', 'y']"];
	"50:AS" -> "47:AS";
	"50:AS" -> "55:AL";
}
