--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Logical_Components.twx Logical_Components.ncd -o
Logical_Components.twr Logical_Components.pcf -ucf constraints.ucf

Design file:              Logical_Components.ncd
Physical constraint file: Logical_Components.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1519 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.074ns.
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_26 (SLICE_X51Y82.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DC/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DC/Q to Inst_controller/Inst_delaytimer/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.515   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Inst_DC/Q
    SLICE_X51Y60.G2      net (fanout=4)        0.911   Inst_controller/Inst_DC/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_26
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (2.533ns logic, 2.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_delaytimer/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.515   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X51Y60.G4      net (fanout=6)        0.682   Inst_controller/Inst_DB/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (2.533ns logic, 2.312ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DA/nQ (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DA/nQ to Inst_controller/Inst_delaytimer/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.YQ      Tcko                  0.567   Inst_controller/Inst_DA/nQ
                                                       Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.G3      net (fanout=3)        0.597   Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (2.585ns logic, 2.227ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_27 (SLICE_X51Y82.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DC/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DC/Q to Inst_controller/Inst_delaytimer/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.515   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Inst_DC/Q
    SLICE_X51Y60.G2      net (fanout=4)        0.911   Inst_controller/Inst_DC/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_27
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (2.533ns logic, 2.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_delaytimer/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.515   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X51Y60.G4      net (fanout=6)        0.682   Inst_controller/Inst_DB/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (2.533ns logic, 2.312ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DA/nQ (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DA/nQ to Inst_controller/Inst_delaytimer/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.YQ      Tcko                  0.567   Inst_controller/Inst_DA/nQ
                                                       Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.G3      net (fanout=3)        0.597   Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y82.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y82.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<26>
                                                       Inst_controller/Inst_delaytimer/count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (2.585ns logic, 2.227ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_28 (SLICE_X51Y83.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DC/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DC/Q to Inst_controller/Inst_delaytimer/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.515   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Inst_DC/Q
    SLICE_X51Y60.G2      net (fanout=4)        0.911   Inst_controller/Inst_DC/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y83.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y83.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<28>
                                                       Inst_controller/Inst_delaytimer/count_28
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (2.533ns logic, 2.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_delaytimer/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.515   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X51Y60.G4      net (fanout=6)        0.682   Inst_controller/Inst_DB/Q
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y83.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y83.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<28>
                                                       Inst_controller/Inst_delaytimer/count_28
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (2.533ns logic, 2.312ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_DA/nQ (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_DA/nQ to Inst_controller/Inst_delaytimer/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.YQ      Tcko                  0.567   Inst_controller/Inst_DA/nQ
                                                       Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.G3      net (fanout=3)        0.597   Inst_controller/Inst_DA/nQ
    SLICE_X51Y60.Y       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/startdelay_SW0
    SLICE_X51Y60.F3      net (fanout=2)        0.037   N2
    SLICE_X51Y60.X       Tilo                  0.612   Inst_controller/Inst_delaytimer/start_inv
                                                       Inst_controller/Inst_delaytimer/start_inv1
    SLICE_X51Y83.SR      net (fanout=16)       1.593   Inst_controller/Inst_delaytimer/start_inv
    SLICE_X51Y83.CLK     Tsrck                 0.794   Inst_controller/Inst_delaytimer/count<28>
                                                       Inst_controller/Inst_delaytimer/count_28
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (2.585ns logic, 2.227ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DB/Q (SLICE_X52Y59.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_DB/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_DB/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.412   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X52Y59.F4      net (fanout=6)        0.351   Inst_controller/Inst_DB/Q
    SLICE_X52Y59.CLK     Tckf        (-Th)    -0.487   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Db521
                                                       Inst_controller/Inst_DB/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.899ns logic, 0.351ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DA/Q (SLICE_X52Y56.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/nQ (FF)
  Destination:          Inst_controller/Inst_DA/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.007 - 0.004)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/nQ to Inst_controller/Inst_DA/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.YQ      Tcko                  0.454   Inst_controller/Inst_DB/nQ
                                                       Inst_controller/Inst_DB/nQ
    SLICE_X52Y56.F2      net (fanout=4)        0.333   Inst_controller/Inst_DB/nQ
    SLICE_X52Y56.CLK     Tckf        (-Th)    -0.487   Inst_controller/Inst_DA/Q
                                                       Inst_controller/Da491
                                                       Inst_controller/Inst_DA/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.941ns logic, 0.333ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DC/Q (SLICE_X54Y56.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_DC/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.025 - 0.016)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_DC/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.412   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X54Y56.F3      net (fanout=6)        0.386   Inst_controller/Inst_DB/Q
    SLICE_X54Y56.CLK     Tckf        (-Th)    -0.487   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Dc27
                                                       Inst_controller/Inst_DC/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.899ns logic, 0.386ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DB/Q/CLK
  Logical resource: Inst_controller/Inst_DB/Q/CK
  Location pin: SLICE_X52Y59.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DA/Q/CLK
  Logical resource: Inst_controller/Inst_DA/Q/CK
  Location pin: SLICE_X52Y56.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DC/Q/CLK
  Logical resource: Inst_controller/Inst_DC/Q/CK
  Location pin: SLICE_X54Y56.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1519 paths, 0 nets, and 173 connections

Design statistics:
   Minimum period:   5.074ns{1}   (Maximum frequency: 197.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov  6 17:57:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



