{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562277656625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562277656635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 00:00:56 2019 " "Processing started: Fri Jul 05 00:00:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562277656635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277656635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277656635 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1562277657168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_arch " "Found design unit 1: vga_controller-vga_controller_arch" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-sampler_arch " "Found design unit 1: sampler-sampler_arch" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/sampler_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/sampler_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler_tb-sampler_tb_arch " "Found design unit 1: sampler_tb-sampler_tb_arch" {  } { { "simulation/modelsim/sampler_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/sampler_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler_tb " "Found entity 1: sampler_tb" {  } { { "simulation/modelsim/sampler_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/sampler_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drawer-drawer_arch " "Found design unit 1: drawer-drawer_arch" {  } { { "drawer.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/drawer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668318 ""} { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/drawer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668318 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-prescaler_arch " "Found design unit 1: prescaler-prescaler_arch" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668325 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/prescaler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562277668325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277668325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562277668391 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "H_SYNC top.vhd(12) " "VHDL Signal Declaration warning at top.vhd(12): used implicit default value for signal \"H_SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562277668401 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "V_SYNC top.vhd(13) " "VHDL Signal Declaration warning at top.vhd(13): used implicit default value for signal \"V_SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562277668401 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X top.vhd(14) " "VHDL Signal Declaration warning at top.vhd(14): used implicit default value for signal \"X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562277668401 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y top.vhd(15) " "VHDL Signal Declaration warning at top.vhd(15): used implicit default value for signal \"Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562277668401 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DISP_EN top.vhd(16) " "VHDL Signal Declaration warning at top.vhd(16): used implicit default value for signal \"DISP_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562277668401 "|top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H_SYNC GND " "Pin \"H_SYNC\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|H_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_SYNC GND " "Pin \"V_SYNC\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|V_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[0\] GND " "Pin \"X\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[1\] GND " "Pin \"X\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[2\] GND " "Pin \"X\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[3\] GND " "Pin \"X\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[4\] GND " "Pin \"X\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[5\] GND " "Pin \"X\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[6\] GND " "Pin \"X\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[7\] GND " "Pin \"X\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[8\] GND " "Pin \"X\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[9\] GND " "Pin \"X\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[10\] GND " "Pin \"X\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[11\] GND " "Pin \"X\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[12\] GND " "Pin \"X\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[13\] GND " "Pin \"X\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[14\] GND " "Pin \"X\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[15\] GND " "Pin \"X\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|X[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[0\] GND " "Pin \"Y\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] GND " "Pin \"Y\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[2\] GND " "Pin \"Y\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[3\] GND " "Pin \"Y\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[4\] GND " "Pin \"Y\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[5\] GND " "Pin \"Y\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[6\] GND " "Pin \"Y\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[7\] GND " "Pin \"Y\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[8\] GND " "Pin \"Y\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[9\] GND " "Pin \"Y\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[10\] GND " "Pin \"Y\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[11\] GND " "Pin \"Y\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[12\] GND " "Pin \"Y\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[13\] GND " "Pin \"Y\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[14\] GND " "Pin \"Y\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[15\] GND " "Pin \"Y\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|Y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_EN GND " "Pin \"DISP_EN\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562277668891 "|top|DISP_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562277668891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562277669218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562277669218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562277669358 "|top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562277669358 "|top|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562277669358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562277669368 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562277669368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562277669368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562277669392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 05 00:01:09 2019 " "Processing ended: Fri Jul 05 00:01:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562277669392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562277669392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562277669392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562277669392 ""}
