{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400610864604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400610864633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:34:24 2014 " "Processing started: Tue May 20 11:34:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400610864633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400610864633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DragRace -c DragRace " "Command: quartus_map --read_settings_files=on --write_settings_files=off DragRace -c DragRace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400610864634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1400610865067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DragRace.v 1 1 " "Found 1 design units, including 1 entities, in source file DragRace.v" { { "Info" "ISGN_ENTITY_NAME" "1 DragRace " "Found entity 1: DragRace" {  } { { "DragRace.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragRace.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400610865236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400610865236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED Red DragSM.v(17) " "Verilog HDL Declaration information at DragSM.v(17): object \"RED\" differs only in case from object \"Red\" in the same scope" {  } { { "DragSM.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragSM.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400610867125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DragSM.v 1 1 " "Found 1 design units, including 1 entities, in source file DragSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DragSM " "Found entity 1: DragSM" {  } { { "DragSM.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragSM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400610867126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400610867126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lights.v 1 1 " "Found 1 design units, including 1 entities, in source file Lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lights " "Found entity 1: Lights" {  } { { "Lights.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/Lights.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400610867130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400610867130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_lpm " "Found entity 1: counter_lpm" {  } { { "counter_lpm.v" "" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/counter_lpm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400610867137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400610867137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DragRace " "Elaborating entity \"DragRace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400610867244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DragSM DragSM:DS1 " "Elaborating entity \"DragSM\" for hierarchy \"DragSM:DS1\"" {  } { { "DragRace.v" "DS1" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragRace.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400610867252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_lpm DragSM:DS1\|counter_lpm:C1 " "Elaborating entity \"counter_lpm\" for hierarchy \"DragSM:DS1\|counter_lpm:C1\"" {  } { { "DragSM.v" "C1" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragSM.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400610867283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lights Lights:H0 " "Elaborating entity \"Lights\" for hierarchy \"Lights:H0\"" {  } { { "DragRace.v" "H0" { Text "/run/media/ghg/ERIC/School Stuff/TCES 330/DragRace/DragRace.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400610867287 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1400610868092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400610868339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400610868339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400610868503 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400610868503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400610868503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400610868503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400610868600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:34:28 2014 " "Processing ended: Tue May 20 11:34:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400610868600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400610868600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400610868600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400610868600 ""}
