# do elevator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/xieerqi/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator {/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:55 on May 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator" /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v 
# -- Compiling module elevator
# -- Compiling module elevator_car_driver
# -- Compiling module sequence_detector
# -- Compiling module testbench_single_request
# -- Compiling module testbench_car_driver
# -- Compiling module sequence_detector_testbench
# ** Error: /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v(262): (vlog-2123) Missing argument for format specification '%b'.
# End time: 19:37:55 on May 09,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/xieerqi/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./elevator_run_msim_rtl_verilog.do line 8
# /home/xieerqi/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator {/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_..."
# 
# stdin: <EOF>
vsim work.testbench_single_request
# vsim work.testbench_single_request 
# Start time: 19:37:59 on May 09,2017
# Loading work.testbench_single_request
# Loading work.elevator
# Loading work.elevator_car_driver
# Loading work.sequence_detector
run -all
# At time                   0 switches:xxxxxxxxxx,lights:xxxxxxxxxx,floor: 0
# At time                   5 switches:xxxxxxx1xx,lights:xxxxxxxxxx,floor: 0
# At time                   6 switches:xxxxxxx0xx,lights:xxxxxxxxxx,floor: 0
# At time                  56 switches:xxxxxxx01x,lights:xxxxxxxxxx,floor: 0
# At time                  57 switches:xxxxxxx00x,lights:xxxxxxxxxx,floor: 0
# At time                  63 switches:xxxxxxx00x,lights:xxxxxxx010,floor: 0
# At time                  67 switches:xxxxxxx00x,lights:xxxxxxx010,floor: 1
# At time                  75 switches:xxxxxxx00x,lights:xxxxxxx010,floor: 0
# ** Note: $finish    : /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v(200)
#    Time: 200 ps  Iteration: 0  Instance: /testbench_single_request
# 1
# Break in Module testbench_single_request at /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj2_elevator/elevator.v line 200
# End time: 19:39:32 on May 09,2017, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
