Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Wed Nov  5 18:01:00 2025
| Host         : LAPTOP-RN2A8KVB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wukong_control_sets_placed.rpt
| Design       : top_wukong
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              99 |           41 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             241 |          113 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal       |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_div_20/inst/clk_out1 | u_top_coprocessor/cnt[3]_i_1_n_0 | u_mmio_if/rst_n  |                1 |              4 |         4.00 |
|  clk_div_20/inst/clk_out1 | addr8[5]_i_1_n_0                 | u_mmio_if/rst_n  |                3 |              6 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/g_cap_arm              | u_mmio_if/rst_n  |                3 |              7 |         2.33 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_in[7]_i_1_n_0        | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_neg_b[7]_i_1_n_0     | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_neg_c[7]_i_1_n_0     | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_pos_a[7]_i_1_n_0     | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_neg_a[7]_i_1_n_0     | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_neg_d[7]_i_1_n_0     | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_zero_c[7]_i_1_n_0    | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_zero_a[7]_i_1_n_0   | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_zero_b[7]_i_1_n_0   | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_pos_b[7]_i_1_n_0     | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_in[7]_i_1_n_0       | u_mmio_if/rst_n  |                7 |              8 |         1.14 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_pos_b[7]_i_1_n_0    | u_mmio_if/rst_n  |                5 |              8 |         1.60 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_neg_b[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_neg_d[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_zero_c[7]_i_1_n_0   | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_zero_d[7]_i_1_n_0   | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_neg_c[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_zero_a[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_neg_a[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_pos_d[7]_i_1_n_0    | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_pos_a[7]_i_1_n_0    | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_pos_d[7]_i_1_n_0     | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_zero_d[7]_i_1_n_0    | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_pos_c[7]_i_1_n_0     | u_mmio_if/rst_n  |                3 |              8 |         2.67 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/dT_pos_c[7]_i_1_n_0    | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | u_mmio_if/T_zero_b[7]_i_1_n_0    | u_mmio_if/rst_n  |                4 |              8 |         2.00 |
|  clk_div_20/inst/clk_out1 | wr_rise                          | u_mmio_if/rst_n  |                6 |              8 |         1.33 |
|  clk_div_20/inst/clk_out1 | d_r_o[7]_i_1_n_0                 | u_mmio_if/rst_n  |                6 |              8 |         1.33 |
|  clk_div_20/inst/clk_out1 |                                  | u_mmio_if/rst_n  |               41 |             99 |         2.41 |
+---------------------------+----------------------------------+------------------+------------------+----------------+--------------+


