{
    "code": "module TopModule (\n    input  logic        clk,    // Clock signal, active on the rising edge\n    input  logic        reset,  // Synchronous active-high reset\n    input  logic [7:0]  d,      // 8-bit unsigned data input\n    output logic [7:0]  q       // 8-bit unsigned data output\n);\n\nalways @(posedge clk) begin\n    if (reset) begin\n        q <= 8'b00000000; // Reset output to 0\n    end else begin\n        q <= d; // Capture input data\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}