{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714221450780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714221450787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:37:30 2024 " "Processing started: Sat Apr 27 20:37:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714221450787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221450787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221450787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714221451228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714221451228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_key " "Found entity 1: counter_key" {  } { { "../rtl/counter_key.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_snake.v(98) " "Verilog HDL information at my_snake.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714221461380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/my_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_snake " "Found entity 1: my_snake" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461381 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714221461384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461384 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test_top.v(17) " "Verilog HDL Declaration warning at test_top.v(17): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714221461387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/paj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_cfg " "Found entity 1: paj7620_cfg" {  } { { "../rtl/paj7620_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/paj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714221461394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(27) " "Verilog HDL Declaration information at i2c_ctrl.v(27): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714221461394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ges_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 ges_recognize " "Found entity 1: ges_recognize" {  } { { "../rtl/ges_recognize.v" "" { Text "D:/study/github/FPGA/snake/rtl/ges_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461397 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(8) " "Verilog HDL Declaration warning at data_cfg.v(8): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714221461399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221461404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i2 my_snake.v(40) " "Verilog HDL Implicit Net warning at my_snake.v(40): created implicit net for \"body_i2\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i1 my_snake.v(41) " "Verilog HDL Implicit Net warning at my_snake.v(41): created implicit net for \"body_i1\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i0 my_snake.v(42) " "Verilog HDL Implicit Net warning at my_snake.v(42): created implicit net for \"body_i0\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnt_index test_top.v(53) " "Verilog HDL Implicit Net warning at test_top.v(53): created implicit net for \"cnt_index\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_reset_n test_top.v(60) " "Verilog HDL Implicit Net warning at test_top.v(60): created implicit net for \"sys_reset_n\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461404 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(23) " "Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714221461405 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(8) " "Verilog HDL Parameter Declaration warning at counter.v(8): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714221461422 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(9) " "Verilog HDL Parameter Declaration warning at counter.v(9): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714221461422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714221461487 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel test_top.v(10) " "Output port \"sel\" at test_top.v(10) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714221461491 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig test_top.v(11) " "Output port \"dig\" at test_top.v(11) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714221461491 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst_beep " "Elaborating entity \"beep\" for hierarchy \"beep:inst_beep\"" {  } { { "../rtl/test_top.v" "inst_beep" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep.v(102) " "Verilog HDL assignment warning at beep.v(102): truncated value with size 24 to match size of target (8)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461501 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(119) " "Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461501 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(120) " "Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461501 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(122) " "Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461501 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(123) " "Verilog HDL assignment warning at beep.v(123): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(125) " "Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(126) " "Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(128) " "Verilog HDL assignment warning at beep.v(128): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(129) " "Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(131) " "Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(132) " "Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(134) " "Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(135) " "Verilog HDL assignment warning at beep.v(135): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(137) " "Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(138) " "Verilog HDL assignment warning at beep.v(138): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(143) " "Verilog HDL assignment warning at beep.v(143): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(144) " "Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(146) " "Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461502 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(147) " "Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(149) " "Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(150) " "Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(152) " "Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(153) " "Verilog HDL assignment warning at beep.v(153): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(155) " "Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(156) " "Verilog HDL assignment warning at beep.v(156): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(158) " "Verilog HDL assignment warning at beep.v(158): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(159) " "Verilog HDL assignment warning at beep.v(159): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(161) " "Verilog HDL assignment warning at beep.v(161): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(162) " "Verilog HDL assignment warning at beep.v(162): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(168) " "Verilog HDL assignment warning at beep.v(168): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(169) " "Verilog HDL assignment warning at beep.v(169): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(171) " "Verilog HDL assignment warning at beep.v(171): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(172) " "Verilog HDL assignment warning at beep.v(172): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(174) " "Verilog HDL assignment warning at beep.v(174): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461503 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(175) " "Verilog HDL assignment warning at beep.v(175): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(177) " "Verilog HDL assignment warning at beep.v(177): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(178) " "Verilog HDL assignment warning at beep.v(178): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(180) " "Verilog HDL assignment warning at beep.v(180): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(181) " "Verilog HDL assignment warning at beep.v(181): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(183) " "Verilog HDL assignment warning at beep.v(183): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(184) " "Verilog HDL assignment warning at beep.v(184): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(186) " "Verilog HDL assignment warning at beep.v(186): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(187) " "Verilog HDL assignment warning at beep.v(187): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(192) " "Verilog HDL assignment warning at beep.v(192): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(193) " "Verilog HDL assignment warning at beep.v(193): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(195) " "Verilog HDL assignment warning at beep.v(195): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(196) " "Verilog HDL assignment warning at beep.v(196): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461504 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(198) " "Verilog HDL assignment warning at beep.v(198): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461505 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(199) " "Verilog HDL assignment warning at beep.v(199): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461505 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(201) " "Verilog HDL assignment warning at beep.v(201): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461505 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(202) " "Verilog HDL assignment warning at beep.v(202): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461505 "|test_top|beep:inst_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../rtl/test_top.v" "ws2812_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(47) " "Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461520 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(66) " "Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461521 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_ctrl.v(85) " "Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461521 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ws2812_ctrl.v(104) " "Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461521 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ws2812_ctrl.v(123) " "Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461522 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cfg data_cfg:data_cfg_inst " "Elaborating entity \"data_cfg\" for hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/test_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ges_pic data_cfg.v(9) " "Verilog HDL or VHDL warning at data_cfg.v(9): object \"ges_pic\" assigned a value but never read" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714221461532 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_cfg.v(83) " "Verilog HDL Case Statement information at data_cfg.v(83): all case item expressions in this case statement are onehot" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714221461546 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_snake my_snake:my_snake_inst " "Elaborating entity \"my_snake\" for hierarchy \"my_snake:my_snake_inst\"" {  } { { "../rtl/test_top.v" "my_snake_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(40) " "Verilog HDL assignment warning at my_snake.v(40): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461581 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(41) " "Verilog HDL assignment warning at my_snake.v(41): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461581 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(42) " "Verilog HDL assignment warning at my_snake.v(42): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461581 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(107) " "Verilog HDL assignment warning at my_snake.v(107): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461581 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(108) " "Verilog HDL assignment warning at my_snake.v(108): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461582 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(115) " "Verilog HDL assignment warning at my_snake.v(115): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461582 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(116) " "Verilog HDL assignment warning at my_snake.v(116): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461582 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(123) " "Verilog HDL assignment warning at my_snake.v(123): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461583 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(124) " "Verilog HDL assignment warning at my_snake.v(124): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461583 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(125) " "Verilog HDL assignment warning at my_snake.v(125): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461584 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(126) " "Verilog HDL assignment warning at my_snake.v(126): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461584 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(128) " "Verilog HDL assignment warning at my_snake.v(128): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461584 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(131) " "Verilog HDL assignment warning at my_snake.v(131): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461584 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(135) " "Verilog HDL assignment warning at my_snake.v(135): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461584 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(145) " "Verilog HDL assignment warning at my_snake.v(145): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461585 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(153) " "Verilog HDL assignment warning at my_snake.v(153): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461585 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(156) " "Verilog HDL assignment warning at my_snake.v(156): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461585 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(157) " "Verilog HDL assignment warning at my_snake.v(157): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461585 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(158) " "Verilog HDL assignment warning at my_snake.v(158): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(159) " "Verilog HDL assignment warning at my_snake.v(159): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(161) " "Verilog HDL assignment warning at my_snake.v(161): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(164) " "Verilog HDL assignment warning at my_snake.v(164): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(168) " "Verilog HDL assignment warning at my_snake.v(168): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(173) " "Verilog HDL assignment warning at my_snake.v(173): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461586 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(174) " "Verilog HDL assignment warning at my_snake.v(174): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461587 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(175) " "Verilog HDL assignment warning at my_snake.v(175): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461587 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(176) " "Verilog HDL assignment warning at my_snake.v(176): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461588 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(178) " "Verilog HDL assignment warning at my_snake.v(178): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461588 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(181) " "Verilog HDL assignment warning at my_snake.v(181): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461589 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(182) " "Verilog HDL assignment warning at my_snake.v(182): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461589 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(183) " "Verilog HDL assignment warning at my_snake.v(183): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461589 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(184) " "Verilog HDL assignment warning at my_snake.v(184): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461589 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(186) " "Verilog HDL assignment warning at my_snake.v(186): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461589 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(194) " "Verilog HDL assignment warning at my_snake.v(194): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461590 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(197) " "Verilog HDL assignment warning at my_snake.v(197): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461590 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(198) " "Verilog HDL assignment warning at my_snake.v(198): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461590 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(207) " "Verilog HDL assignment warning at my_snake.v(207): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(211) " "Verilog HDL assignment warning at my_snake.v(211): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(214) " "Verilog HDL assignment warning at my_snake.v(214): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(218) " "Verilog HDL assignment warning at my_snake.v(218): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(221) " "Verilog HDL assignment warning at my_snake.v(221): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(222) " "Verilog HDL assignment warning at my_snake.v(222): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461591 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(232) " "Verilog HDL assignment warning at my_snake.v(232): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461592 "|test_top|my_snake:my_snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_cfg paj7620_cfg:paj7620_cfg_inst " "Elaborating entity \"paj7620_cfg\" for hierarchy \"paj7620_cfg:paj7620_cfg_inst\"" {  } { { "../rtl/test_top.v" "paj7620_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/test_top.v" "i2c_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_ctrl.v(84) " "Verilog HDL assignment warning at i2c_ctrl.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461640 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_ctrl.v(222) " "Verilog HDL assignment warning at i2c_ctrl.v(222): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461641 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(442) " "Verilog HDL assignment warning at i2c_ctrl.v(442): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461642 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(517) " "Verilog HDL assignment warning at i2c_ctrl.v(517): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461643 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(532) " "Verilog HDL assignment warning at i2c_ctrl.v(532): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714221461643 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(659) " "Verilog HDL Case Statement information at i2c_ctrl.v(659): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 659 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714221461644 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:led_ctrl_inst " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:led_ctrl_inst\"" {  } { { "../rtl/test_top.v" "led_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221461662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b24 " "Found entity 1: altsyncram_0b24" {  } { { "db/altsyncram_0b24.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/altsyncram_0b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221463985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221463985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221464059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221464059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221464112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221464112 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221464511 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714221464616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.27.20:37:49 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl " "2024.04.27.20:37:49 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221469042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221474322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221474448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221485621 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714221486286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld445d6a72/alt_sld_fab.v" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714221486706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221486706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714221488383 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 6 -1 0 } } { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714221488456 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714221488456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[4\] GND " "Pin \"dig\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[5\] GND " "Pin \"dig\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[6\] GND " "Pin \"dig\[6\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] GND " "Pin \"dig\[7\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714221488864 "|test_top|dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714221488864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221488947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714221491727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221491906 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 137 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1714221492695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714221492724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714221492724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714221492929 "|test_top|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714221492929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2455 " "Implemented 2455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714221492929 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714221492929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714221492929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2373 " "Implemented 2373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714221492929 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714221492929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714221492929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714221492953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:38:12 2024 " "Processing ended: Sat Apr 27 20:38:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714221492953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714221492953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714221492953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714221492953 ""}
