INFO: [VRFC 10-163] Analyzing VHDL file "/home/data/FPGAProgramming/project_1/project_1.srcs/sim_1/new/or_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_gate_tb'
