@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-504.23.4.el6.x86_64) on Sat Jun 20 10:26:11 CEST 2015
            in directory '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj'.
@I [HLS-10] Opening solution '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 6.75ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2014.3/lnx64/tools/gcc/bin/g++"
   Compiling apatb_bsflexregio.cpp
   Compiling BSflex_hls.cpp_pre.cpp.tb.cpp
   Compiling BSflex_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
--------------------------------------------
Generating Stimuli ...
--------------------------------------------
running BSflex ...
--------------------------------------------
checking values ...
Testbench OK
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_bsflexregio_top -prj bsflexregio.prj --lib ieee_proposed=./ieee_proposed -s bsflexregio 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bsflexregio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/AESL_axi_slave_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/AESL_axi_s_rn_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_rn_in_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_CONTROL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_CONTROL_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/AESL_axi_s_stock_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stock_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_fexp_32ns_32ns_32_13_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_fexp_32ns_32ns_32_13_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_lastStepStock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_lastStepStock_ram
INFO: [VRFC 10-311] analyzing module bsflexregio_lastStepStock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_mul_32ns_32ns_64_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_mul_32ns_32ns_64_7_MulnS_0
INFO: [VRFC 10-311] analyzing module bsflexregio_mul_32ns_32ns_64_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio_fadd_32ns_32ns_32_8_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio_fadd_32ns_32ns_32_8_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsflexregio
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_viv_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_consts.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_exp_table_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_utils_v3_0/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/axi_utils_v2_0_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_table_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vt2mUtils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vt2mComps.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vt2mArch.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vm2Utils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vm2Comps.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vm2Arch.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/vmsMultCore.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/dsp48MultALine.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/dsp48Mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/xMult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_utils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/delay.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/mux_bus2.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/twos_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/carry_chain.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/mux4.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare_gt.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare_eq_im.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare_ne_im.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare_eq.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/special_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/norm_zero_det.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/zero_det_sel.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/shift_msb_first.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_dec_op.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_dec_op_lat.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/lead_zero_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/lead_zero_encode_shift.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/dsp48e1_wrapper.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/dsp48e2_wrapper.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/addsub_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/addsub_dsp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_round_bit.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/renorm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/norm_and_round_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/norm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/alignment.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/normalize.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/align_add_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/three_input_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/delay_line.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/multMxN_lut6.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/op_resize.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/luts.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/dsp_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/dsp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/hybrid.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_sp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_dist_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_dp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_syncmem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_scaled_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm_operation.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/ccm.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_viv.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/multadd.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/compare_ge.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_to_flt_conv_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_to_flt_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_to_fix_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_to_flt_conv_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_to_flt_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_cmp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_sqrt_mant_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_sqrt_mant.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_sqrt_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_sqrt.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_div_mant_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_div_mant.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_div_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_div.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_dsp48e1_lat_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_dsp48e1_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_dsp48e2_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_qq.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult_xx.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/fix_mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_pkg.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_viv.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_round_dsp_opt_full.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_round_dsp_opt_part.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_mult_round.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_mult_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_dsp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_lat_align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_lat_norm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_lat_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add_lat.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_approx.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_nr.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_reduction_calc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_eval.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_postprocess.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recipsqrt_sp_sqrt_r_rom.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recipsqrt_dp_recsqrt_r_rom.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recipsqrt_dp_m_calc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_recip.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_addsub_taylor_fabric.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_addsub_taylor_combiner_fabric.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_single_one_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_inproc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_L_block_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_L_memory.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_L_block.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_rr_mul_iter.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_rr_mul.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_rr.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_taylor.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_shift_msb_first.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_lead_zero_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_normalize.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_norm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_rnd.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_log.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_ccm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_e2A.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_dp_poly.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_e2zmzm1.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_round_bit.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_renorm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_special_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_add_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_alignment.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_addsub_dsp1.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_addsub_dsp2.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_norm_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_add_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma_mul.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_fma.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_accum_flt_to_fix.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_accum_bit_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_accum.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/axi_slave_2to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/axi_slave_3to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/axi_slave_4to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/global_util_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/axi_utils_comps.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/glb_ifx_master.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_viv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0.vhd" into library floating_point_v7_0
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_utils_v3_0/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/glb_srl_fifo.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/axi_utils_v2_0/glb_ifx_slave.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48_wrapper_v3_0_pkg.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48a_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48a1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e2_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_viv_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_rtl.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_synth.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_viv_comp.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_hdl_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_synth.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_rtl.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_viv.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_viv_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/cc_compare.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult18.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fadd_6_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bsflexregio_ap_fadd_6_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bsflexregio_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fexp_11_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bsflexregio_ap_fexp_11_full_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd:2123]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd:2108]
WARNING: [#UNDEF] Note: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fadd_6_full_dsp_32.vhd:189]
WARNING: [#UNDEF] Note: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fmul_2_max_dsp_32.vhd:189]
WARNING: [#UNDEF] Note: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:9177]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/shift_msb_first.vhd:278]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_ccm.vhd:163]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_ccm.vhd:295]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_ccm.vhd:163]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_ccm.vhd:295]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp.vhd:470]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_e2A.vhd:250]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/flt_exp_e2zmzm1.vhd:242]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:9364]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/ip/xil_defaultlib/bsflexregio_ap_fexp_11_full_dsp_32.vhd:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_0.floating_point_v7_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package floating_point_v7_0.floating_point_v7_0_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_0.floating_point_v7_0_exp_table_pk...
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_0.floating_point_v7_0_pkg
Compiling package floating_point_v7_0.flt_utils
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.bsflexregio_CONTROL_s_axi(C_ADDR...
Compiling module xil_defaultlib.bsflexregio_lastStepStock_ram
Compiling module xil_defaultlib.bsflexregio_lastStepStock(DataWi...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(7,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",7,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",14,others ...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",1,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(24,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(16,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(48,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(24,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(25,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,1,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,25,40,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(2,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,2,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(13,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(27,1,false,false)\]
Compiling architecture synth of entity floating_point_v7_0.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl("zynq",24...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000001...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(27,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(16,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(5,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.lead_zero_encode_shift [\lead_zero_encode_shift(24,8,(fa...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,1,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,25,35,...]
Compiling architecture rtl of entity floating_point_v7_0.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(24,8...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(23,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(9,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",9,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(9,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(3,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(9,3,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(10,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,0,false,false)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",4,0,1,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",23,others ...]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("zynq",false,32,...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",16,0,1,false...]
Compiling architecture synth of entity floating_point_v7_0.compare_gt [\compare_gt("zynq",32,false,1)(1...]
Compiling architecture synth of entity floating_point_v7_0.compare [\compare("zynq",32,true,1)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(9,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,4,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,4,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(2,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(12,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.flt_add_exp [\flt_add_exp("zynq",32,8,24,(-21...]
Compiling architecture synth of entity floating_point_v7_0.flt_dec_op [\flt_dec_op("zynq",32,24,true,1,...]
Compiling architecture rtl of entity floating_point_v7_0.flt_add_dsp [\flt_add_dsp("zynq",32,24,32,24,...]
Compiling architecture rtl of entity floating_point_v7_0.flt_add [\flt_add("zynq",1,0,0,0,32,24,32...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(6,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(32,0,false,false)\]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",1,0,...]
Compiling architecture bsflexregio_ap_fadd_6_full_dsp_32_arch of entity xil_defaultlib.bsflexregio_ap_fadd_6_full_dsp_32 [bsflexregio_ap_fadd_6_full_dsp_3...]
Compiling module xil_defaultlib.bsflexregio_fadd_32ns_32ns_32_8_...
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(17,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,17,16,25,41,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","CAS...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,7,48,25,31,f...]
Compiling architecture struct of entity floating_point_v7_0.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl((false,fal...]
Compiling architecture rtl of entity floating_point_v7_0.fix_mult [\fix_mult("zynq",flt_pt_fix_mult...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",8,0,0,false,...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",4,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",23,others ...]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("zynq",false,32,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(3,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(14,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult_exp [\flt_mult_exp("zynq",false,32,8,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(30,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(18,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(30,18,48,25,48,...]
Compiling architecture struct of entity floating_point_v7_0.flt_round_dsp_opt_full [\flt_round_dsp_opt_full("zynq",(...]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult_round [\flt_mult_round("zynq",(flt_pt_i...]
Compiling architecture synth of entity floating_point_v7_0.flt_dec_op_lat [\flt_dec_op_lat("zynq",32,24,tru...]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult [\flt_mult("zynq",1,3,32,24,32,24...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",0,0,...]
Compiling architecture bsflexregio_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.bsflexregio_ap_fmul_2_max_dsp_32 [bsflexregio_ap_fmul_2_max_dsp_32...]
Compiling module xil_defaultlib.bsflexregio_fmul_32ns_32ns_32_4_...
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(43,1,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,0,1,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(17,17,43,17,43,...]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("zynq",true,32,2...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(9,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,9,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",4,0,10,false...]
Compiling architecture synth of entity floating_point_v7_0.compare_gt [\compare_gt("zynq",8,false,10)(1...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(9,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,9,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(10,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,10,false,false)\]
Compiling architecture synth of entity floating_point_v7_0.flt_exp_specialcase [\flt_exp_specialcase("zynq",32,2...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(23,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("no_family",4,0,0,f...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("no_family",23,ot...]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("no_family",fals...]
Compiling architecture rtl of entity floating_point_v7_0.delay_s [\delay_s(10,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.delay_s [\delay_s(9,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,0,false,false)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(6,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",6,0,0,true,t...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",24,others ...]
Compiling architecture rtl of entity floating_point_v7_0.zero_det_sel [\zero_det_sel("zynq",false,24,34...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(34,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(34,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.shift_msb_first [\shift_msb_first(24,34,6,false,f...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(36,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",36,0,0,false...]
Compiling architecture synth of entity floating_point_v7_0.flt_to_fix_conv [\flt_to_fix_conv("zynq",32,24,34...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(5,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(30,18,48,25,48,...]
Compiling architecture synth of entity floating_point_v7_0.flt_log_addsub [\flt_log_addsub("zynq",2,11,11,1...]
Compiling architecture rtl of entity floating_point_v7_0.flt_exp_ccm [\flt_exp_ccm("zynq",2,"ccm_recip...]
Compiling architecture synth of entity floating_point_v7_0.flt_log_addsub [\flt_log_addsub("zynq",2,36,36,3...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.flt_exp_ccm [\flt_exp_ccm("zynq",2,"ccm_ln2",...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(33,4,false,false)\]
Compiling architecture synth of entity floating_point_v7_0.flt_log_addsub [\flt_log_addsub("zynq",2,34,34,3...]
Compiling architecture rtl of entity floating_point_v7_0.flt_exp_e2A [\flt_exp_e2A("zynq",23,10,27,fal...]
Compiling architecture rtl of entity floating_point_v7_0.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1("zynq",2,8,23,3...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(6,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,6,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,4,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,1,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(2,18,48,25,48,f...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(14,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(25,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(3,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",3,0,0,false,...]
Compiling architecture rtl of entity floating_point_v7_0.flt_round_bit [\flt_round_bit("zynq",false,fals...]
Compiling architecture rtl of entity floating_point_v7_0.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1100110010010110")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1100110000111100")(0,15)\]
Compiling architecture synth of entity floating_point_v7_0.flt_log_addsub [\flt_log_addsub("zynq",0,9,9,9,(...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",2,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",8,"0000000...]
Compiling architecture synth of entity floating_point_v7_0.compare_ne_im [\compare_ne_im("zynq",7,"0000000...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",5,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_gt [\compare_gt("zynq",9,false,0)(1,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(32,1,false,false)\]
Compiling architecture synth of entity floating_point_v7_0.flt_exp_recomb [\flt_exp_recomb("zynq",8,23,32,2...]
Compiling architecture synth of entity floating_point_v7_0.flt_exp [\flt_exp("zynq",2,0,32,24,32,24,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(11,1,0,0,0,0...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",0,0,...]
Compiling architecture bsflexregio_ap_fexp_11_full_dsp_32_arch of entity xil_defaultlib.bsflexregio_ap_fexp_11_full_dsp_32 [bsflexregio_ap_fexp_11_full_dsp_...]
Compiling module xil_defaultlib.bsflexregio_fexp_32ns_32ns_32_13...
Compiling module xil_defaultlib.bsflexregio_mul_32ns_32ns_64_7_M...
Compiling module xil_defaultlib.bsflexregio_mul_32ns_32ns_64_7(I...
Compiling module xil_defaultlib.bsflexregio_default
Compiling module xil_defaultlib.AESL_axi_s_rn_in_V
Compiling module xil_defaultlib.AESL_axi_s_stock_V
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL
Compiling module xil_defaultlib.apatb_bsflexregio_top
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot bsflexregio

****** Webtalk v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/xsim.dir/bsflexregio/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/xsim.dir/bsflexregio/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun 20 10:29:12 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 20 10:29:12 2015...

****** xsim v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xsim.dir/bsflexregio/xsim_script.tcl
# xsim {bsflexregio} -maxdeltaid 10000 -tclbatch {bsflexregio.tcl}
Vivado Simulator 2014.3
Time resolution is 1 ps
source bsflexregio.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
$finish called at time : 75313525 ps : File "/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BS/BSflex_REG/BSflex_prj/solution1/sim/verilog/bsflexregio.autotb.v" Line 402
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:16 . Memory (MB): peak = 379.703 ; gain = 0.000 ; free physical = 9602 ; free virtual = 39455
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jun 20 10:29:35 2015...
@I [SIM-316] Starting C post checking ...
--------------------------------------------
Generating Stimuli ...
--------------------------------------------
running BSflex ...
--------------------------------------------
checking values ...
Testbench OK
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [LIC-101] Checked in feature [HLS]
