irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 28, 2019 at 00:58:54 IST
irun
	-sv
	-uvm
	-access +rwc
	-f compile_file.f
		../test_pkg/test_pkg.sv
		../env/top.sv
	+UVM_TESTNAME=test
Recompiling... reason: file '../test/test.sv' is newer than expected.
	expected: Thu Feb 28 00:50:10 2019
	actual:   Thu Feb 28 00:56:19 2019
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:              5       5
		Registers:                 15308   10356
		Named events:                  4      12
		Initial blocks:              329     167
		Parallel blocks:              26      27
		Assertions:                    2       2
		SV Class declarations:       211     325
		SV Class specializations:    435     435
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s051)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------
Name                         Type                    Size  Value
----------------------------------------------------------------
uvm_test_top                 test                    -     @2684
  envh                       env                     -     @2754
    rd_agt_toph              rd_agt_top              -     @2851
      rd_agth[0]             rd_agent                -     @3558
        rd_drvh              rd_drv                  -     @3666
          rsp_port           uvm_analysis_port       -     @3766
          seq_item_port      uvm_seq_item_pull_port  -     @3715
        rd_monh              rd_mon                  -     @3557
        rd_seqrh             rd_seqr                 -     @3797
          rsp_export         uvm_analysis_export     -     @3855
          seq_item_export    uvm_seq_item_pull_imp   -     @4403
          arbitration_queue  array                   0     -    
          lock_queue         array                   0     -    
          num_last_reqs      integral                32    'd1  
          num_last_rsps      integral                32    'd1  
      rd_agth[1]             rd_agent                -     @3599
        rd_drvh              rd_drv                  -     @4457
          rsp_port           uvm_analysis_port       -     @4583
          seq_item_port      uvm_seq_item_pull_port  -     @4535
        rd_monh              rd_mon                  -     @4458
        rd_seqrh             rd_seqr                 -     @4613
          rsp_export         uvm_analysis_export     -     @4668
          seq_item_export    uvm_seq_item_pull_imp   -     @5208
          arbitration_queue  array                   0     -    
          lock_queue         array                   0     -    
          num_last_reqs      integral                32    'd1  
          num_last_rsps      integral                32    'd1  
    sbh                      sb                      -     @2885
    vseqrh                   vseqr                   -     @2915
      rsp_export             uvm_analysis_export     -     @2973
      seq_item_export        uvm_seq_item_pull_imp   -     @3523
      arbitration_queue      array                   0     -    
      lock_queue             array                   0     -    
      num_last_reqs          integral                32    'd1  
      num_last_rsps          integral                32    'd1  
    wr_agt_toph              wr_agt_top              -     @2816
      wr_agth[0]             wr_agent                -     @5274
        wr_drvh              wr_drv                  -     @6019
          rsp_port           uvm_analysis_port       -     @6118
          seq_item_port      uvm_seq_item_pull_port  -     @6069
        wr_monh              wr_mon                  -     @5273
        wr_seqrh             wr_seqr                 -     @5381
          rsp_export         uvm_analysis_export     -     @5438
          seq_item_export    uvm_seq_item_pull_imp   -     @5988
          arbitration_queue  array                   0     -    
          lock_queue         array                   0     -    
          num_last_reqs      integral                32    'd1  
          num_last_rsps      integral                32    'd1  
      wr_agth[1]             wr_agent                -     @5315
        wr_monh              wr_mon                  -     @6168
----------------------------------------------------------------


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    2
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVMTOP]     1
Simulation complete via $finish(1) at time 0 FS + 179
/tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 28, 2019 at 00:58:56 IST  (total: 00:00:02)
