#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x92abce0 .scope module, "clock_divider" "clock_divider" 2 22;
 .timescale -9 -12;
v0x92bb040_0 .net "clk100Mhz", 0 0, C4<z>; 0 drivers
v0x92ede30_0 .var "counter", 26 0;
v0x92ede90_0 .net "divider", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x92edef0_0 .var "slowClk", 0 0;
E_0x92b0f38 .event posedge, v0x92bb040_0;
S_0x92b67a8 .scope module, "testbench" "testbench" 3 23;
 .timescale -9 -12;
P_0x92b8654 .param/l "RUN_LEN" 3 29, +C4<01111000>;
L_0x92f0318 .functor OR 1, v0x92ef440_0, v0x92ee500_0, C4<0>, C4<0>;
L_0x92f0b18 .functor NOT 1, L_0x92f0318, C4<0>, C4<0>, C4<0>;
v0x92efe70_0 .net "CLK", 0 0, C4<z>; 0 drivers
v0x92efec0_0 .var "can_clk", 0 0;
v0x92eff78_0 .net "can_hi", 0 0, L_0x92f0318; 1 drivers
v0x92effc8_0 .net "can_hi_out_0", 0 0, v0x92ef440_0; 1 drivers
v0x92f0018_0 .net "can_hi_out_1", 0 0, v0x92ee500_0; 1 drivers
v0x92f0088_0 .net "can_lo", 0 0, L_0x92f0b18; 1 drivers
v0x92f00f8_0 .net "can_lo_out_0", 0 0, v0x92ef508_0; 1 drivers
v0x92f0148_0 .net "can_lo_out_1", 0 0, v0x92ee5e8_0; 1 drivers
v0x92f0198_0 .var/i "i", 31 0;
v0x92f01e8_0 .net "led0", 0 0, v0x92ef868_0; 1 drivers
v0x92f0258_0 .net "led1", 0 0, v0x92ef8c8_0; 1 drivers
v0x92f02c8_0 .net "led2", 0 0, v0x92ee9c8_0; 1 drivers
v0x92f0370_0 .net "led3", 0 0, v0x92eea28_0; 1 drivers
v0x92f03e0_0 .var "uart_clk", 0 0;
E_0x92edf58 .event edge, v0x92ee420_0;
S_0x92eefd0 .scope module, "can0" "custom_can_node" 3 54, 4 23, S_0x92b67a8;
 .timescale -9 -12;
P_0x92ef054 .param/l "EOF" 4 74, C4<1111111>;
P_0x92ef068 .param/l "IDLE" 4 50, C4<00>;
P_0x92ef07c .param/l "PROCESS" 4 53, C4<11>;
P_0x92ef090 .param/l "SENDING" 4 51, C4<01>;
P_0x92ef0a4 .param/l "WAIT" 4 52, C4<10>;
P_0x92ef0b8 .param/l "msg_length_base" 4 76, +C4<0101100>;
v0x92ef200_0 .var "CRC", 14 0;
v0x92ef270_0 .var "bit_stuff_check", 4 0;
v0x92ef2d0_0 .var "bits_received", 31 0;
v0x92ef330_0 .var "bits_transmitted", 31 0;
v0x92ef380_0 .net "can_clk", 0 0, v0x92efec0_0; 1 drivers
v0x92ef3d0_0 .alias "can_hi_in", 0 0, v0x92eff78_0;
v0x92ef440_0 .var "can_hi_out", 0 0;
v0x92ef490_0 .alias "can_lo_in", 0 0, v0x92f0088_0;
v0x92ef508_0 .var "can_lo_out", 0 0;
v0x92ef558_0 .net "clk_src0", 0 0, C4<z>; 0 drivers
v0x92ef5b8_0 .net "clk_src1", 0 0, C4<z>; 0 drivers
v0x92ef618 .array "data", 0 7, 7 0;
v0x92ef6a0_0 .var "data_length", 3 0;
v0x92ef700_0 .var/i "i", 31 0;
v0x92ef760_0 .var "id_transmit_flag", 0 0;
v0x92ef7c0_0 .var/i "index", 31 0;
v0x92ef868_0 .var "led0", 0 0;
v0x92ef8c8_0 .var "led1", 0 0;
v0x92ef968_0 .net "led2", 0 0, C4<z>; 0 drivers
v0x92ef9b8_0 .net "led3", 0 0, C4<z>; 0 drivers
v0x92ef918_0 .var "lower_priority", 0 0;
v0x92efa60_0 .var "message", 127 0;
v0x92efb10_0 .var "message_id", 10 0;
v0x92efb60_0 .var "msg_length", 7 0;
v0x92efab0_0 .var "next_state", 1 0;
v0x92efc18_0 .net "node_num", 3 0, C4<0000>; 1 drivers
v0x92efbb0_0 .var "received_msg", 127 0;
v0x92efcd8_0 .net "reset", 0 0, C4<0>; 1 drivers
v0x92efc68_0 .var "state", 1 0;
v0x92efda0_0 .alias "sys_clk", 0 0, v0x92ef380_0;
v0x92efd28_0 .var "toggle", 0 0;
E_0x92ef1c0 .event edge, v0x92efd28_0, v0x92efc68_0;
S_0x92edf98 .scope module, "can1" "custom_can_node" 3 66, 4 23, S_0x92b67a8;
 .timescale -9 -12;
P_0x92ee01c .param/l "EOF" 4 74, C4<1111111>;
P_0x92ee030 .param/l "IDLE" 4 50, C4<00>;
P_0x92ee044 .param/l "PROCESS" 4 53, C4<11>;
P_0x92ee058 .param/l "SENDING" 4 51, C4<01>;
P_0x92ee06c .param/l "WAIT" 4 52, C4<10>;
P_0x92ee080 .param/l "msg_length_base" 4 76, +C4<0101100>;
v0x92ee288_0 .var "CRC", 14 0;
v0x92ee2f8_0 .var "bit_stuff_check", 4 0;
v0x92ee358_0 .var "bits_received", 31 0;
v0x92ee3b8_0 .var "bits_transmitted", 31 0;
v0x92ee420_0 .alias "can_clk", 0 0, v0x92ef380_0;
v0x92ee480_0 .alias "can_hi_in", 0 0, v0x92eff78_0;
v0x92ee500_0 .var "can_hi_out", 0 0;
v0x92ee560_0 .alias "can_lo_in", 0 0, v0x92f0088_0;
v0x92ee5e8_0 .var "can_lo_out", 0 0;
v0x92ee648_0 .net "clk_src0", 0 0, C4<z>; 0 drivers
v0x92ee6d8_0 .net "clk_src1", 0 0, C4<z>; 0 drivers
v0x92ee738 .array "data", 0 7, 7 0;
v0x92ee7c0_0 .var "data_length", 3 0;
v0x92ee820_0 .var/i "i", 31 0;
v0x92ee8c0_0 .var "id_transmit_flag", 0 0;
v0x92ee920_0 .var/i "index", 31 0;
v0x92ee9c8_0 .var "led0", 0 0;
v0x92eea28_0 .var "led1", 0 0;
v0x92eeac8_0 .net "led2", 0 0, C4<z>; 0 drivers
v0x92eeb18_0 .net "led3", 0 0, C4<z>; 0 drivers
v0x92eea78_0 .var "lower_priority", 0 0;
v0x92eebc0_0 .var "message", 127 0;
v0x92eec70_0 .var "message_id", 10 0;
v0x92eecc0_0 .var "msg_length", 7 0;
v0x92eec10_0 .var "next_state", 1 0;
v0x92eed78_0 .net "node_num", 3 0, C4<0001>; 1 drivers
v0x92eed10_0 .var "received_msg", 127 0;
v0x92eee38_0 .net "reset", 0 0, C4<0>; 1 drivers
v0x92eedc8_0 .var "state", 1 0;
v0x92eef00_0 .alias "sys_clk", 0 0, v0x92ef380_0;
v0x92eee88_0 .var "toggle", 0 0;
E_0x92ee0c0 .event posedge, v0x92ee420_0;
E_0x92ee228 .event negedge, v0x92ee420_0;
E_0x92ee258 .event edge, v0x92eee88_0, v0x92eedc8_0;
S_0x92b1018 .scope module, "uartrx" "uartrx" 5 44;
 .timescale -9 -12;
L_0x92ee788 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x92f0450_0 .net "UART_RX", 0 0, C4<z>; 0 drivers
v0x92f04a0_0 .var "buffer", 7 0;
v0x92f04f0_0 .net "clock115200", 0 0, C4<z>; 0 drivers
v0x92f0540_0 .var "data", 7 0;
v0x92f0590_0 .var "recv", 0 0;
v0x92f05e0_0 .net "resetn", 0 0, C4<z>; 0 drivers
v0x92f0660_0 .net "rx", 0 0, L_0x92ee788; 1 drivers
v0x92f06c0_0 .var "state", 3 0;
E_0x92f0430/0 .event negedge, v0x92f05e0_0;
E_0x92f0430/1 .event posedge, v0x92f04f0_0;
E_0x92f0430 .event/or E_0x92f0430/0, E_0x92f0430/1;
S_0x92b7848 .scope module, "uarttx" "uarttx" 5 5;
 .timescale -9 -12;
v0x92f0740_0 .net "UART_TX", 0 0, v0x92f0a00_0; 1 drivers
v0x92f07b0_0 .net "clock115200", 0 0, C4<z>; 0 drivers
v0x92f0810_0 .net "data", 7 0, C4<zzzzzzzz>; 0 drivers
v0x92f0870_0 .var "ready", 0 0;
v0x92f08c0_0 .net "resetn", 0 0, C4<z>; 0 drivers
v0x92f0920_0 .net "send", 0 0, C4<z>; 0 drivers
v0x92f09a0_0 .var "state", 3 0;
v0x92f0a00_0 .var "tx", 0 0;
E_0x92f0630/0 .event negedge, v0x92f08c0_0;
E_0x92f0630/1 .event posedge, v0x92f07b0_0;
E_0x92f0630 .event/or E_0x92f0630/0, E_0x92f0630/1;
    .scope S_0x92abce0;
T_0 ;
    %set/v v0x92ede30_0, 0, 27;
    %set/v v0x92edef0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x92abce0;
T_1 ;
    %wait E_0x92b0f38;
    %load/v 8, v0x92ede30_0, 27;
    %mov 35, 0, 5;
    %load/v 40, v0x92ede90_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_1.0, 4;
    %movi 8, 1, 27;
    %ix/load 0, 27, 0;
    %assign/v0 v0x92ede30_0, 0, 8;
    %load/v 8, v0x92edef0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92edef0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x92ede30_0, 27;
    %mov 35, 0, 5;
    %addi 8, 1, 32;
    %ix/load 0, 27, 0;
    %assign/v0 v0x92ede30_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x92eefd0;
T_2 ;
    %set/v v0x92efc68_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x92eefd0;
T_3 ;
    %set/v v0x92efab0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x92eefd0;
T_4 ;
    %set/v v0x92efd28_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x92eefd0;
T_5 ;
    %set/v v0x92ef918_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x92eefd0;
T_6 ;
    %set/v v0x92efa60_0, 0, 128;
    %end;
    .thread T_6;
    .scope S_0x92eefd0;
T_7 ;
    %movi 8, 1, 4;
    %set/v v0x92ef6a0_0, 8, 4;
    %end;
    .thread T_7;
    .scope S_0x92eefd0;
T_8 ;
    %set/v v0x92ef200_0, 0, 15;
    %end;
    .thread T_8;
    .scope S_0x92eefd0;
T_9 ;
    %set/v v0x92efb60_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x92eefd0;
T_10 ;
    %set/v v0x92ef700_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x92eefd0;
T_11 ;
    %set/v v0x92ef7c0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x92eefd0;
T_12 ;
    %movi 8, 1, 5;
    %set/v v0x92ef270_0, 8, 5;
    %end;
    .thread T_12;
    .scope S_0x92eefd0;
T_13 ;
    %wait E_0x92ef1c0;
    %load/v 8, v0x92efc68_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x92ef330_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x92ef2d0_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x92efbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef508_0, 0, 1;
    %load/v 8, v0x92efc18_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_13.5, 8;
    %mov 9, 1, 11;
    %jmp/1  T_13.7, 8;
T_13.5 ; End of true expr.
    %movi 20, 2040, 11;
    %jmp/0  T_13.6, 8;
 ; End of false expr.
    %blend  9, 20, 11; Condition unknown.
    %jmp  T_13.7;
T_13.6 ;
    %mov 9, 20, 11; Return false value
T_13.7 ;
    %set/v v0x92efb10_0, 9, 11;
    %load/v 154, v0x92ef6a0_0, 4;
    %mov 136, 154, 4;
    %mov 140, 0, 2;
    %load/v 154, v0x92efb10_0, 11;
    %mov 142, 154, 11;
    %mov 153, 0, 1;
    %mov 8, 136, 18;
    %mov 26, 0, 110;
    %set/v v0x92efa60_0, 8, 128;
    %movi 8, 44, 8;
    %set/v v0x92efb60_0, 8, 8;
    %movi 8, 137, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x92ef618, 8, 8;
    %set/v v0x92ef700_0, 0, 32;
T_13.8 ;
    %load/v 8, v0x92ef700_0, 32;
    %load/v 40, v0x92ef6a0_0, 4;
    %mov 44, 0, 28;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_13.9, 5;
    %ix/getv/s 3, v0x92ef700_0;
    %load/av 144, v0x92ef618, 8;
    %mov 8, 144, 8;
    %load/v 16, v0x92efa60_0, 128;
    %set/v v0x92efa60_0, 8, 128;
    %load/v 8, v0x92efb60_0, 8;
    %mov 16, 0, 24;
    %addi 8, 8, 32;
    %set/v v0x92efb60_0, 8, 8;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x92ef700_0, 32;
    %set/v v0x92ef700_0, 8, 32;
    %jmp T_13.8;
T_13.9 ;
    %mov 8, 1, 7;
    %movi 161, 5, 3;
    %mov 15, 161, 3;
    %load/v 164, v0x92ef200_0, 15;
    %mov 18, 164, 15;
    %load/v 33, v0x92efa60_0, 128;
    %set/v v0x92efa60_0, 8, 128;
    %vpi_call 4 108 "$display", "NODE: %d => (Message: %x (len: %d))", v0x92efc18_0, v0x92efa60_0, v0x92efb60_0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/v 8, v0x92ef918_0, 1;
    %jmp/0xz  T_13.10, 8;
    %load/v 8, v0x92efb60_0, 8;
    %mov 16, 0, 25;
    %subi 8, 1, 33;
    %set/v v0x92ef330_0, 8, 32;
    %load/v 8, v0x92ef490_0, 1;
    %load/v 9, v0x92efbb0_0, 128;
    %set/v v0x92efbb0_0, 8, 128;
    %jmp T_13.11;
T_13.10 ;
    %load/v 8, v0x92ef270_0, 5;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x92efb60_0, 8;
    %movi 17, 0, 24;
    %subi 9, 1, 32;
    %load/v 41, v0x92ef330_0, 32;
    %sub 9, 41, 32;
    %ix/get 1, 9, 32;
    %jmp/1 T_13.12, 4;
    %load/x1p 9, v0x92efa60_0, 1;
    %jmp T_13.13;
T_13.12 ;
    %mov 9, 2, 1;
T_13.13 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %load/v 9, v0x92ef270_0, 5;
    %cmpi/u 9, 31, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x92efb60_0, 8;
    %movi 18, 0, 24;
    %subi 10, 1, 32;
    %load/v 42, v0x92ef330_0, 32;
    %sub 10, 42, 32;
    %ix/get 1, 10, 32;
    %jmp/1 T_13.14, 4;
    %load/x1p 10, v0x92efa60_0, 1;
    %jmp T_13.15;
T_13.14 ;
    %mov 10, 2, 1;
T_13.15 ;
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.16, 8;
    %load/v 8, v0x92ef270_0, 1; Only need 1 of 5 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x92ef440_0, 8, 1;
    %load/v 8, v0x92ef440_0, 1;
    %set/v v0x92ef508_0, 8, 1;
    %load/v 8, v0x92ef330_0, 32;
    %mov 40, 0, 1;
    %subi 8, 1, 33;
    %set/v v0x92ef330_0, 8, 32;
    %jmp T_13.17;
T_13.16 ;
    %load/v 8, v0x92efb60_0, 8;
    %movi 16, 0, 24;
    %subi 8, 1, 32;
    %load/v 40, v0x92ef330_0, 32;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_13.18, 4;
    %load/x1p 8, v0x92efa60_0, 1;
    %jmp T_13.19;
T_13.18 ;
    %mov 8, 2, 1;
T_13.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x92ef440_0, 8, 1;
    %load/v 8, v0x92ef440_0, 1;
    %inv 8, 1;
    %set/v v0x92ef508_0, 8, 1;
T_13.17 ;
    %load/v 8, v0x92ef508_0, 1;
    %load/v 9, v0x92efbb0_0, 128;
    %set/v v0x92efbb0_0, 8, 128;
    %load/v 8, v0x92ef440_0, 1;
    %load/v 9, v0x92ef270_0, 4; Select 4 out of 5 bits
    %set/v v0x92ef270_0, 8, 5;
T_13.11 ;
    %load/v 8, v0x92ef330_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ef330_0, 8, 32;
    %load/v 8, v0x92ef2d0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ef2d0_0, 8, 32;
    %load/v 8, v0x92ef330_0, 32;
   %cmpi/u 8, 13, 32;
    %jmp/0xz  T_13.20, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef760_0, 0, 1;
    %jmp T_13.21;
T_13.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef760_0, 0, 0;
T_13.21 ;
    %load/v 8, v0x92ef330_0, 32;
    %load/v 40, v0x92efb60_0, 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_13.22, 5;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 8;
    %jmp T_13.23;
T_13.22 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 8;
T_13.23 ;
    %jmp T_13.4;
T_13.2 ;
    %load/v 8, v0x92ef2d0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ef2d0_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef508_0, 0, 1;
    %load/v 8, v0x92efbb0_0, 7; Only need 7 of 128 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 127, 7;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x92ef2d0_0, 32;
   %cmpi/u 9, 44, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.24, 8;
    %load/v 8, v0x92ef490_0, 1;
    %load/v 9, v0x92efbb0_0, 128;
    %set/v v0x92efbb0_0, 8, 128;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 8;
    %jmp T_13.25;
T_13.24 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 1;
T_13.25 ;
    %jmp T_13.4;
T_13.3 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efab0_0, 0, 0;
    %jmp T_13.4;
T_13.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.26, 4;
    %load/x1p 8, v0x92efc68_0, 1;
    %jmp T_13.27;
T_13.26 ;
    %mov 8, 2, 1;
T_13.27 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x92ef868_0, 8, 1;
    %load/v 8, v0x92efc68_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x92ef8c8_0, 8, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x92eefd0;
T_14 ;
    %wait E_0x92ee228;
    %load/v 8, v0x92ef440_0, 1;
    %load/v 9, v0x92ef3d0_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x92ef760_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef918_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ef918_0, 0, 0;
T_14.1 ;
    %vpi_call 4 181 "$display", "NODE: %d, State: %d, CANout: (%d, %d), CANin: (%d, %d)", v0x92efc18_0, v0x92efc68_0, v0x92ef440_0, v0x92ef508_0, v0x92ef3d0_0, v0x92ef490_0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x92eefd0;
T_15 ;
    %wait E_0x92ee0c0;
    %load/v 8, v0x92efcd8_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efc68_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x92efab0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92efc68_0, 0, 8;
T_15.1 ;
    %load/v 8, v0x92efd28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92efd28_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x92edf98;
T_16 ;
    %set/v v0x92eedc8_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x92edf98;
T_17 ;
    %set/v v0x92eec10_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x92edf98;
T_18 ;
    %set/v v0x92eee88_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x92edf98;
T_19 ;
    %set/v v0x92eea78_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x92edf98;
T_20 ;
    %set/v v0x92eebc0_0, 0, 128;
    %end;
    .thread T_20;
    .scope S_0x92edf98;
T_21 ;
    %movi 8, 1, 4;
    %set/v v0x92ee7c0_0, 8, 4;
    %end;
    .thread T_21;
    .scope S_0x92edf98;
T_22 ;
    %set/v v0x92ee288_0, 0, 15;
    %end;
    .thread T_22;
    .scope S_0x92edf98;
T_23 ;
    %set/v v0x92eecc0_0, 0, 8;
    %end;
    .thread T_23;
    .scope S_0x92edf98;
T_24 ;
    %set/v v0x92ee820_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x92edf98;
T_25 ;
    %set/v v0x92ee920_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x92edf98;
T_26 ;
    %movi 8, 1, 5;
    %set/v v0x92ee2f8_0, 8, 5;
    %end;
    .thread T_26;
    .scope S_0x92edf98;
T_27 ;
    %wait E_0x92ee258;
    %load/v 8, v0x92eedc8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_27.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_27.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_27.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x92ee3b8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x92ee358_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x92eed10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee5e8_0, 0, 1;
    %load/v 8, v0x92eed78_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_27.5, 8;
    %mov 9, 1, 11;
    %jmp/1  T_27.7, 8;
T_27.5 ; End of true expr.
    %movi 20, 2040, 11;
    %jmp/0  T_27.6, 8;
 ; End of false expr.
    %blend  9, 20, 11; Condition unknown.
    %jmp  T_27.7;
T_27.6 ;
    %mov 9, 20, 11; Return false value
T_27.7 ;
    %set/v v0x92eec70_0, 9, 11;
    %load/v 154, v0x92ee7c0_0, 4;
    %mov 136, 154, 4;
    %mov 140, 0, 2;
    %load/v 154, v0x92eec70_0, 11;
    %mov 142, 154, 11;
    %mov 153, 0, 1;
    %mov 8, 136, 18;
    %mov 26, 0, 110;
    %set/v v0x92eebc0_0, 8, 128;
    %movi 8, 44, 8;
    %set/v v0x92eecc0_0, 8, 8;
    %movi 8, 137, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x92ee738, 8, 8;
    %set/v v0x92ee820_0, 0, 32;
T_27.8 ;
    %load/v 8, v0x92ee820_0, 32;
    %load/v 40, v0x92ee7c0_0, 4;
    %mov 44, 0, 28;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_27.9, 5;
    %ix/getv/s 3, v0x92ee820_0;
    %load/av 144, v0x92ee738, 8;
    %mov 8, 144, 8;
    %load/v 16, v0x92eebc0_0, 128;
    %set/v v0x92eebc0_0, 8, 128;
    %load/v 8, v0x92eecc0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 8, 32;
    %set/v v0x92eecc0_0, 8, 8;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x92ee820_0, 32;
    %set/v v0x92ee820_0, 8, 32;
    %jmp T_27.8;
T_27.9 ;
    %mov 8, 1, 7;
    %movi 161, 5, 3;
    %mov 15, 161, 3;
    %load/v 164, v0x92ee288_0, 15;
    %mov 18, 164, 15;
    %load/v 33, v0x92eebc0_0, 128;
    %set/v v0x92eebc0_0, 8, 128;
    %vpi_call 4 108 "$display", "NODE: %d => (Message: %x (len: %d))", v0x92eed78_0, v0x92eebc0_0, v0x92eecc0_0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 8;
    %jmp T_27.4;
T_27.1 ;
    %load/v 8, v0x92eea78_0, 1;
    %jmp/0xz  T_27.10, 8;
    %load/v 8, v0x92eecc0_0, 8;
    %mov 16, 0, 25;
    %subi 8, 1, 33;
    %set/v v0x92ee3b8_0, 8, 32;
    %load/v 8, v0x92ee560_0, 1;
    %load/v 9, v0x92eed10_0, 128;
    %set/v v0x92eed10_0, 8, 128;
    %jmp T_27.11;
T_27.10 ;
    %load/v 8, v0x92ee2f8_0, 5;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x92eecc0_0, 8;
    %movi 17, 0, 24;
    %subi 9, 1, 32;
    %load/v 41, v0x92ee3b8_0, 32;
    %sub 9, 41, 32;
    %ix/get 1, 9, 32;
    %jmp/1 T_27.12, 4;
    %load/x1p 9, v0x92eebc0_0, 1;
    %jmp T_27.13;
T_27.12 ;
    %mov 9, 2, 1;
T_27.13 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %load/v 9, v0x92ee2f8_0, 5;
    %cmpi/u 9, 31, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x92eecc0_0, 8;
    %movi 18, 0, 24;
    %subi 10, 1, 32;
    %load/v 42, v0x92ee3b8_0, 32;
    %sub 10, 42, 32;
    %ix/get 1, 10, 32;
    %jmp/1 T_27.14, 4;
    %load/x1p 10, v0x92eebc0_0, 1;
    %jmp T_27.15;
T_27.14 ;
    %mov 10, 2, 1;
T_27.15 ;
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.16, 8;
    %load/v 8, v0x92ee2f8_0, 1; Only need 1 of 5 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x92ee500_0, 8, 1;
    %load/v 8, v0x92ee500_0, 1;
    %set/v v0x92ee5e8_0, 8, 1;
    %load/v 8, v0x92ee3b8_0, 32;
    %mov 40, 0, 1;
    %subi 8, 1, 33;
    %set/v v0x92ee3b8_0, 8, 32;
    %jmp T_27.17;
T_27.16 ;
    %load/v 8, v0x92eecc0_0, 8;
    %movi 16, 0, 24;
    %subi 8, 1, 32;
    %load/v 40, v0x92ee3b8_0, 32;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_27.18, 4;
    %load/x1p 8, v0x92eebc0_0, 1;
    %jmp T_27.19;
T_27.18 ;
    %mov 8, 2, 1;
T_27.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x92ee500_0, 8, 1;
    %load/v 8, v0x92ee500_0, 1;
    %inv 8, 1;
    %set/v v0x92ee5e8_0, 8, 1;
T_27.17 ;
    %load/v 8, v0x92ee5e8_0, 1;
    %load/v 9, v0x92eed10_0, 128;
    %set/v v0x92eed10_0, 8, 128;
    %load/v 8, v0x92ee500_0, 1;
    %load/v 9, v0x92ee2f8_0, 4; Select 4 out of 5 bits
    %set/v v0x92ee2f8_0, 8, 5;
T_27.11 ;
    %load/v 8, v0x92ee3b8_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ee3b8_0, 8, 32;
    %load/v 8, v0x92ee358_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ee358_0, 8, 32;
    %load/v 8, v0x92ee3b8_0, 32;
   %cmpi/u 8, 13, 32;
    %jmp/0xz  T_27.20, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee8c0_0, 0, 1;
    %jmp T_27.21;
T_27.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee8c0_0, 0, 0;
T_27.21 ;
    %load/v 8, v0x92ee3b8_0, 32;
    %load/v 40, v0x92eecc0_0, 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_27.22, 5;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 8;
    %jmp T_27.23;
T_27.22 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 8;
T_27.23 ;
    %jmp T_27.4;
T_27.2 ;
    %load/v 8, v0x92ee358_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x92ee358_0, 8, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92ee5e8_0, 0, 1;
    %load/v 8, v0x92eed10_0, 7; Only need 7 of 128 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 127, 7;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x92ee358_0, 32;
   %cmpi/u 9, 44, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.24, 8;
    %load/v 8, v0x92ee560_0, 1;
    %load/v 9, v0x92eed10_0, 128;
    %set/v v0x92eed10_0, 8, 128;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 8;
    %jmp T_27.25;
T_27.24 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 1;
T_27.25 ;
    %jmp T_27.4;
T_27.3 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eec10_0, 0, 0;
    %jmp T_27.4;
T_27.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_27.26, 4;
    %load/x1p 8, v0x92eedc8_0, 1;
    %jmp T_27.27;
T_27.26 ;
    %mov 8, 2, 1;
T_27.27 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x92ee9c8_0, 8, 1;
    %load/v 8, v0x92eedc8_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x92eea28_0, 8, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x92edf98;
T_28 ;
    %wait E_0x92ee228;
    %load/v 8, v0x92ee500_0, 1;
    %load/v 9, v0x92ee480_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x92ee8c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92eea78_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92eea78_0, 0, 0;
T_28.1 ;
    %vpi_call 4 181 "$display", "NODE: %d, State: %d, CANout: (%d, %d), CANin: (%d, %d)", v0x92eed78_0, v0x92eedc8_0, v0x92ee500_0, v0x92ee5e8_0, v0x92ee480_0, v0x92ee560_0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x92edf98;
T_29 ;
    %wait E_0x92ee0c0;
    %load/v 8, v0x92eee38_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eedc8_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x92eec10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x92eedc8_0, 0, 8;
T_29.1 ;
    %load/v 8, v0x92eee88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92eee88_0, 0, 8;
    %jmp T_29;
    .thread T_29;
    .scope S_0x92b67a8;
T_30 ;
    %set/v v0x92efec0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x92b67a8;
T_31 ;
    %set/v v0x92f03e0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x92b67a8;
T_32 ;
    %set/v v0x92efec0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x92b67a8;
T_33 ;
    %set/v v0x92f0198_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x92b67a8;
T_34 ;
    %wait E_0x92edf58;
    %load/v 8, v0x92efec0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92efec0_0, 10000, 8;
    %load/v 8, v0x92f0198_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x92f0198_0, 8, 32;
    %movi 8, 120, 32;
    %load/v 40, v0x92f0198_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_34.0, 5;
    %vpi_call 3 84 "$finish";
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x92b1018;
T_35 ;
    %wait E_0x92f0430;
    %load/v 8, v0x92f05e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x92f0540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0590_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f06c0_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x92f06c0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_35.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0590_0, 0, 0;
    %load/v 8, v0x92f0660_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_35.4, 8;
    %movi 9, 1, 4;
    %jmp/1  T_35.6, 8;
T_35.4 ; End of true expr.
    %jmp/0  T_35.5, 8;
 ; End of false expr.
    %blend  9, 0, 4; Condition unknown.
    %jmp  T_35.6;
T_35.5 ;
    %mov 9, 0, 4; Return false value
T_35.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f06c0_0, 0, 9;
    %jmp T_35.3;
T_35.2 ;
    %load/v 8, v0x92f06c0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 9, 6;
    %jmp/0xz  T_35.7, 4;
    %load/v 8, v0x92f04a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x92f0540_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0590_0, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f06c0_0, 0, 0;
    %jmp T_35.8;
T_35.7 ;
    %load/v 8, v0x92f0660_0, 1;
    %load/v 9, v0x92f06c0_0, 4;
    %movi 13, 0, 28;
    %subi 9, 1, 32;
    %ix/get 1, 9, 32;
    %jmp/1 t_0, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x92f04a0_0, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x92f06c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f06c0_0, 0, 8;
T_35.8 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x92b7848;
T_36 ;
    %wait E_0x92f0630;
    %load/v 8, v0x92f08c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %set/v v0x92f0a00_0, 1, 1;
    %set/v v0x92f0870_0, 0, 1;
    %set/v v0x92f09a0_0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v0x92f09a0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_36.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0a00_0, 0, 1;
    %load/v 8, v0x92f0920_0, 1;
    %jmp/0  T_36.4, 8;
    %mov 9, 0, 1;
    %jmp/1  T_36.6, 8;
T_36.4 ; End of true expr.
    %jmp/0  T_36.5, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_36.6;
T_36.5 ;
    %mov 9, 1, 1; Return false value
T_36.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0870_0, 0, 9;
    %load/v 8, v0x92f0920_0, 1;
    %jmp/0  T_36.7, 8;
    %movi 9, 1, 4;
    %jmp/1  T_36.9, 8;
T_36.7 ; End of true expr.
    %jmp/0  T_36.8, 8;
 ; End of false expr.
    %blend  9, 0, 4; Condition unknown.
    %jmp  T_36.9;
T_36.8 ;
    %mov 9, 0, 4; Return false value
T_36.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f09a0_0, 0, 9;
    %jmp T_36.3;
T_36.2 ;
    %load/v 8, v0x92f09a0_0, 4;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %jmp/0  T_36.10, 8;
    %mov 9, 0, 1;
    %jmp/1  T_36.12, 8;
T_36.10 ; End of true expr.
    %load/v 10, v0x92f09a0_0, 4;
    %movi 14, 0, 28;
    %subi 10, 2, 32;
    %ix/get 1, 10, 32;
    %jmp/1 T_36.13, 4;
    %load/x1p 10, v0x92f0810_0, 1;
    %jmp T_36.14;
T_36.13 ;
    %mov 10, 2, 1;
T_36.14 ;
; Save base=10 wid=1 in lookaside.
    %jmp/0  T_36.11, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_36.12;
T_36.11 ;
    %mov 9, 10, 1; Return false value
T_36.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x92f0a00_0, 0, 9;
    %load/v 8, v0x92f09a0_0, 4;
    %cmpi/u 8, 9, 4;
    %mov 8, 4, 1;
    %jmp/0  T_36.15, 8;
    %mov 9, 0, 4;
    %jmp/1  T_36.17, 8;
T_36.15 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x92f09a0_0, 4;
    %jmp/0  T_36.16, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_36.17;
T_36.16 ;
    %mov 9, 13, 4; Return false value
T_36.17 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x92f09a0_0, 0, 9;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "clock_divider.v";
    "testbench.v";
    "can_sim.v";
    "uart.v";
