{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607545070469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607545070469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 20:17:50 2020 " "Processing started: Wed Dec 09 20:17:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607545070469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607545070469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker -c checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker -c checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607545070469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607545070844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 8 4 " "Found 8 design units, including 4 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateInv-logicFunction " "Found design unit 1: gateInv-logicFunction" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR2-structure " "Found design unit 2: XOR2-structure" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr8-logicFunction " "Found design unit 3: gateOr8-logicFunction" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 checker-behavior " "Found design unit 4: checker-behavior" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateInv " "Found entity 1: gateInv" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR2 " "Found entity 2: XOR2" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr8 " "Found entity 3: gateOr8" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""} { "Info" "ISGN_ENTITY_NAME" "4 checker " "Found entity 4: checker" {  } { { "checker.vhd" "" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607545081524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607545081524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker " "Elaborating entity \"checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607545081556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR2 XOR2:xor_2_4 " "Elaborating entity \"XOR2\" for hierarchy \"XOR2:xor_2_4\"" {  } { { "checker.vhd" "xor_2_4" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607545081571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateInv XOR2:xor_2_4\|gateInv:notA " "Elaborating entity \"gateInv\" for hierarchy \"XOR2:xor_2_4\|gateInv:notA\"" {  } { { "checker.vhd" "notA" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607545081587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr8 gateOr8:and8 " "Elaborating entity \"gateOr8\" for hierarchy \"gateOr8:and8\"" {  } { { "checker.vhd" "and8" { Text "C:/Users/Guilherme/Desktop/UA/ACA/ACAproj1/checker/checker.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607545081618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607545082196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607545082618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607545082618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607545082665 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607545082665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607545082665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607545082665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607545082680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 20:18:02 2020 " "Processing ended: Wed Dec 09 20:18:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607545082680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607545082680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607545082680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607545082680 ""}
