{
    "name": "RISC-V",
    "folder": "RISC-V",
    "sim_files": [],
    "files": [
        "core/ALU.v",
        "core/control_unit.v",
        "core/core.v",
        "core/core_wb.v",
        "core/csr_unit.v",
        "core/forwarding_unit.v",
        "core/hazard_detection_unit.v",
        "core/imm_decoder.v",
        "core/load_store_unit.v",
        "core/muldiv/MULDIV_ctrl.v",
        "core/muldiv/MULDIV_in.v",
        "core/muldiv/MULDIV_top.v",
        "core/muldiv/MUL_DIV_out.v",
        "core/muldiv/divider_32.v",
        "core/muldiv/multiplier_32.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/yavuz650/RISC-V",
    "top_module": "core",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}