#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr  4 22:22:41 2020
# Process ID: 31944
# Current directory: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_rst_ps7_0_50M_0_synth_1
# Command line: vivado.exe -log zynq_rst_ps7_0_50M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_rst_ps7_0_50M_0.tcl
# Log file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_rst_ps7_0_50M_0_synth_1/zynq_rst_ps7_0_50M_0.vds
# Journal file: D:/project/FPGA/My_FPGA/TCL_project/Prj/Instrument/prj/xilinx/template.runs/zynq_rst_ps7_0_50M_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_rst_ps7_0_50M_0.tcl -notrace
