# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do processor_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6 {C:/Users/Tommy/workspaces/Quartus II/lab6/processor.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6 {C:/Users/Tommy/workspaces/Quartus II/lab6/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module upcount
# -- Compiling module dec3to8
# -- Compiling module regn
# 
# Top level modules:
# 	upcount
# 	dec3to8
# 	regn
# vlog -vlog01compat -work work +incdir+C:/Users/Tommy/workspaces/Quartus\ II/lab6 {C:/Users/Tommy/workspaces/Quartus II/lab6/proc.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# 
#  
