set_global_assignment -name IP_TOOL_NAME "SignalTap II Logic Analyzer"
set_global_assignment -name IP_TOOL_VERSION "9.1"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "Aline_mon.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "Aline_mon_inst.v"]
