"/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/math_ops.cc.\n\n#define EIGEN_USE_THREADS\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define EIGEN_USE_GPU\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#include \"tensorflow/core/kernels/segment_reduction_ops.h\"\n\n#include <vector>\n\n#include \"third_party/eigen3/Eigen/Core\"\n#include \"third_party/eigen3/unsupported/Eigen/CXX11/Tensor\"\n#include \"tensorflow/core/framework/bounds_check.h\"\n#include \"tensorflow/core/framework/numeric_op.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_types.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/lib/core/status.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/util/util.h\"\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#include \"tensorflow/core/common_runtime/gpu/gpu_event_mgr.h\"\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#if GOOGLE_CUDA\n#include \"tensorflow/core/kernels/cuda_solvers.h\"\n#include \"tensorflow/core/platform/cuda.h\"\n\nusing stream_executor::cuda::ScopedActivateExecutorContext;\n#elif TENSORFLOW_USE_ROCM\n#include \"tensorflow/core/kernels/cuda_solvers.h\"\n#include \"tensorflow/core/platform/rocm.h\"\nusing stream_executor::rocm::ScopedActivateExecutorContext;\n#endif  // GOOGLE_CUDA\n\nnamespace tensorflow {\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\n// Static routines not in the templated class to reduce code size\nstatic void SegmentReductionValidationHelper(OpKernelContext* context,\n                                             const Tensor& input,\n                                             const Tensor& segment_ids) {\n  OP_REQUIRES(context, TensorShapeUtils::IsVector(segment_ids.shape()),\n              errors::InvalidArgument(\"segment_ids should be a vector.\"));\n  const int64 num_indices = segment_ids.NumElements();\n  OP_REQUIRES(context, num_indices == input.dim_size(0),\n              errors::InvalidArgument(\n                  \"segment_ids should be the same size as dimension 0 of\"\n                  \" input.\"));\n}\n\nstatic bool SegmentReductionDoValidation(OpKernelContext* c,\n                                         const Tensor& input,\n                                         const Tensor& segment_ids) {\n  SegmentReductionValidationHelper(c, input, segment_ids);\n  return c->status().ok();\n}\n\n// This operator handles reducing segments along the first dimension.\n// See core/ops/math_ops.cc for more details.\ntemplate <typename Device, class T, class Index, typename Reducer,\n          int default_value>\nclass SegmentReductionOp : public OpKernel {\n public:\n  explicit SegmentReductionOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n\n    if (!SegmentReductionDoValidation(context, input, segment_ids)) {\n      return;\n    }\n\n    const int64 num_indices = segment_ids.NumElements();\n    auto input_flat = input.flat_outer_dims<T>();\n    const int64 num_col = input_flat.dimension(1);\n\n    const auto segment_vec = segment_ids.vec<Index>();\n    // Note that the current implementation assumes that segment_vec values are\n    // sorted.\n    const Index output_rows =\n        num_indices > 0\n            ? internal::SubtleMustCopy(segment_vec(num_indices - 1)) + 1\n            : 0;\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n\n    TensorShape output_shape = input.shape();\n    output_shape.set_dim(0, output_rows);\n\n    // Note that we do not initialize the output buffer with a default value, so\n    // we need to explicitly set missing indices to the default value.\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (num_indices == 0) return;\n    OP_REQUIRES(context, output_rows > 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n    auto output_flat = output->flat_outer_dims<T>();\n\n#if !defined(EIGEN_HAS_INDEX_LIST)\n    Eigen::DSizes<Eigen::DenseIndex, 1> dims_to_reduce;\n    dims_to_reduce[0] = 0;\n#else\n    Eigen::IndexList<Eigen::type2index<0> > dims_to_reduce;\n#endif\n    Index start = 0, end = 1;\n\n    Index uninitialized_index = 0;  // Index from which the output is not set.\n    Index out_index = internal::SubtleMustCopy(segment_vec(start));\n\n    // TODO(agarwal): if this loop becomes a bottleneck, consider sharding it\n    // across threads.\n    Eigen::DSizes<Eigen::DenseIndex, 1> out_slice_shape(num_col);\n    while (end <= num_indices) {\n      // We initialize next_index to 0 to avoid \"warning: 'next_index' may be\n      // used uninitialized in this function\" in the Mac build (since the\n      // compiler isn't smart enough to realize the code is safe).\n      Index next_index = 0;\n      if (end < num_indices) {\n        next_index = internal::SubtleMustCopy(segment_vec(end));\n        if (out_index == next_index) {\n          ++end;\n          continue;\n        }\n        // We have a new segment here.  Verify that the segment ids are growing.\n        OP_REQUIRES(context, out_index < next_index,\n                    errors::InvalidArgument(\"segment ids are not increasing\"));\n      }\n\n      // Process segment [start, end)\n      const T* in_slice_ptr = &input_flat(start, 0);\n      typedef Eigen::TensorMap<Eigen::Tensor<T, 1, Eigen::RowMajor>,\n                               Eigen::Unaligned>\n          OutT;\n\n      OP_REQUIRES(\n          context, FastBoundsCheck(out_index, output_rows),\n          errors::InvalidArgument(\n              \"Segment id \", out_index, \" out of range [0, \", output_rows,\n              \"), possibly because 'segment_ids' input is not sorted.\"));\n\n      // If there is a gap between two indices, we need to set that gap to the\n      // default value.\n      if (out_index > uninitialized_index) {\n        Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n            out_index - uninitialized_index, num_col);\n        Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n            gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n        gap_slice.setConstant(T(default_value));\n      }\n\n      T* out_slice_ptr = &output_flat(out_index, 0);\n      OutT out_slice(out_slice_ptr, out_slice_shape);\n      // We don't use out_slice.device(context->eigen_device<Device>)\n      // because these pieces of work are likely to be very small and\n      // the context switching overhead dwarfs any benefit we get from\n      // using another thread to do this work.\n      if (start == end - 1) {\n        typedef Eigen::TensorMap<Eigen::Tensor<const T, 1, Eigen::RowMajor>,\n                                 Eigen::Unaligned>\n            InT;\n        InT in_slice(in_slice_ptr, out_slice_shape);\n        out_slice = in_slice;\n      } else {\n        Eigen::DSizes<Eigen::DenseIndex, 2> in_slice_shape(end - start,\n                                                           num_col);\n        typedef Eigen::TensorMap<Eigen::Tensor<const T, 2, Eigen::RowMajor>,\n                                 Eigen::Unaligned>\n            InT;\n        InT in_slice(in_slice_ptr, in_slice_shape);\n\n        out_slice = in_slice.reduce(dims_to_reduce, Reducer());\n      }\n      if (end >= num_indices) break;\n      start = end;\n      ++end;\n      uninitialized_index = out_index + 1;\n      out_index = next_index;\n    }\n  }\n};\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n//  SegmentSumGPUOp is a segment sum operator implemented for GPU only.\n//  TODO: This implementation of SegmentSumGPUOp is sometimes slower than\n//  its unsorted counterpart (mostly when problem size is small).\n//  This is due to the following two main reasons and a cost-effective way\n//  to resolve these problems is desirable.\n//  1. Sorted segment sum requires a memory transfer from device to host in\n//     order to know the size of the output dimension whereas unsorted segment\n//     sum receives the size of the output dimension as an input parameter.\n//  2. Sorted segment sum is essentially a tiled version of unsorted segment\n//     sum and therefore such optimization comes at an inherent cost. However\n//     such cost may not be justified when the problem size is small. When to\n//     use the tiled version or the untiled version depends on many factors\n//     including data alignments, ratio of calculation to memory traffic and\n//     obviously, the problem sizes.\ntemplate <class T, class Index>\nclass SegmentSumGPUOp : public AsyncOpKernel {\n public:\n  explicit SegmentSumGPUOp(OpKernelConstruction* context)\n      : AsyncOpKernel(context) {}\n\n  void ComputeAsync(OpKernelContext* context, DoneCallback done) override {\n    const Tensor& input = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n\n    OP_REQUIRES_ASYNC(\n        context, TensorShapeUtils::IsVector(segment_ids.shape()),\n        errors::InvalidArgument(\"segment_ids should be a vector.\"), done);\n\n    const int64 num_indices = segment_ids.NumElements();\n    OP_REQUIRES_ASYNC(\n        context, num_indices == input.dim_size(0),\n        errors::InvalidArgument(\n            \"segment_ids should be the same size as dimension 0 of\"\n            \" input.\"),\n        done);\n\n    if (num_indices == 0) {\n      TensorShape output_shape = input.shape();\n      output_shape.set_dim(0, 0);\n\n      Tensor* output = nullptr;\n      OP_REQUIRES_OK_ASYNC(\n          context, context->allocate_output(0, output_shape, &output), done);\n      done();\n      return;\n    }\n\n    se::DeviceMemoryBase output_rows_device(\n        const_cast<Tensor&>(segment_ids).template flat<Index>().data() +\n        (num_indices - 1));\n    ScratchSpace<Index> output_rows_host(context, 1, /* on_host */ true);\n\n    auto stream = context->op_device_context()->stream();\n    OP_REQUIRES_ASYNC(\n        context,\n        stream\n            ->ThenMemcpy(output_rows_host.mutable_data(), output_rows_device,\n                         sizeof(Index))\n            .ok(),\n        errors::Internal(\n            \"SegmentSumGPUOp: failed to copy output_rows from device\"),\n        done);\n\n    functor::SegmentSumFunctor<T, Index> functor_;\n    auto create_and_check_output = [context, output_rows_host, &input,\n                                    &segment_ids, &functor_, done]() {\n      // Ensure that within the callback, the proper GPU settings are\n      // configured.\n      auto stream = context->op_device_context()->stream();\n      ScopedActivateExecutorContext scoped_activation{stream->parent()};\n\n      Index output_rows = *output_rows_host.data();\n      output_rows++;\n      OP_REQUIRES_ASYNC(context, output_rows > 0,\n                        errors::InvalidArgument(\"segment ids must be >= 0\"),\n                        done);\n\n      TensorShape output_shape = input.shape();\n      output_shape.set_dim(0, output_rows);\n\n      Tensor* output = nullptr;\n      OP_REQUIRES_OK_ASYNC(\n          context, context->allocate_output(0, output_shape, &output), done);\n\n      auto output_flat = output->flat_outer_dims<T>();\n      auto data_ptr = input.template flat<T>().data();\n      auto segment_flat = segment_ids.flat<Index>();\n      functor_(context, context->eigen_device<GPUDevice>(), output_rows,\n               segment_ids.shape(), segment_flat, input.NumElements(), data_ptr,\n               output_flat);\n\n      done();\n    };\n\n    context->device()->tensorflow_gpu_device_info()->event_mgr->ThenExecute(\n        stream, create_and_check_output);\n  }\n};\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_CPU_KERNEL_SEGMENT(name, functor, type, index_type, \\\n                                    default_value)                   \\\n  REGISTER_KERNEL_BUILDER(                                           \\\n      Name(name)                                                     \\\n          .Device(DEVICE_CPU)                                        \\\n          .TypeConstraint<type>(\"T\")                                 \\\n          .TypeConstraint<index_type>(\"Tindices\"),                   \\\n      SegmentReductionOp<CPUDevice, type, index_type, functor, default_value>)\n\n#define REGISTER_REAL_CPU_KERNELS(type, index_type)                            \\\n  REGISTER_CPU_KERNEL_SEGMENT(\"SegmentSum\", Eigen::internal::SumReducer<type>, \\\n                              type, index_type, 0);                            \\\n  REGISTER_CPU_KERNEL_SEGMENT(                                                 \\\n      \"SegmentMean\", Eigen::internal::MeanReducer<type>, type, index_type, 0); \\\n  REGISTER_CPU_KERNEL_SEGMENT(                                                 \\\n      \"SegmentProd\", Eigen::internal::ProdReducer<type>, type, index_type, 1); \\\n  REGISTER_CPU_KERNEL_SEGMENT(\"SegmentMin\", Eigen::internal::MinReducer<type>, \\\n                              type, index_type, 0);                            \\\n  REGISTER_CPU_KERNEL_SEGMENT(\"SegmentMax\", Eigen::internal::MaxReducer<type>, \\\n                              type, index_type, 0)\n\n#define REGISTER_COMPLEX_CPU_KERNELS(type, index_type)                         \\\n  REGISTER_CPU_KERNEL_SEGMENT(\"SegmentSum\", Eigen::internal::SumReducer<type>, \\\n                              type, index_type, 0);                            \\\n  REGISTER_CPU_KERNEL_SEGMENT(                                                 \\\n      \"SegmentMean\", Eigen::internal::MeanReducer<type>, type, index_type, 0); \\\n  REGISTER_CPU_KERNEL_SEGMENT(                                                 \\\n      \"SegmentProd\", Eigen::internal::ProdReducer<type>, type, index_type, 1);\n\n#define REGISTER_REAL_CPU_KERNELS_ALL(type) \\\n  REGISTER_REAL_CPU_KERNELS(type, int32);   \\\n  REGISTER_REAL_CPU_KERNELS(type, int64)\n\n#define REGISTER_COMPLEX_CPU_KERNELS_ALL(type) \\\n  REGISTER_COMPLEX_CPU_KERNELS(type, int32);   \\\n  REGISTER_COMPLEX_CPU_KERNELS(type, int64)\n\nTF_CALL_REAL_NUMBER_TYPES(REGISTER_REAL_CPU_KERNELS_ALL);\nREGISTER_COMPLEX_CPU_KERNELS_ALL(complex64);\nREGISTER_COMPLEX_CPU_KERNELS_ALL(complex128);\n#undef REGISTER_CPU_KERNEL_SEGMENT\n#undef REGISTER_REAL_CPU_KERNELS\n#undef REGISTER_COMPLEX_CPU_KERNELS\n#undef REGISTER_REAL_CPU_KERNELS_ALL\n#undef REGISTER_COMPLEX_CPU_KERNELS_ALL\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define REGISTER_GPU_SORTED_KERNELS(type, index_type)                  \\\n  REGISTER_KERNEL_BUILDER(Name(\"SegmentSum\")                           \\\n                              .Device(DEVICE_GPU)                      \\\n                              .TypeConstraint<type>(\"T\")               \\\n                              .TypeConstraint<index_type>(\"Tindices\"), \\\n                          SegmentSumGPUOp<type, index_type>)\n\n#define REGISTER_GPU_SORTED_KERNELS_ALL(type) \\\n  REGISTER_GPU_SORTED_KERNELS(type, int32);   \\\n  REGISTER_GPU_SORTED_KERNELS(type, int64);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU_SORTED_KERNELS_ALL);\n#undef REGISTER_GPU_SORTED_KERNELS\n#undef REGISTER_GPU_SORTED_KERNELS_ALL\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// ____________________________________________________________________________\n// Unsorted segment reduction ops.\n\nnamespace functor {\n\n// The ReductionFunctor implementation for CPU.\ntemplate <typename T, typename Index, typename InitialValueF,\n          typename ReductionF>\nstruct UnsortedSegmentFunctor<CPUDevice, T, Index, InitialValueF, ReductionF> {\n  void operator()(OpKernelContext* ctx, const Index num_segments,\n                  const TensorShape& segment_ids_shape,\n                  typename TTypes<Index>::ConstFlat segment_ids,\n                  const Index data_size, const T* data,\n                  typename TTypes<T, 2>::Tensor output) {\n    output.setConstant(InitialValueF()());\n    if (data_size == 0) {\n      return;\n    }\n    const int64 N = segment_ids.dimension(0);\n    ReductionF reduction;\n    auto data_flat = typename TTypes<T, 2>::ConstTensor(data, N, data_size / N);\n    for (int64 i = 0; i < N; ++i) {\n      Index j = internal::SubtleMustCopy(segment_ids(i));\n      if (j < 0) {\n        continue;\n      }\n      OP_REQUIRES(ctx, FastBoundsCheck(j, num_segments),\n                  errors::InvalidArgument(\n                      \"segment_ids\", SliceDebugString(segment_ids_shape, i),\n                      \" = \", j, \" is out of range [0, \", num_segments, \")\"));\n      reduction(data_flat.template chip<0>(i), output.template chip<0>(j));\n    }\n  }\n};\n\ntemplate <typename T>\nusing MatrixChip = Eigen::TensorChippingOp<0l, typename TTypes<T, 2>::Matrix>;\n\ntemplate <typename T>\nusing constMatrixChip =\n    Eigen::TensorChippingOp<0l, const typename TTypes<T, 2>::ConstMatrix>;\n\n// reduction functors\ntemplate <typename T>\nstruct SumOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output += data;\n  }\n};\n\ntemplate <typename T>\nstruct MaxOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output = data.cwiseMax(output);\n  }\n};\n\ntemplate <typename T>\nstruct MinOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output = data.cwiseMin(output);\n  }\n};\n\ntemplate <typename T>\nstruct ProdOp {\n  void operator()(const constMatrixChip<T> data, MatrixChip<T> output) {\n    output *= data;\n  }\n};\n}  // namespace functor\n\n// Static check routines not in the templated class to reduce code size\nstatic void UnsortedSegmentReductionValidation(OpKernel* op_kernel,\n                                               OpKernelContext* context,\n                                               const Tensor& data,\n                                               const Tensor& segment_ids,\n                                               const Tensor& num_segments) {\n  OP_REQUIRES(\n      context, op_kernel->IsLegacyScalar(num_segments.shape()),\n      errors::InvalidArgument(\"num_segments should be a scalar, not shape \",\n                              num_segments.shape().DebugString()));\n  OP_REQUIRES(\n      context, TensorShapeUtils::StartsWith(data.shape(), segment_ids.shape()),\n      errors::InvalidArgument(\"data.shape = \", data.shape().DebugString(),\n                              \" does not start with segment_ids.shape = \",\n                              segment_ids.shape().DebugString()));\n}\n\nstatic bool UnsortedSegmentReductionDoValidation(OpKernel* op_kernel,\n                                                 OpKernelContext* context,\n                                                 const Tensor& data,\n                                                 const Tensor& segment_ids,\n                                                 const Tensor& num_segments) {\n  UnsortedSegmentReductionValidation(op_kernel, context, data, segment_ids,\n                                     num_segments);\n  return context->status().ok();\n}\n\n// The UnsortedSegmentReduction OpKernel. The DeviceReductionFunctor\n// is the device specific implementation of the reduction. These device\n// specific implementations are templated themselves with the corresponding\n// initial value functors and reduction functors.\ntemplate <typename T, typename Index, typename DeviceReductionFunctor>\nclass UnsortedSegmentReductionOp : public OpKernel {\n public:\n  explicit UnsortedSegmentReductionOp(OpKernelConstruction* context)\n      : OpKernel(context), reduction_functor_(DeviceReductionFunctor()) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& data = context->input(0);\n    const Tensor& segment_ids = context->input(1);\n    const Tensor& num_segments = context->input(2);\n    if (!UnsortedSegmentReductionDoValidation(this, context, data, segment_ids,\n                                              num_segments)) {\n      return;\n    }\n    const auto segment_flat = segment_ids.flat<Index>();\n    const Index output_rows = internal::SubtleMustCopy(static_cast<Index>(\n        num_segments.dtype() == DT_INT32 ? num_segments.scalar<int32>()()\n                                         : num_segments.scalar<int64>()()));\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"Input num_segments == \", output_rows,\n                                        \" must not be negative.\"));\n    TensorShape output_shape;\n    output_shape.AddDim(output_rows);\n    for (int i = segment_ids.dims(); i < data.dims(); i++) {\n      output_shape.AddDim(data.dim_size(i));\n    }\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    auto output_flat = output->flat_outer_dims<T>();\n    auto data_ptr = data.template flat<T>().data();\n    reduction_functor_(context, output_rows, segment_ids.shape(), segment_flat,\n                       data.NumElements(), data_ptr, output_flat);\n  }\n\n protected:\n  DeviceReductionFunctor reduction_functor_;\n};\n\n#define REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(                           \\\n    name, type, index_type, initial_value_functor, reduction_functor)  \\\n  REGISTER_KERNEL_BUILDER(                                             \\\n      Name(name)                                                       \\\n          .Device(DEVICE_CPU)                                          \\\n          .TypeConstraint<type>(\"T\")                                   \\\n          .TypeConstraint<index_type>(\"Tindices\"),                     \\\n      UnsortedSegmentReductionOp<                                      \\\n          type, index_type,                                            \\\n          functor::UnsortedSegmentFunctor<CPUDevice, type, index_type, \\\n                                          initial_value_functor,       \\\n                                          reduction_functor> >)\n\n#define REGISTER_REAL_CPU_UNSORTED_KERNELS(type, index_type)                   \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentSum\", type, index_type,  \\\n                                      functor::Zero<type>,                     \\\n                                      functor::SumOp<type>);                   \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentMax\", type, index_type,  \\\n                                      functor::Lowest<type>,                   \\\n                                      functor::MaxOp<type>);                   \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentMin\", type, index_type,  \\\n                                      functor::Highest<type>,                  \\\n                                      functor::MinOp<type>);                   \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentProd\", type, index_type, \\\n                                      functor::One<type>,                      \\\n                                      functor::ProdOp<type>);\n\n#define REGISTER_COMPLEX_CPU_UNSORTED_KERNELS(type, index_type)                \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentSum\", type, index_type,  \\\n                                      functor::Zero<type>,                     \\\n                                      functor::SumOp<type>);                   \\\n  REGISTER_CPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentProd\", type, index_type, \\\n                                      functor::One<type>,                      \\\n                                      functor::ProdOp<type>)\n\n#define REGISTER_REAL_CPU_UNSORTED_KERNELS_ALL(type) \\\n  REGISTER_REAL_CPU_UNSORTED_KERNELS(type, int32);   \\\n  REGISTER_REAL_CPU_UNSORTED_KERNELS(type, int64)\n\n#define REGISTER_COMPLEX_CPU_UNSORTED_KERNELS_ALL(type) \\\n  REGISTER_COMPLEX_CPU_UNSORTED_KERNELS(type, int32);   \\\n  REGISTER_COMPLEX_CPU_UNSORTED_KERNELS(type, int64)\n\nTF_CALL_REAL_NUMBER_TYPES(REGISTER_REAL_CPU_UNSORTED_KERNELS_ALL);\nREGISTER_COMPLEX_CPU_UNSORTED_KERNELS_ALL(complex64);\nREGISTER_COMPLEX_CPU_UNSORTED_KERNELS_ALL(complex128);\n\n#undef REGISTER_REAL_CPU_UNSORTED_KERNELS\n#undef REGISTER_CPU_KERNEL_UNSORTEDSEGMENT\n#undef REGISTER_COMPLEX_CPU_UNSORTED_KERNELS\n#undef REGISTER_COMPLEX_CPU_UNSORTED_KERNELS_ALL\n#undef REGISTER_REAL_CPU_UNSORTED_KERNELS_ALL\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define REGISTER_GPU_KERNEL_UNSORTEDSEGMENT(                                 \\\n    name, type, index_type, initial_value_functor, reduction_kernel_functor) \\\n  REGISTER_KERNEL_BUILDER(                                                   \\\n      Name(name)                                                             \\\n          .Device(DEVICE_GPU)                                                \\\n          .HostMemory(\"num_segments\")                                        \\\n          .TypeConstraint<type>(\"T\")                                         \\\n          .TypeConstraint<index_type>(\"Tindices\"),                           \\\n      UnsortedSegmentReductionOp<                                            \\\n          type, index_type,                                                  \\\n          functor::UnsortedSegmentFunctor<GPUDevice, type, index_type,       \\\n                                          initial_value_functor,             \\\n                                          reduction_kernel_functor> >)\n\n// sum is the only op that supports all input types currently\n#define REGISTER_REAL_GPU_UNSORTED_KERNELS(type, index_type)                   \\\n  REGISTER_GPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentMax\", type, index_type,  \\\n                                      functor::Lowest<type>,                   \\\n                                      functor::MaxOpGpu<type>);                \\\n  REGISTER_GPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentMin\", type, index_type,  \\\n                                      functor::Highest<type>,                  \\\n                                      functor::MinOpGpu<type>);                \\\n  REGISTER_GPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentProd\", type, index_type, \\\n                                      functor::One<type>,                      \\\n                                      functor::ProdOpGpu<type>);\n\n#define REGISTER_SUM_GPU_UNSORTED_KERNELS(type, index_type)                   \\\n  REGISTER_GPU_KERNEL_UNSORTEDSEGMENT(\"UnsortedSegmentSum\", type, index_type, \\\n                                      functor::Zero<type>,                    \\\n                                      functor::SumOpGpu<type>);\n\n#define REGISTER_REAL_GPU_UNSORTED_KERNELS_ALL(type) \\\n  REGISTER_REAL_GPU_UNSORTED_KERNELS(type, int32);   \\\n  REGISTER_REAL_GPU_UNSORTED_KERNELS(type, int64);\n\n#define REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL(type) \\\n  REGISTER_SUM_GPU_UNSORTED_KERNELS(type, int32);   \\\n  REGISTER_SUM_GPU_UNSORTED_KERNELS(type, int64);\n\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_REAL_GPU_UNSORTED_KERNELS_ALL);\nTF_CALL_int32(REGISTER_REAL_GPU_UNSORTED_KERNELS_ALL);\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL);\nTF_CALL_int32(REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL);\n// TODO(rocm): support atomicAdd for complex numbers on ROCm\n#if GOOGLE_CUDA\nTF_CALL_complex64(REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL);\nTF_CALL_complex128(REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL);\n#endif\n\n#undef REGISTER_GPU_KERNEL_UNSORTEDSEGMENT\n#undef REGISTER_REAL_GPU_UNSORTED_KERNELS\n#undef REGISTER_SUM_GPU_UNSORTED_KERNELS\n#undef REGISTER_REAL_GPU_UNSORTED_KERNELS_ALL\n#undef REGISTER_SUM_GPU_UNSORTED_KERNELS_ALL\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// ____________________________________________________________________________\n// Sparse segment reduction ops.\n\n// Same as SegmentReductionOp but takes as input a \"sparse\" tensor, represented\n// by two dense tensors, one containing the data, and the other containing\n// indices into the data.\ntemplate <typename Device, class T>\nclass SparseSegmentReductionOpBase : public OpKernel {\n public:\n  explicit SparseSegmentReductionOpBase(OpKernelConstruction* context,\n                                        bool is_mean, bool is_sqrtn,\n                                        bool has_num_segments, T default_value)\n      : OpKernel(context),\n        is_mean_(is_mean),\n        is_sqrtn_(is_sqrtn),\n        has_num_segments_(has_num_segments),\n        default_value_(default_value) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& indices = context->input(1);\n    const Tensor& segment_ids = context->input(2);\n\n    Index output_rows = -1;\n    if (has_num_segments_) {\n      const Tensor& num_segments = context->input(3);\n\n      OP_REQUIRES(\n          context, num_segments.shape().dims() == 0,\n          errors::InvalidArgument(\"num_segments should be a scalar, not shape \",\n                                  num_segments.shape().DebugString()));\n      output_rows = internal::SubtleMustCopy(num_segments.scalar<int32>()());\n      OP_REQUIRES(context, output_rows >= 0,\n                  errors::InvalidArgument(\"segment ids must be >= 0\"));\n    }\n\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(indices.shape()),\n                errors::InvalidArgument(\"indices should be a vector.\"));\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(segment_ids.shape()),\n                errors::InvalidArgument(\"segment_ids should be a vector.\"));\n\n    const int64 num_indices = indices.NumElements();\n    OP_REQUIRES(context, num_indices == segment_ids.NumElements(),\n                errors::InvalidArgument(\n                    \"segment_ids and indices should have same size.\"));\n\n    auto input_flat = input.flat_outer_dims<T>();\n    const int64 num_col = input_flat.dimension(1);\n    const auto indices_vec = indices.vec<Index>();\n    typedef int32 OutputRow;\n    const auto segment_vec = segment_ids.vec<OutputRow>();\n    // Note that the current implementation assumes that segment_vec values are\n    // sorted.\n    const OutputRow last_segment_id_plus_one =\n        num_indices > 0\n            ? internal::SubtleMustCopy(segment_vec(num_indices - 1)) + 1\n            : 0;\n    if (has_num_segments_) {\n      OP_REQUIRES(\n          context, output_rows >= last_segment_id_plus_one,\n          errors::InvalidArgument(\"segment ids must be < num_segments\"));\n    } else {\n      output_rows = last_segment_id_plus_one;\n    }\n    OP_REQUIRES(context, output_rows >= 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n\n    TensorShape output_shape = input.shape();\n    output_shape.set_dim(0, output_rows);\n\n    // Note that we do not initialize the output buffer with a default value, so\n    // we need to explicitly set missing indices to the default value.\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (num_indices == 0) {\n      if (output_rows > 0) {\n        output->flat_outer_dims<T>().setConstant(default_value_);\n      }\n      return;\n    }\n    OP_REQUIRES(context, output_rows > 0,\n                errors::InvalidArgument(\"segment ids must be >= 0\"));\n    auto output_flat = output->flat_outer_dims<T>();\n\n    int64 start = 0, end = 1;\n    // Index from which the output is not initialized.\n    OutputRow uninitialized_index = 0;\n    OutputRow out_index = internal::SubtleMustCopy(segment_vec(start));\n\n    while (true) {\n      // We initialize next_index to 0 to avoid \"warning: 'next_index' may be\n      // used uninitialized in this function\" in the Mac build (since the\n      // compiler isn't smart enough to realize the code is safe).\n      OutputRow next_index = 0;\n      if (end < num_indices) {\n        next_index = internal::SubtleMustCopy(segment_vec(end));\n        if (out_index == next_index) {\n          ++end;\n          continue;\n        }\n        // We have a new segment here.  Verify that the segment ids are growing.\n        OP_REQUIRES(context, out_index < next_index,\n                    errors::InvalidArgument(\"segment ids are not increasing\"));\n      }\n\n      OP_REQUIRES(\n          context, FastBoundsCheck(out_index, output_rows),\n          errors::InvalidArgument(\n              \"Segment id \", out_index, \" out of range [0, \", output_rows,\n              \"), possibly because 'segment_ids' input is not sorted.\"));\n\n      // If there is a gap between two indices, we need to set that gap to the\n      // default value.\n      if (out_index > uninitialized_index) {\n        Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n            out_index - uninitialized_index, num_col);\n        Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n            gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n        gap_slice.setConstant(default_value_);\n      }\n\n      auto out = output_flat.template chip<0>(out_index);\n      const int bad_offset =\n          Reduce(input_flat, indices_vec, start, end - start, out);\n      OP_REQUIRES(context, bad_offset < 0,\n                  errors::InvalidArgument(\n                      \"Bad: indices[\", start + bad_offset,\n                      \"] == \", indices_vec(start + bad_offset),\n                      \" out of range [0, \", input_flat.dimension(0), \")\"));\n\n      start = end;\n      ++end;\n      uninitialized_index = out_index + 1;\n      out_index = next_index;\n      if (end > num_indices) break;\n    }\n\n    // Fill the gap at the end with the default value.\n    if (uninitialized_index < output_rows) {\n      Eigen::DSizes<Eigen::DenseIndex, 2> gap_slice_shape(\n          output_rows - uninitialized_index, num_col);\n      Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>, Eigen::Unaligned>\n          gap_slice(&output_flat(uninitialized_index, 0), gap_slice_shape);\n      gap_slice.setConstant(default_value_);\n    }\n  }\n\n private:\n  typedef int32 Index;\n\n  int64 Reduce(const typename TTypes<T>::ConstMatrix& input_flat,\n               const typename TTypes<Index>::ConstVec& indices_vec, int64 start,\n               int64 num,\n               Eigen::TensorChippingOp<0, typename TTypes<T>::Matrix> out) {\n#define INDEX(n, i)                               \\\n  const auto index##n = indices_vec(start + (i)); \\\n  if (!FastBoundsCheck(index##n, input_flat.dimension(0))) return (i);\n\n#define L(n) input_flat.template chip<0>(index##n)\n\n    if (num == 1) {\n      INDEX(0, 0);\n      out = L(0);\n    } else {\n      int64 r = num % 8;\n      T m(1);\n      if (is_mean_ && (num < 10)) {\n        m = T(num);\n      }\n      if (is_sqrtn_ && (num < 10)) {\n        m = T(sqrt(num));\n      }\n      switch (r) {\n        case 2: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          out = (L(0) + L(1)) / m;\n          break;\n        }\n        case 3: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          out = (L(0) + L(1) + L(2)) / m;\n          break;\n        }\n        case 4: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          out = (L(0) + L(1) + L(2) + L(3)) / m;\n          break;\n        }\n        case 5: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4)) / m;\n          break;\n        }\n        case 6: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5)) / m;\n          break;\n        }\n        case 7: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6)) / m;\n          break;\n        }\n        case 0: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          INDEX(7, 7);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7)) / m;\n          r = 8;\n          break;\n        }\n        case 1: {\n          INDEX(0, 0);\n          INDEX(1, 1);\n          INDEX(2, 2);\n          INDEX(3, 3);\n          INDEX(4, 4);\n          INDEX(5, 5);\n          INDEX(6, 6);\n          INDEX(7, 7);\n          INDEX(8, 8);\n          out = (L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7) + L(8)) /\n                m;\n          r = 9;\n          break;\n        }\n      }\n      for (; r < num; r += 8) {\n        INDEX(0, r);\n        INDEX(1, r + 1);\n        INDEX(2, r + 2);\n        INDEX(3, r + 3);\n        INDEX(4, r + 4);\n        INDEX(5, r + 5);\n        INDEX(6, r + 6);\n        INDEX(7, r + 7);\n        out += L(0) + L(1) + L(2) + L(3) + L(4) + L(5) + L(6) + L(7);\n      }\n      if (is_mean_ && num >= 10) {\n        out = out / static_cast<T>(num);\n      }\n      if (is_sqrtn_ && num >= 10) {\n        out = out / static_cast<T>(sqrt(num));\n      }\n    }\n\n    return -1;\n#undef L\n#undef INDEX\n  }\n\n  const bool is_mean_;\n  const bool is_sqrtn_;\n  const bool has_num_segments_;\n  const T default_value_;\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionMeanOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionMeanOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, true /*is_mean*/, false /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionMeanWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionMeanWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, true /*is_mean*/, false /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionSqrtNOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionSqrtNOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, false /*is_mean*/, true /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionSqrtNWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionSqrtNWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, false /*is_mean*/, true /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionSumOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionSumOp(OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, false /*is_mean*/, false /*is_sqrtn*/,\n            false /* has_num_segments */, T(0) /* default_value */) {}\n};\n\ntemplate <typename Device, class T>\nclass SparseSegmentReductionSumWithNumSegmentsOp\n    : public SparseSegmentReductionOpBase<Device, T> {\n public:\n  explicit SparseSegmentReductionSumWithNumSegmentsOp(\n      OpKernelConstruction* context)\n      : SparseSegmentReductionOpBase<Device, T>(\n            context, false /*is_mean*/, false /*is_sqrtn*/,\n            true /* has_num_segments */, T(0) /* default_value */) {}\n};\n\n#define REGISTER_CPU_SPARSE_KERNELS(type)                                \\\n  REGISTER_KERNEL_BUILDER(Name(\"SparseSegmentSum\")                       \\\n                              .Device(DEVICE_CPU)                        \\\n                              .TypeConstraint<type>(\"T\")                 \\\n                              .TypeConstraint<int32>(\"Tidx\"),            \\\n                          SparseSegmentReductionSumOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(                                               \\\n      Name(\"SparseSegmentSumWithNumSegments\")                            \\\n          .Device(DEVICE_CPU)                                            \\\n          .TypeConstraint<type>(\"T\")                                     \\\n          .TypeConstraint<int32>(\"Tidx\"),                                \\\n      SparseSegmentReductionSumWithNumSegmentsOp<CPUDevice, type>);\nTF_CALL_REAL_NUMBER_TYPES(REGISTER_CPU_SPARSE_KERNELS);\n#undef REGISTER_CPU_SPARSE_KERNELS\n\n#define REGISTER_CPU_SPARSE_KERNELS(type)                                 \\\n  REGISTER_KERNEL_BUILDER(Name(\"SparseSegmentMean\")                       \\\n                              .Device(DEVICE_CPU)                         \\\n                              .TypeConstraint<type>(\"T\")                  \\\n                              .TypeConstraint<int32>(\"Tidx\"),             \\\n                          SparseSegmentReductionMeanOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(                                                \\\n      Name(\"SparseSegmentMeanWithNumSegments\")                            \\\n          .Device(DEVICE_CPU)                                             \\\n          .TypeConstraint<type>(\"T\")                                      \\\n          .TypeConstraint<int32>(\"Tidx\"),                                 \\\n      SparseSegmentReductionMeanWithNumSegmentsOp<CPUDevice, type>);\nREGISTER_CPU_SPARSE_KERNELS(float);\nREGISTER_CPU_SPARSE_KERNELS(double);\n#undef REGISTER_CPU_SPARSE_KERNELS\n\n#define REGISTER_CPU_SPARSE_KERNELS(type)                                  \\\n  REGISTER_KERNEL_BUILDER(Name(\"SparseSegmentSqrtN\")                       \\\n                              .Device(DEVICE_CPU)                          \\\n                              .TypeConstraint<type>(\"T\")                   \\\n                              .TypeConstraint<int32>(\"Tidx\"),              \\\n                          SparseSegmentReductionSqrtNOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(                                                 \\\n      Name(\"SparseSegmentSqrtNWithNumSegments\")                            \\\n          .Device(DEVICE_CPU)                                              \\\n          .TypeConstraint<type>(\"T\")                                       \\\n          .TypeConstraint<int32>(\"Tidx\"),                                  \\\n      SparseSegmentReductionSqrtNWithNumSegmentsOp<CPUDevice, type>);\nREGISTER_CPU_SPARSE_KERNELS(float);\nREGISTER_CPU_SPARSE_KERNELS(double);\n#undef REGISTER_CPU_SPARSE_KERNELS\n\ntemplate <class T>\nclass SparseSegmentGradOpBase : public OpKernel {\n public:\n  explicit SparseSegmentGradOpBase(OpKernelConstruction* context, bool is_sqrtn)\n      : OpKernel(context), is_sqrtn_(is_sqrtn) {}\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& indices = context->input(1);\n    const Tensor& segment_ids = context->input(2);\n    const Tensor& output_dim0 = context->input(3);\n\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(indices.shape()),\n                errors::InvalidArgument(\"indices should be a vector.\"));\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(segment_ids.shape()),\n                errors::InvalidArgument(\"segment_ids should be a vector.\"));\n    OP_REQUIRES(context, IsLegacyScalar(output_dim0.shape()),\n                errors::InvalidArgument(\"output_dim0 should be a scalar.\"));\n\n    const int64 N = indices.NumElements();\n    OP_REQUIRES(context, N == segment_ids.NumElements(),\n                errors::InvalidArgument(\n                    \"segment_ids and indices should have same size.\"));\n    typedef int32 SegmentId;\n    const SegmentId M =\n        internal::SubtleMustCopy(output_dim0.scalar<SegmentId>()());\n\n    auto input_flat = input.flat_outer_dims<T>();\n    typedef int32 Index;\n    const auto indices_vec = indices.vec<Index>();\n    const auto segment_vec = segment_ids.vec<SegmentId>();\n\n    TensorShape output_shape = input.shape();\n    output_shape.set_dim(0, M);\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, output_shape, &output));\n    if (M == 0 || N == 0) return;\n\n    // Note that similar to SparseSegmentMean, we assume that segment_vec is\n    // already sorted and has non-negative values.\n    const SegmentId num_segments = input.dim_size(0);\n    const SegmentId last_segment_id_plus_one =\n        internal::SubtleMustCopy(segment_vec(N - 1)) + 1;\n    OP_REQUIRES(context, last_segment_id_plus_one <= num_segments,\n                errors::InvalidArgument(\"Invalid number of segments\"));\n\n    // Compute scaling factors for input.\n    std::vector<double> scaling(num_segments, 0.0);\n    for (int64 i = 0; i < N; ++i) {\n      const SegmentId idx = internal::SubtleMustCopy(segment_vec(i));\n      OP_REQUIRES(\n          context, FastBoundsCheck(idx, num_segments),\n          errors::InvalidArgument(\"Segment id \", idx, \" out of range [0, \",\n                                  num_segments, \").\"));\n      scaling[idx] += 1;\n    }\n    for (size_t i = 0; i < scaling.size(); ++i) {\n      if (is_sqrtn_) {\n        scaling[i] = 1.0 / sqrt(std::max(scaling[i], 1.0));\n      } else {\n        scaling[i] = 1.0 / std::max(scaling[i], 1.0);\n      }\n    }\n\n    auto output_flat = output->flat_outer_dims<T>();\n    output_flat.setZero();\n    std::vector<bool> is_modified(M, false);\n\n    for (int64 i = 0; i < N; ++i) {\n      const Index output_idx = internal::SubtleMustCopy(indices_vec(i));\n      OP_REQUIRES(context, FastBoundsCheck(output_idx, M),\n                  errors::InvalidArgument(\"Index \", output_idx,\n                                          \" out of range [0, \", M, \").\"));\n\n      const SegmentId idx = internal::SubtleMustCopy(segment_vec(i));\n      OP_REQUIRES(\n          context, FastBoundsCheck(idx, num_segments),\n          errors::InvalidArgument(\"Segment id \", idx, \" out of range [0, \",\n                                  num_segments, \").\"));\n\n      const T scale = static_cast<T>(scaling[idx]);\n      if (is_modified[output_idx]) {\n        if (scale == 1.0) {\n          output_flat.template chip<0>(output_idx) +=\n              input_flat.template chip<0>(idx);\n        } else {\n          output_flat.template chip<0>(output_idx) +=\n              input_flat.template chip<0>(idx) * scale;\n        }\n      } else {\n        if (scale == 1.0) {\n          output_flat.template chip<0>(output_idx) =\n              input_flat.template chip<0>(idx);\n        } else {\n          output_flat.template chip<0>(output_idx) =\n              input_flat.template chip<0>(idx) * scale;\n        }\n      }\n      is_modified[output_idx] = true;\n    }\n  }\n\n private:\n  const bool is_sqrtn_;\n};\n\ntemplate <class T>\nclass SparseSegmentMeanGradOp : public SparseSegmentGradOpBase<T> {\n public:\n  explicit SparseSegmentMeanGradOp(OpKernelConstruction* context)\n      : SparseSegmentGradOpBase<T>(context, false /*is_sqrtn*/) {}\n};\n\ntemplate <class T>\nclass SparseSegmentSqrtNGradOp : public SparseSegmentGradOpBase<T> {\n public:\n  explicit SparseSegmentSqrtNGradOp(OpKernelConstruction* context)\n      : SparseSegmentGradOpBase<T>(context, true /*is_sqrtn*/) {}\n};\n\n#define REGISTER_CPU_SPARSE_KERNELS(type)                     \\\n  REGISTER_KERNEL_BUILDER(Name(\"SparseSegmentMeanGrad\")       \\\n                              .Device(DEVICE_CPU)             \\\n                              .TypeConstraint<type>(\"T\")      \\\n                              .TypeConstraint<int32>(\"Tidx\"), \\\n                          SparseSegmentMeanGradOp<type>);\nREGISTER_CPU_SPARSE_KERNELS(float);\nREGISTER_CPU_SPARSE_KERNELS(double);\n#undef REGISTER_CPU_SPARSE_KERNELS\n\n#define REGISTER_CPU_SPARSE_KERNELS(type)                     \\\n  REGISTER_KERNEL_BUILDER(Name(\"SparseSegmentSqrtNGrad\")      \\\n                              .Device(DEVICE_CPU)             \\\n                              .TypeConstraint<type>(\"T\")      \\\n                              .TypeConstraint<int32>(\"Tidx\"), \\\n                          SparseSegmentSqrtNGradOp<type>);\nREGISTER_CPU_SPARSE_KERNELS(float);\nREGISTER_CPU_SPARSE_KERNELS(double);\n#undef REGISTER_CPU_SPARSE_KERNELS\n}  // namespace tensorflow"