Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  6 17:07:18 2020
| Host         : PCMICRO-9VEV7P1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file hs_dual_da_methodology_drc_routed.rpt -pb hs_dual_da_methodology_drc_routed.pb -rpx hs_dual_da_methodology_drc_routed.rpx
| Design       : hs_dual_da
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-4 | Warning  | User Clock constraint overwritten with the same name   | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
| XDCC-8 | Warning  | User Clock constraint overwritten on the same source   | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 4))
Previous: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 2))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 2))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 4))
Previous: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/Artix7/A7_Confer_Live/Demo/21_hs_dual_da/hs_dual_da.srcs/constrs_1/new/pin.xdc (Line: 2))
Related violations: <none>


