
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/i2c_interface_component/src/i2c_interface_component.v
Parsing SystemVerilog input from `/openlane/designs/i2c_interface_component/src/i2c_interface_component.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1147)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1148)
Generating RTLIL representation for module `\i2c_interface_component'.
Generating RTLIL representation for module `\i2c_master_bit_ctrl'.
Generating RTLIL representation for module `\i2c_master_byte_ctrl'.
Generating RTLIL representation for module `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e'.
Generating RTLIL representation for module `\memory_dump_serial'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/hierarchy.dot'.
Dumping module i2c_interface_component to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \i2c_interface_component
Used module:     \memory_dump_serial
Used module:     \i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
Used module:         \i2c_master_byte_ctrl
Used module:             \i2c_master_bit_ctrl

3.2. Analyzing design hierarchy..
Top module:  \i2c_interface_component
Used module:     \memory_dump_serial
Used module:     \i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
Used module:         \i2c_master_byte_ctrl
Used module:             \i2c_master_bit_ctrl
Removed 0 unused modules.
Renaming module i2c_interface_component to i2c_interface_component.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \i2c_interface_component
Used module:     \memory_dump_serial
Used module:     \i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
Used module:         \i2c_master_byte_ctrl
Used module:             \i2c_master_bit_ctrl

5.2. Analyzing design hierarchy..
Top module:  \i2c_interface_component
Used module:     \memory_dump_serial
Used module:     \i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
Used module:         \i2c_master_byte_ctrl
Used module:             \i2c_master_bit_ctrl
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1144$170 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1141$169 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1114$150 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1097$138 in module i2c_interface_component.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2978$751 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2973$749 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2970$748 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2967$747 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2964$746 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2959$744 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2956$743 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2953$742 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2950$741 in module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2577$623 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2574$622 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2571$621 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2560$616 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2557$615 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2554$614 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2551$613 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2548$612 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2545$611 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2542$610 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2539$609 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2536$608 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2004$446 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2000$444 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1997$443 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1994$442 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1991$441 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1988$440 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1985$439 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1982$438 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1979$437 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1976$436 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1973$435 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1970$434 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1967$433 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1964$432 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1961$431 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1572$392 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1569$391 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1566$390 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1563$389 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1560$388 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1557$387 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1554$386 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1551$385 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1548$384 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5324$1861 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5317$1857 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5314$1856 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5311$1855 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5305$1851 in module memory_dump_serial.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5302$1850 in module memory_dump_serial.
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 55 redundant assignments.
Promoted 203 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:100$280'.
  Set init value: \_096_ = 40'0000011100000110000001010000010000000011
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:99$279'.
  Set init value: \_095_ = 40'0100100001100101011011000110110001101111
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:98$278'.
  Set init value: \_094_ = 0
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:95$277'.
  Set init value: \_091_ = 1'0
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:91$276'.
  Set init value: \_087_ = 8'00000000
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:88$275'.
  Set init value: \_084_ = 3'000
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:85$274'.
  Set init value: \_081_ = 8'00000000
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:81$273'.
  Set init value: \_077_ = 1'0
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:78$272'.
  Set init value: \_074_ = 1'0
Found init rule in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:77$271'.
  Set init value: \_073_ = 1'0
Found init rule in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2708$782'.
  Set init value: \_69_ = 1'0
Found init rule in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3351$1902'.
  Set init value: \_0299_ = 1'0
Found init rule in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3348$1901'.
  Set init value: \_0296_ = 0
Found init rule in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3347$1900'.
  Set init value: \_0295_ = 8'00000000
Found init rule in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3346$1899'.
  Set init value: \_0294_ = 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3342$1898'.
  Set init value: \_0290_ = 0

10. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \_001_ in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1144$170'.
Found async reset \_001_ in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1141$169'.
Found async reset \_001_ in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1114$150'.
Found async reset \_001_ in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1097$138'.
Found async reset \_62_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2978$751'.
Found async reset \_49_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2973$749'.
Found async reset \_49_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2970$748'.
Found async reset \_49_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2967$747'.
Found async reset \_49_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2964$746'.
Found async reset \_30_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2959$744'.
Found async reset \_14_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2956$743'.
Found async reset \_14_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2953$742'.
Found async reset \_14_ in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2950$741'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2577$623'.
Found async reset \_023_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2574$622'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2571$621'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2560$616'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2557$615'.
Found async reset \_019_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2554$614'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2551$613'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2548$612'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2545$611'.
Found async reset \_012_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2542$610'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2539$609'.
Found async reset \_030_ in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2536$608'.
Found async reset \_084_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2004$446'.
Found async reset \_096_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2000$444'.
Found async reset \_012_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1997$443'.
Found async reset \_067_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1994$442'.
Found async reset \_001_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1991$441'.
Found async reset \_012_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1988$440'.
Found async reset \_038_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1985$439'.
Found async reset \_038_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1982$438'.
Found async reset \_038_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1979$437'.
Found async reset \_038_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1976$436'.
Found async reset \_000_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1973$435'.
Found async reset \_096_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1970$434'.
Found async reset \_096_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1967$433'.
Found async reset \_096_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1964$432'.
Found async reset \_096_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1961$431'.
Found async reset \_062_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1572$392'.
Found async reset \_067_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1569$391'.
Found async reset \_053_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1566$390'.
Found async reset \_053_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1563$389'.
Found async reset \_025_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1560$388'.
Found async reset \_032_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1557$387'.
Found async reset \_032_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1554$386'.
Found async reset \_022_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1551$385'.
Found async reset \_022_ in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1548$384'.
Found async reset \_0262_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5324$1861'.
Found async reset \_0262_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5317$1857'.
Found async reset \_0262_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5314$1856'.
Found async reset \_0291_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5311$1855'.
Found async reset \_0262_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5305$1851'.
Found async reset \_0262_ in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5302$1850'.

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~41 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:100$280'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:99$279'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:98$278'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:95$277'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:91$276'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:88$275'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:85$274'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:81$273'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:78$272'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:77$271'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
     1/1: $1\380$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1096$26.$result[4:0]$270
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
     1/1: $1\378$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1039$25.$result[4:0]$264
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
     1/1: $1\374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$24.$result[39:0]$258
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
     1/1: $1\372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$23.$result[39:0]$252
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
     1/1: $1\370$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:868$22.$result[31:0]$246
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
     1/1: $1\368$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:811$21.$result[0:0]$240
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
     1/1: $1\366$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:754$20.$result[7:0]$234
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
     1/1: $1\360$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:697$19.$result[2:0]$228
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
     1/1: $1\346$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:640$18.$result[7:0]$222
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
     1/1: $1\344$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:583$17.$result[0:0]$216
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
     1/1: $1\342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$16.$result[0:0]$210
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
     1/1: $1\340$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:469$15.$result[0:0]$204
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
     1/1: $1\337$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:412$14.$result[7:0]$198
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1144$170'.
     1/1: $0\_096_[39:0]
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1141$169'.
     1/1: $0\_095_[39:0]
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1139$168'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1135$165'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1131$162'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1127$159'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1123$156'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1119$153'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1114$150'.
     1/1: $0\_074_[0:0]
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1112$149'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1108$146'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1102$141'.
Creating decoders for process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1097$138'.
     1/1: $0\_061_[4:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2708$782'.
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
     1/1: $1\2110$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2917$689.$result[7:0]$781
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
     1/1: $1\2108$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2896$688.$result[7:0]$775
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
     1/1: $1\2106$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2875$687.$result[7:0]$769
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
     1/1: $1\2103$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2854$686.$result[7:0]$763
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
     1/1: $1\2084$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2827$685.$result[7:0]$757
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2978$751'.
     1/1: $0\_75_[0:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2976$750'.
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2973$749'.
     1/1: $0\_73_[0:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2970$748'.
     1/1: $0\_72_[0:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2967$747'.
     1/1: $0\_71_[0:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2964$746'.
     1/1: $0\_70_[0:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2962$745'.
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2959$744'.
     1/1: $0\_68_[7:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2956$743'.
     1/1: $0\_67_[7:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2953$742'.
     1/1: $0\_66_[7:0]
Creating decoders for process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2950$741'.
     1/1: $0\_65_[15:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
     1/1: $1\2493$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2526$521.$result[2:0]$679
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
     1/1: $1\2490$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2503$520.$result[0:0]$673
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
     1/1: $1\2486$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2480$519.$result[0:0]$667
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
     1/1: $1\2483$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2457$518.$result[0:0]$661
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
     1/1: $1\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$517.$result[0:0]$655
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
     1/1: $1\2480$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2411$516.$result[3:0]$648
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
     1/1: $1\2477$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2388$515.$result[0:0]$642
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
     1/1: $1\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$514.$result[6:0]$637
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
     1/1: $1\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$513.$result[0:0]$630
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2577$623'.
     1/1: $0\_118_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2574$622'.
     1/1: $0\_117_[2:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2571$621'.
     1/1: $0\_116_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2569$620'.
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2567$619'.
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2565$618'.
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2563$617'.
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2560$616'.
     1/1: $0\_111_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2557$615'.
     1/1: $0\_110_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2554$614'.
     1/1: $0\_109_[7:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2551$613'.
     1/1: $0\_108_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2548$612'.
     1/1: $0\_107_[3:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2545$611'.
     1/1: $0\_106_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2542$610'.
     1/1: $0\_105_[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2539$609'.
     1/1: $0\_104_[6:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2536$608'.
     1/1: $0\_103_[2:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
     1/1: $1\2972$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1946$296.$result[0:0]$503
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
     1/1: $1\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$295.$result[0:0]$497
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
     1/1: $1\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$294.$result[0:0]$490
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
     1/1: $1\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$293.$result[4:0]$483
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
     1/1: $1\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$292.$result[0:0]$476
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
     1/1: $1\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$291.$result[0:0]$469
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
     1/1: $1\2868$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1664$290.$result[0:0]$462
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
     1/1: $1\2825$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1599$289.$result[4:0]$457
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2013$452'.
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2009$449'.
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2004$446'.
     1/1: $0\_157_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2000$444'.
     1/1: $0\_155_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1997$443'.
     1/1: $0\_154_[15:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1994$442'.
     1/1: $0\_153_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1991$441'.
     1/1: $0\_152_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1988$440'.
     1/1: $0\_151_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1985$439'.
     1/1: $0\_150_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1982$438'.
     1/1: $0\_149_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1979$437'.
     1/1: $0\_148_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1976$436'.
     1/1: $0\_147_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1973$435'.
     1/1: $0\_146_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1970$434'.
     1/1: $0\_145_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1967$433'.
     1/1: $0\_144_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1964$432'.
     1/1: $0\_143_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1961$431'.
     1/1: $0\_142_[4:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1572$392'.
     1/1: $0\_095_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1569$391'.
     1/1: $0\_094_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1566$390'.
     1/1: $0\_093_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1563$389'.
     1/1: $0\_092_[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1560$388'.
     1/1: $0\_091_[13:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1557$387'.
     1/1: $0\_090_[2:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1554$386'.
     1/1: $0\_089_[2:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1551$385'.
     1/1: $0\_088_[1:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1548$384'.
     1/1: $0\_087_[1:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3351$1902'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3348$1901'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3347$1900'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3346$1899'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3342$1898'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
     1/1: $1\522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$794.$result[31:0]$1897
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
     1/1: $1\520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$793.$result[1:0]$1891
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
     1/1: $1\518$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5267$792.$result[0:0]$1885
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
     1/1: $1\516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$791.$result[31:0]$1879
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
     1/1: $1\514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$790.$result[7:0]$1873
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
     1/1: $1\512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$789.$result[0:0]$1867
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5324$1861'.
     1/1: $0\_0300_[0:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5322$1860'.
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5317$1857'.
     1/1: $0\_0296_[31:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5314$1856'.
     1/1: $0\_0295_[7:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5311$1855'.
     1/1: $0\_0294_[2047:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5305$1851'.
     1/1: $0\_0290_[31:0]
Creating decoders for process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5302$1850'.
     1/1: $0\_0289_[1:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\i2c_interface_component.\380$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1096$13.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
No latch inferred for signal `\i2c_interface_component.\380$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1096$26.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
No latch inferred for signal `\i2c_interface_component.\380$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1096$26.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
No latch inferred for signal `\i2c_interface_component.\380$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1096$26.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
No latch inferred for signal `\i2c_interface_component.\378$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1039$12.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
No latch inferred for signal `\i2c_interface_component.\378$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1039$25.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
No latch inferred for signal `\i2c_interface_component.\378$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1039$25.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
No latch inferred for signal `\i2c_interface_component.\378$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1039$25.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
No latch inferred for signal `\i2c_interface_component.\374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$11.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
No latch inferred for signal `\i2c_interface_component.\374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$24.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
No latch inferred for signal `\i2c_interface_component.\374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$24.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
No latch inferred for signal `\i2c_interface_component.\374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$24.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
No latch inferred for signal `\i2c_interface_component.\372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$10.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
No latch inferred for signal `\i2c_interface_component.\372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$23.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
No latch inferred for signal `\i2c_interface_component.\372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$23.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
No latch inferred for signal `\i2c_interface_component.\372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$23.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
No latch inferred for signal `\i2c_interface_component.\370$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:868$9.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
No latch inferred for signal `\i2c_interface_component.\370$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:868$22.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
No latch inferred for signal `\i2c_interface_component.\370$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:868$22.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
No latch inferred for signal `\i2c_interface_component.\370$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:868$22.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
No latch inferred for signal `\i2c_interface_component.\368$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:811$8.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
No latch inferred for signal `\i2c_interface_component.\368$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:811$21.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
No latch inferred for signal `\i2c_interface_component.\368$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:811$21.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
No latch inferred for signal `\i2c_interface_component.\368$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:811$21.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
No latch inferred for signal `\i2c_interface_component.\366$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:754$7.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
No latch inferred for signal `\i2c_interface_component.\366$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:754$20.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
No latch inferred for signal `\i2c_interface_component.\366$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:754$20.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
No latch inferred for signal `\i2c_interface_component.\366$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:754$20.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
No latch inferred for signal `\i2c_interface_component.\360$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:697$6.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
No latch inferred for signal `\i2c_interface_component.\360$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:697$19.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
No latch inferred for signal `\i2c_interface_component.\360$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:697$19.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
No latch inferred for signal `\i2c_interface_component.\360$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:697$19.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
No latch inferred for signal `\i2c_interface_component.\346$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:640$5.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
No latch inferred for signal `\i2c_interface_component.\346$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:640$18.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
No latch inferred for signal `\i2c_interface_component.\346$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:640$18.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
No latch inferred for signal `\i2c_interface_component.\346$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:640$18.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
No latch inferred for signal `\i2c_interface_component.\344$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:583$4.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
No latch inferred for signal `\i2c_interface_component.\344$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:583$17.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
No latch inferred for signal `\i2c_interface_component.\344$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:583$17.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
No latch inferred for signal `\i2c_interface_component.\344$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:583$17.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
No latch inferred for signal `\i2c_interface_component.\342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$3.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
No latch inferred for signal `\i2c_interface_component.\342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$16.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
No latch inferred for signal `\i2c_interface_component.\342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$16.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
No latch inferred for signal `\i2c_interface_component.\342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$16.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
No latch inferred for signal `\i2c_interface_component.\340$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:469$2.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
No latch inferred for signal `\i2c_interface_component.\340$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:469$15.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
No latch inferred for signal `\i2c_interface_component.\340$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:469$15.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
No latch inferred for signal `\i2c_interface_component.\340$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:469$15.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
No latch inferred for signal `\i2c_interface_component.\337$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:412$1.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
No latch inferred for signal `\i2c_interface_component.\337$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:412$14.$result' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
No latch inferred for signal `\i2c_interface_component.\337$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:412$14.b' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
No latch inferred for signal `\i2c_interface_component.\337$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:412$14.s' from process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2110$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2917$684.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2110$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2917$689.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2110$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2917$689.b' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2110$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2917$689.s' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2108$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2896$683.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2108$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2896$688.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2108$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2896$688.b' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2108$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2896$688.s' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2106$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2875$682.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2106$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2875$687.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2106$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2875$687.b' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2106$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2875$687.s' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2103$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2854$681.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2103$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2854$686.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2103$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2854$686.b' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2103$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2854$686.s' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2084$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2827$680.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2084$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2827$685.$result' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2084$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2827$685.b' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
No latch inferred for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\2084$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2827$685.s' from process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2493$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2526$512.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2493$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2526$521.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2493$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2526$521.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2493$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2526$521.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2490$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2503$511.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2490$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2503$520.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2490$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2503$520.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2490$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2503$520.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2486$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2480$510.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2486$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2480$519.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2486$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2480$519.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2486$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2480$519.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2483$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2457$509.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2483$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2457$518.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2483$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2457$518.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2483$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2457$518.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$508.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$517.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$517.a' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$517.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2481$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2434$517.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2480$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2411$507.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2480$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2411$516.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2480$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2411$516.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2480$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2411$516.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2477$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2388$506.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2477$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2388$515.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2477$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2388$515.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$505.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$514.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$514.a' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$514.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2467$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2365$514.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$504.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$513.$result' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$513.a' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$513.b' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
No latch inferred for signal `\i2c_master_byte_ctrl.\2466$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2342$513.s' from process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2972$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1946$288.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2972$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1946$296.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2972$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1946$296.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2972$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1946$296.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$287.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$295.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$295.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$295.b' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2953$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1899$295.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$286.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$294.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$294.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$294.b' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2939$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1852$294.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$285.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$293.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$293.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$293.b' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2922$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1805$293.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$284.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$292.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$292.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$292.b' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2904$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1758$292.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$283.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$291.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$291.a' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$291.b' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2886$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1711$291.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2868$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1664$282.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2868$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1664$290.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2868$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1664$290.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2825$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1599$281.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2825$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1599$289.$result' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
No latch inferred for signal `\i2c_master_bit_ctrl.\2825$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1599$289.s' from process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
No latch inferred for signal `\memory_dump_serial.\522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$788.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
No latch inferred for signal `\memory_dump_serial.\522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$794.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
No latch inferred for signal `\memory_dump_serial.\522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$794.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
No latch inferred for signal `\memory_dump_serial.\522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$794.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
No latch inferred for signal `\memory_dump_serial.\520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$787.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
No latch inferred for signal `\memory_dump_serial.\520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$793.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
No latch inferred for signal `\memory_dump_serial.\520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$793.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
No latch inferred for signal `\memory_dump_serial.\520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$793.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
No latch inferred for signal `\memory_dump_serial.\518$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5267$786.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
No latch inferred for signal `\memory_dump_serial.\518$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5267$792.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
No latch inferred for signal `\memory_dump_serial.\518$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5267$792.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
No latch inferred for signal `\memory_dump_serial.\518$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5267$792.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
No latch inferred for signal `\memory_dump_serial.\516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$785.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
No latch inferred for signal `\memory_dump_serial.\516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$791.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
No latch inferred for signal `\memory_dump_serial.\516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$791.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
No latch inferred for signal `\memory_dump_serial.\516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$791.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
No latch inferred for signal `\memory_dump_serial.\514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$784.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
No latch inferred for signal `\memory_dump_serial.\514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$790.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
No latch inferred for signal `\memory_dump_serial.\514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$790.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
No latch inferred for signal `\memory_dump_serial.\514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$790.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
No latch inferred for signal `\memory_dump_serial.\512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$783.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
No latch inferred for signal `\memory_dump_serial.\512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$789.$result' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
No latch inferred for signal `\memory_dump_serial.\512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$789.b' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
No latch inferred for signal `\memory_dump_serial.\512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$789.s' from process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\i2c_interface_component.\_096_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1144$170'.
  created $adff cell `$procdff$2481' with positive edge clock and positive level reset.
Creating register for signal `\i2c_interface_component.\_095_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1141$169'.
  created $adff cell `$procdff$2482' with positive edge clock and positive level reset.
Creating register for signal `\i2c_interface_component.\_094_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1139$168'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_091_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1135$165'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_087_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1131$162'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_084_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1127$159'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_081_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1123$156'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_077_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1119$153'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_074_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1114$150'.
  created $adff cell `$procdff$2489' with positive edge clock and positive level reset.
Creating register for signal `\i2c_interface_component.\_073_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1112$149'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_070_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1108$146'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_064_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1102$141'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\i2c_interface_component.\_061_' using process `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1097$138'.
  created $adff cell `$procdff$2493' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_75_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2978$751'.
  created $adff cell `$procdff$2494' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_74_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2976$750'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_73_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2973$749'.
  created $adff cell `$procdff$2496' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_72_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2970$748'.
  created $adff cell `$procdff$2497' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_71_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2967$747'.
  created $adff cell `$procdff$2498' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_70_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2964$746'.
  created $adff cell `$procdff$2499' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_69_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2962$745'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_68_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2959$744'.
  created $adff cell `$procdff$2501' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_67_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2956$743'.
  created $adff cell `$procdff$2502' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_66_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2953$742'.
  created $adff cell `$procdff$2503' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.\_65_' using process `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2950$741'.
  created $adff cell `$procdff$2504' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_118_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2577$623'.
  created $adff cell `$procdff$2505' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_117_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2574$622'.
  created $adff cell `$procdff$2506' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_116_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2571$621'.
  created $adff cell `$procdff$2507' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_115_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2569$620'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\i2c_master_byte_ctrl.\_114_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2567$619'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\i2c_master_byte_ctrl.\_113_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2565$618'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\i2c_master_byte_ctrl.\_112_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2563$617'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\i2c_master_byte_ctrl.\_111_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2560$616'.
  created $adff cell `$procdff$2512' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_110_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2557$615'.
  created $adff cell `$procdff$2513' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_109_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2554$614'.
  created $adff cell `$procdff$2514' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_108_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2551$613'.
  created $adff cell `$procdff$2515' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_107_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2548$612'.
  created $adff cell `$procdff$2516' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_106_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2545$611'.
  created $adff cell `$procdff$2517' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_105_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2542$610'.
  created $adff cell `$procdff$2518' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_104_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2539$609'.
  created $adff cell `$procdff$2519' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\_103_' using process `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2536$608'.
  created $adff cell `$procdff$2520' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_163_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2013$452'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\i2c_master_bit_ctrl.\_160_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2009$449'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\i2c_master_bit_ctrl.\_157_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2004$446'.
  created $adff cell `$procdff$2523' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_155_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2000$444'.
  created $adff cell `$procdff$2524' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_154_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1997$443'.
  created $adff cell `$procdff$2525' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_153_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1994$442'.
  created $adff cell `$procdff$2526' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_152_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1991$441'.
  created $adff cell `$procdff$2527' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_151_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1988$440'.
  created $adff cell `$procdff$2528' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_150_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1985$439'.
  created $adff cell `$procdff$2529' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_149_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1982$438'.
  created $adff cell `$procdff$2530' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_148_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1979$437'.
  created $adff cell `$procdff$2531' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_147_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1976$436'.
  created $adff cell `$procdff$2532' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_146_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1973$435'.
  created $adff cell `$procdff$2533' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_145_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1970$434'.
  created $adff cell `$procdff$2534' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_144_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1967$433'.
  created $adff cell `$procdff$2535' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_143_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1964$432'.
  created $adff cell `$procdff$2536' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_142_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1961$431'.
  created $adff cell `$procdff$2537' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_095_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1572$392'.
  created $adff cell `$procdff$2538' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_094_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1569$391'.
  created $adff cell `$procdff$2539' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_093_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1566$390'.
  created $adff cell `$procdff$2540' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_092_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1563$389'.
  created $adff cell `$procdff$2541' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_091_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1560$388'.
  created $adff cell `$procdff$2542' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_090_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1557$387'.
  created $adff cell `$procdff$2543' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_089_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1554$386'.
  created $adff cell `$procdff$2544' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_088_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1551$385'.
  created $adff cell `$procdff$2545' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\_087_' using process `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1548$384'.
  created $adff cell `$procdff$2546' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0300_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5324$1861'.
  created $adff cell `$procdff$2547' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0299_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5322$1860'.
  created $dff cell `$procdff$2548' with positive edge clock.
Creating register for signal `\memory_dump_serial.\_0296_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5317$1857'.
  created $adff cell `$procdff$2549' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0295_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5314$1856'.
  created $adff cell `$procdff$2550' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0294_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5311$1855'.
  created $adff cell `$procdff$2551' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0290_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5305$1851'.
  created $adff cell `$procdff$2552' with positive edge clock and positive level reset.
Creating register for signal `\memory_dump_serial.\_0289_' using process `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5302$1850'.
  created $adff cell `$procdff$2553' with positive edge clock and positive level reset.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:100$280'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:99$279'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:98$278'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:95$277'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:91$276'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:88$275'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:85$274'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:81$273'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:78$272'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:77$271'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$265'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$259'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$253'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$247'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$241'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$235'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$229'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$223'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$217'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$211'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$205'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$199'.
Found and cleaned up 1 empty switch in `\i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$193'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1144$170'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1141$169'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1139$168'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1135$165'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1131$162'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1127$159'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1123$156'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1119$153'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1114$150'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1112$149'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1108$146'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1102$141'.
Removing empty process `i2c_interface_component.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1097$138'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2708$782'.
Found and cleaned up 1 empty switch in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$776'.
Found and cleaned up 1 empty switch in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$770'.
Found and cleaned up 1 empty switch in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$764'.
Found and cleaned up 1 empty switch in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$758'.
Found and cleaned up 1 empty switch in `\i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$752'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2978$751'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2976$750'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2973$749'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2970$748'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2967$747'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2964$746'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2962$745'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2959$744'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2956$743'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2953$742'.
Removing empty process `i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2950$741'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$674'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$668'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$662'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$656'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$649'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$643'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$638'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$631'.
Found and cleaned up 1 empty switch in `\i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$624'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2577$623'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2574$622'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2571$621'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2569$620'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2567$619'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2565$618'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2563$617'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2560$616'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2557$615'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2554$614'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2551$613'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2548$612'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2545$611'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2542$610'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2539$609'.
Removing empty process `i2c_master_byte_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2536$608'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$498'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$491'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$484'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$477'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$470'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$463'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$458'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$453'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2013$452'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2009$449'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2004$446'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2000$444'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1997$443'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1994$442'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1991$441'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1988$440'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1985$439'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1982$438'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1979$437'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1976$436'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1973$435'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1970$434'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1967$433'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1964$432'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1961$431'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1572$392'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1569$391'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1566$390'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1563$389'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1560$388'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1557$387'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1554$386'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1551$385'.
Removing empty process `i2c_master_bit_ctrl.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1548$384'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3351$1902'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3348$1901'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3347$1900'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3346$1899'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:3342$1898'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1892'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1886'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1880'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1874'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1868'.
Found and cleaned up 1 empty switch in `\memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:0$1862'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5324$1861'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5322$1860'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5317$1857'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5314$1856'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5311$1855'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5305$1851'.
Removing empty process `memory_dump_serial.$proc$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5302$1850'.
Cleaned up 41 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module i2c_interface_component...
Checking module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e...
Checking module i2c_master_byte_ctrl...
Checking module i2c_master_bit_ctrl...
Checking module memory_dump_serial...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~33 debug messages>
Optimizing module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
<suppressed ~12 debug messages>
Optimizing module i2c_master_byte_ctrl.
<suppressed ~14 debug messages>
Optimizing module i2c_master_bit_ctrl.
<suppressed ~31 debug messages>
Optimizing module memory_dump_serial.
<suppressed ~8 debug messages>

19. Executing FLATTEN pass (flatten design).
Deleting now unused module i2c_master_top_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e.
Deleting now unused module i2c_master_byte_ctrl.
Deleting now unused module i2c_master_bit_ctrl.
Deleting now unused module memory_dump_serial.
<suppressed ~4 debug messages>

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~32 debug messages>

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 35 unused cells and 2441 unused wires.
<suppressed ~64 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:265$47.
    dead port 1/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:287$69.
    dead port 1/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:289$71.
    dead port 1/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:290$72.
    dead port 1/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:291$73.
    dead port 2/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:307$89.
    dead port 2/2 on $mux $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:320$102.
Removed 7 multiplexer ports.
<suppressed ~56 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2229: { \i2c_master._08_ $auto$opt_reduce.cc:134:opt_pmux$2567 }
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2236: { \i2c_master._07_ $auto$opt_reduce.cc:134:opt_pmux$2569 }
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2243: { \i2c_master._06_ $auto$opt_reduce.cc:134:opt_pmux$2571 }
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2250: { \i2c_master._05_ $auto$opt_reduce.cc:134:opt_pmux$2573 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.$procmux$2311: $auto$opt_reduce.cc:134:opt_pmux$2575
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2325: { \i2c_master.byte_ctrl.bit_ctrl._119_ $auto$opt_reduce.cc:134:opt_pmux$2577 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2345: { $auto$opt_reduce.cc:134:opt_pmux$2583 $auto$opt_reduce.cc:134:opt_pmux$2581 $auto$opt_reduce.cc:134:opt_pmux$2579 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2364: { $auto$opt_reduce.cc:134:opt_pmux$2587 $auto$opt_reduce.cc:134:opt_pmux$2585 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2382: { \i2c_master.byte_ctrl.bit_ctrl._071_ \i2c_master.byte_ctrl.bit_ctrl._104_ \i2c_master.byte_ctrl.bit_ctrl._105_ \i2c_master.byte_ctrl.bit_ctrl._106_ \i2c_master.byte_ctrl.bit_ctrl._107_ \i2c_master.byte_ctrl.bit_ctrl._109_ \i2c_master.byte_ctrl.bit_ctrl._110_ \i2c_master.byte_ctrl.bit_ctrl._111_ \i2c_master.byte_ctrl.bit_ctrl._113_ \i2c_master.byte_ctrl.bit_ctrl._114_ \i2c_master.byte_ctrl.bit_ctrl._115_ \i2c_master.byte_ctrl.bit_ctrl._117_ \i2c_master.byte_ctrl.bit_ctrl._118_ \i2c_master.byte_ctrl.bit_ctrl._119_ $auto$opt_reduce.cc:134:opt_pmux$2589 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2402: { $auto$opt_reduce.cc:134:opt_pmux$2593 $auto$opt_reduce.cc:134:opt_pmux$2591 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2421: { $auto$opt_reduce.cc:134:opt_pmux$2597 $auto$opt_reduce.cc:134:opt_pmux$2595 }
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procmux$2440: $auto$opt_reduce.cc:134:opt_pmux$2599
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2462: { $auto$opt_reduce.cc:134:opt_pmux$2601 \memory._0282_ }
    New ctrl vector for $pmux cell $procmux$1904: { \_129_ \_174_ $auto$opt_reduce.cc:134:opt_pmux$2603 }
    New ctrl vector for $pmux cell $procmux$1954: { \_174_ $auto$opt_reduce.cc:134:opt_pmux$2605 }
    New ctrl vector for $pmux cell $procmux$1979: { \_174_ $auto$opt_reduce.cc:134:opt_pmux$2607 }
    New ctrl vector for $pmux cell $procmux$2004: { \_129_ \_149_ \_174_ \_003_ $auto$opt_reduce.cc:134:opt_pmux$2609 }
    New ctrl vector for $pmux cell $procmux$2029: { \_067_ \_099_ \_105_ \_117_ \_125_ \_138_ \_149_ \_184_ \_041_ $auto$opt_reduce.cc:134:opt_pmux$2611 }
    New ctrl vector for $pmux cell $procmux$2054: { \_067_ \_099_ \_105_ \_117_ \_125_ \_138_ \_149_ \_184_ \_041_ $auto$opt_reduce.cc:134:opt_pmux$2613 }
    New ctrl vector for $pmux cell $procmux$2079: { \_067_ \_099_ \_105_ \_149_ $auto$opt_reduce.cc:134:opt_pmux$2619 $auto$opt_reduce.cc:134:opt_pmux$2617 $auto$opt_reduce.cc:134:opt_pmux$2615 }
    New ctrl vector for $pmux cell $procmux$2104: { \_036_ $auto$opt_reduce.cc:134:opt_pmux$2621 }
    New ctrl vector for $pmux cell $procmux$2129: { \_036_ $auto$opt_reduce.cc:134:opt_pmux$2623 }
    New ctrl vector for $pmux cell $procmux$2154: { \_034_ $auto$opt_reduce.cc:134:opt_pmux$2625 }
    New ctrl vector for $pmux cell $procmux$2179: { \_013_ $auto$opt_reduce.cc:134:opt_pmux$2627 }
    New ctrl vector for $pmux cell $procmux$2204: { \_013_ $auto$opt_reduce.cc:134:opt_pmux$2629 }
  Optimizing cells in module \i2c_interface_component.
Performed a total of 26 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    New ctrl vector for $pmux cell $flatten\i2c_master.\byte_ctrl.$procmux$2275: { \i2c_master.byte_ctrl._041_ $auto$opt_reduce.cc:134:opt_pmux$2633 $auto$opt_reduce.cc:134:opt_pmux$2631 }
    New ctrl vector for $pmux cell $procmux$2029: { \_149_ $auto$opt_reduce.cc:134:opt_pmux$2635 $auto$opt_reduce.cc:134:opt_pmux$2611 }
  Optimizing cells in module \i2c_interface_component.
Performed a total of 2 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

22.16. Rerunning OPT passes. (Maybe there is more to do..)

22.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

22.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

22.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

22.20. Executing OPT_DFF pass (perform DFF optimizations).

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

22.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

22.23. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking i2c_interface_component._064_ as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking i2c_interface_component._084_ as FSM state register:
    Register has an initialization value.
Found FSM state register i2c_interface_component.i2c_master.byte_ctrl._103_.
Found FSM state register i2c_interface_component.i2c_master.byte_ctrl._107_.
Found FSM state register i2c_interface_component.i2c_master.byte_ctrl.bit_ctrl._142_.
Not marking i2c_interface_component.memory._0289_ as FSM state register:
    Circuit seems to be self-resetting.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\i2c_master.byte_ctrl._103_' from module `\i2c_interface_component'.
  found $adff cell for state register: $flatten\i2c_master.\byte_ctrl.$procdff$2520
  root of input selection tree: \i2c_master.byte_ctrl._102_
  found reset state: 3'000 (from async reset)
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._153_
  found ctrl input: \i2c_master.byte_ctrl._084_
  found ctrl input: \i2c_master.byte_ctrl._080_
  found ctrl input: \i2c_master.byte_ctrl._066_
  found ctrl input: \i2c_master.byte_ctrl._057_
  found ctrl input: \i2c_master.byte_ctrl._048_
  found ctrl input: \i2c_master.byte_ctrl._041_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._155_
  found state code: 3'100
  found ctrl input: \i2c_master._68_ [6]
  found state code: 3'101
  found ctrl input: \i2c_master.byte_ctrl.cnt_done
  found state code: 3'010
  found state code: 3'011
  found ctrl input: \i2c_master._68_ [5]
  found ctrl input: \i2c_master.byte_ctrl.go
  found ctrl input: \i2c_master._68_ [7]
  found ctrl input: \i2c_master._68_ [4]
  found state code: 3'001
  found ctrl output: \i2c_master.byte_ctrl._041_
  found ctrl output: \i2c_master.byte_ctrl._048_
  found ctrl output: \i2c_master.byte_ctrl._057_
  found ctrl output: \i2c_master.byte_ctrl._066_
  found ctrl output: \i2c_master.byte_ctrl._080_
  found ctrl output: \i2c_master.byte_ctrl._084_
  ctrl inputs: { \i2c_master._68_ [7:4] \i2c_master.byte_ctrl.bit_ctrl._153_ \i2c_master.byte_ctrl.bit_ctrl._155_ \i2c_master.byte_ctrl.go \i2c_master.byte_ctrl.cnt_done }
  ctrl outputs: { \i2c_master.byte_ctrl._102_ \i2c_master.byte_ctrl._084_ \i2c_master.byte_ctrl._080_ \i2c_master.byte_ctrl._066_ \i2c_master.byte_ctrl._057_ \i2c_master.byte_ctrl._048_ \i2c_master.byte_ctrl._041_ }
  transition:      3'000 8'----0-0- ->      3'000 9'000000001
  transition:      3'000 8'0-000-1- ->      3'101 9'101000001
  transition:      3'000 8'0-100-1- ->      3'010 9'010000001
  transition:      3'000 8'0--10-1- ->      3'011 9'011000001
  transition:      3'000 8'1---0-1- ->      3'001 9'001000001
  transition:      3'000 8'----1--- ->      3'000 9'000000001
  transition:      3'100 8'----00-- ->      3'100 9'100010000
  transition:      3'100 8'-0--01-- ->      3'000 9'000010000
  transition:      3'100 8'-1--01-- ->      3'101 9'101010000
  transition:      3'100 8'----1--- ->      3'000 9'000010000
  transition:      3'010 8'----00-- ->      3'010 9'010001000
  transition:      3'010 8'----01-0 ->      3'010 9'010001000
  transition:      3'010 8'----01-1 ->      3'100 9'100001000
  transition:      3'010 8'----1--- ->      3'000 9'000001000
  transition:      3'001 8'----00-- ->      3'001 9'001000010
  transition:      3'001 8'--0-01-- ->      3'011 9'011000010
  transition:      3'001 8'--1-01-- ->      3'010 9'010000010
  transition:      3'001 8'----1--- ->      3'000 9'000000010
  transition:      3'101 8'----00-- ->      3'101 9'101100000
  transition:      3'101 8'----01-- ->      3'000 9'000100000
  transition:      3'101 8'----1--- ->      3'000 9'000100000
  transition:      3'011 8'----00-- ->      3'011 9'011000100
  transition:      3'011 8'----01-0 ->      3'011 9'011000100
  transition:      3'011 8'----01-1 ->      3'100 9'100000100
  transition:      3'011 8'----1--- ->      3'000 9'000000100
Extracting FSM `\i2c_master.byte_ctrl._107_' from module `\i2c_interface_component'.
  found $adff cell for state register: $flatten\i2c_master.\byte_ctrl.$procdff$2516
  root of input selection tree: \i2c_master.byte_ctrl._097_
  found reset state: 4'0000 (from async reset)
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._153_
  found ctrl input: \i2c_master.byte_ctrl._084_
  found ctrl input: \i2c_master.byte_ctrl._080_
  found ctrl input: \i2c_master.byte_ctrl._066_
  found ctrl input: \i2c_master.byte_ctrl._057_
  found ctrl input: \i2c_master.byte_ctrl._048_
  found ctrl input: \i2c_master.byte_ctrl._041_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._155_
  found ctrl input: \i2c_master.byte_ctrl._072_
  found state code: 4'0100
  found state code: 4'1000
  found ctrl input: \i2c_master._68_ [6]
  found state code: 4'0010
  found ctrl input: \i2c_master.byte_ctrl.cnt_done
  found ctrl input: \i2c_master._68_ [5]
  found ctrl input: \i2c_master.byte_ctrl.go
  found ctrl input: \i2c_master._68_ [7]
  found ctrl input: \i2c_master._68_ [4]
  found state code: 4'0001
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._101_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._100_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._098_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._068_
  ctrl inputs: { \i2c_master._68_ [7:4] \i2c_master.byte_ctrl.bit_ctrl._153_ \i2c_master.byte_ctrl.bit_ctrl._155_ \i2c_master.byte_ctrl.go \i2c_master.byte_ctrl.cnt_done \i2c_master.byte_ctrl._084_ \i2c_master.byte_ctrl._080_ \i2c_master.byte_ctrl._072_ \i2c_master.byte_ctrl._066_ \i2c_master.byte_ctrl._057_ \i2c_master.byte_ctrl._048_ \i2c_master.byte_ctrl._041_ }
  ctrl outputs: { \i2c_master.byte_ctrl.bit_ctrl._068_ \i2c_master.byte_ctrl.bit_ctrl._098_ \i2c_master.byte_ctrl.bit_ctrl._100_ \i2c_master.byte_ctrl.bit_ctrl._101_ \i2c_master.byte_ctrl._097_ }
  transition:     4'0000 15'----0---00-0000 ->     4'0000 8'00000000
  transition:     4'0000 15'----0-0-------1 ->     4'0000 8'00000000
  transition:     4'0000 15'0-000-1-------1 ->     4'0010 8'00000010
  transition:     4'0000 15'0-100-1-------1 ->     4'0100 8'00000100
  transition:     4'0000 15'0--10-1-------1 ->     4'1000 8'00001000
  transition:     4'0000 15'1---0-1-------1 ->     4'0001 8'00000001
  transition:     4'0000 15'----00-------1- ->     4'0000 8'00000000
  transition:     4'0000 15'--0-01-------1- ->     4'1000 8'00001000
  transition:     4'0000 15'--1-01-------1- ->     4'0100 8'00000100
  transition:     4'0000 15'----00------1-- ->     4'0000 8'00000000
  transition:     4'0000 15'----01-0----1-- ->     4'1000 8'00001000
  transition:     4'0000 15'----01-1----1-- ->     4'0100 8'00000100
  transition:     4'0000 15'----00-----1--- ->     4'0000 8'00000000
  transition:     4'0000 15'----01-0---1--- ->     4'0100 8'00000100
  transition:     4'0000 15'----01-1---1--- ->     4'1000 8'00001000
  transition:     4'0000 15'----00---10---- ->     4'0100 8'00000100
  transition:     4'0000 15'----00---11---- ->     4'1000 8'00001000
  transition:     4'0000 15'-0--01---1----- ->     4'0000 8'00000000
  transition:     4'0000 15'-1--01---1----- ->     4'0010 8'00000010
  transition:     4'0000 15'----00--1------ ->     4'0000 8'00000000
  transition:     4'0000 15'----01--1------ ->     4'0000 8'00000000
  transition:     4'0000 15'----1---------- ->     4'0000 8'00000000
  transition:     4'1000 15'----0---00-0000 ->     4'0000 8'00100000
  transition:     4'1000 15'----0-0-------1 ->     4'1000 8'00101000
  transition:     4'1000 15'0-000-1-------1 ->     4'0010 8'00100010
  transition:     4'1000 15'0-100-1-------1 ->     4'0100 8'00100100
  transition:     4'1000 15'0--10-1-------1 ->     4'1000 8'00101000
  transition:     4'1000 15'1---0-1-------1 ->     4'0001 8'00100001
  transition:     4'1000 15'----00-------1- ->     4'1000 8'00101000
  transition:     4'1000 15'--0-01-------1- ->     4'1000 8'00101000
  transition:     4'1000 15'--1-01-------1- ->     4'0100 8'00100100
  transition:     4'1000 15'----00------1-- ->     4'1000 8'00101000
  transition:     4'1000 15'----01-0----1-- ->     4'1000 8'00101000
  transition:     4'1000 15'----01-1----1-- ->     4'0100 8'00100100
  transition:     4'1000 15'----00-----1--- ->     4'1000 8'00101000
  transition:     4'1000 15'----01-0---1--- ->     4'0100 8'00100100
  transition:     4'1000 15'----01-1---1--- ->     4'1000 8'00101000
  transition:     4'1000 15'----00---10---- ->     4'0100 8'00100100
  transition:     4'1000 15'----00---11---- ->     4'1000 8'00101000
  transition:     4'1000 15'-0--01---1----- ->     4'0000 8'00100000
  transition:     4'1000 15'-1--01---1----- ->     4'0010 8'00100010
  transition:     4'1000 15'----00--1------ ->     4'1000 8'00101000
  transition:     4'1000 15'----01--1------ ->     4'0000 8'00100000
  transition:     4'1000 15'----1---------- ->     4'0000 8'00100000
  transition:     4'0100 15'----0---00-0000 ->     4'0000 8'00010000
  transition:     4'0100 15'----0-0-------1 ->     4'0100 8'00010100
  transition:     4'0100 15'0-000-1-------1 ->     4'0010 8'00010010
  transition:     4'0100 15'0-100-1-------1 ->     4'0100 8'00010100
  transition:     4'0100 15'0--10-1-------1 ->     4'1000 8'00011000
  transition:     4'0100 15'1---0-1-------1 ->     4'0001 8'00010001
  transition:     4'0100 15'----00-------1- ->     4'0100 8'00010100
  transition:     4'0100 15'--0-01-------1- ->     4'1000 8'00011000
  transition:     4'0100 15'--1-01-------1- ->     4'0100 8'00010100
  transition:     4'0100 15'----00------1-- ->     4'0100 8'00010100
  transition:     4'0100 15'----01-0----1-- ->     4'1000 8'00011000
  transition:     4'0100 15'----01-1----1-- ->     4'0100 8'00010100
  transition:     4'0100 15'----00-----1--- ->     4'0100 8'00010100
  transition:     4'0100 15'----01-0---1--- ->     4'0100 8'00010100
  transition:     4'0100 15'----01-1---1--- ->     4'1000 8'00011000
  transition:     4'0100 15'----00---10---- ->     4'0100 8'00010100
  transition:     4'0100 15'----00---11---- ->     4'1000 8'00011000
  transition:     4'0100 15'-0--01---1----- ->     4'0000 8'00010000
  transition:     4'0100 15'-1--01---1----- ->     4'0010 8'00010010
  transition:     4'0100 15'----00--1------ ->     4'0100 8'00010100
  transition:     4'0100 15'----01--1------ ->     4'0000 8'00010000
  transition:     4'0100 15'----1---------- ->     4'0000 8'00010000
  transition:     4'0010 15'----0---00-0000 ->     4'0000 8'10000000
  transition:     4'0010 15'----0-0-------1 ->     4'0010 8'10000010
  transition:     4'0010 15'0-000-1-------1 ->     4'0010 8'10000010
  transition:     4'0010 15'0-100-1-------1 ->     4'0100 8'10000100
  transition:     4'0010 15'0--10-1-------1 ->     4'1000 8'10001000
  transition:     4'0010 15'1---0-1-------1 ->     4'0001 8'10000001
  transition:     4'0010 15'----00-------1- ->     4'0010 8'10000010
  transition:     4'0010 15'--0-01-------1- ->     4'1000 8'10001000
  transition:     4'0010 15'--1-01-------1- ->     4'0100 8'10000100
  transition:     4'0010 15'----00------1-- ->     4'0010 8'10000010
  transition:     4'0010 15'----01-0----1-- ->     4'1000 8'10001000
  transition:     4'0010 15'----01-1----1-- ->     4'0100 8'10000100
  transition:     4'0010 15'----00-----1--- ->     4'0010 8'10000010
  transition:     4'0010 15'----01-0---1--- ->     4'0100 8'10000100
  transition:     4'0010 15'----01-1---1--- ->     4'1000 8'10001000
  transition:     4'0010 15'----00---10---- ->     4'0100 8'10000100
  transition:     4'0010 15'----00---11---- ->     4'1000 8'10001000
  transition:     4'0010 15'-0--01---1----- ->     4'0000 8'10000000
  transition:     4'0010 15'-1--01---1----- ->     4'0010 8'10000010
  transition:     4'0010 15'----00--1------ ->     4'0010 8'10000010
  transition:     4'0010 15'----01--1------ ->     4'0000 8'10000000
  transition:     4'0010 15'----1---------- ->     4'0000 8'10000000
  transition:     4'0001 15'----0---00-0000 ->     4'0000 8'01000000
  transition:     4'0001 15'----0-0-------1 ->     4'0001 8'01000001
  transition:     4'0001 15'0-000-1-------1 ->     4'0010 8'01000010
  transition:     4'0001 15'0-100-1-------1 ->     4'0100 8'01000100
  transition:     4'0001 15'0--10-1-------1 ->     4'1000 8'01001000
  transition:     4'0001 15'1---0-1-------1 ->     4'0001 8'01000001
  transition:     4'0001 15'----00-------1- ->     4'0001 8'01000001
  transition:     4'0001 15'--0-01-------1- ->     4'1000 8'01001000
  transition:     4'0001 15'--1-01-------1- ->     4'0100 8'01000100
  transition:     4'0001 15'----00------1-- ->     4'0001 8'01000001
  transition:     4'0001 15'----01-0----1-- ->     4'1000 8'01001000
  transition:     4'0001 15'----01-1----1-- ->     4'0100 8'01000100
  transition:     4'0001 15'----00-----1--- ->     4'0001 8'01000001
  transition:     4'0001 15'----01-0---1--- ->     4'0100 8'01000100
  transition:     4'0001 15'----01-1---1--- ->     4'1000 8'01001000
  transition:     4'0001 15'----00---10---- ->     4'0100 8'01000100
  transition:     4'0001 15'----00---11---- ->     4'1000 8'01001000
  transition:     4'0001 15'-0--01---1----- ->     4'0000 8'01000000
  transition:     4'0001 15'-1--01---1----- ->     4'0010 8'01000010
  transition:     4'0001 15'----00--1------ ->     4'0001 8'01000001
  transition:     4'0001 15'----01--1------ ->     4'0000 8'01000000
  transition:     4'0001 15'----1---------- ->     4'0000 8'01000000
Extracting FSM `\i2c_master.byte_ctrl.bit_ctrl._142_' from module `\i2c_interface_component'.
  found $adff cell for state register: $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2537
  root of input selection tree: \i2c_master.byte_ctrl.bit_ctrl._138_
  found reset state: 5'00000 (from async reset)
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._153_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._151_
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2589
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._119_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._118_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._117_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._115_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._114_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._113_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._111_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._110_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._109_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._107_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._106_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._105_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._104_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._071_
  found state code: 5'10001
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01101
  found state code: 5'01100
  found state code: 5'01011
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00101
  found state code: 5'00100
  found state code: 5'00011
  found state code: 5'00010
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._101_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._100_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._068_
  found ctrl input: \i2c_master.byte_ctrl.bit_ctrl._098_
  found state code: 5'01010
  found state code: 5'01110
  found state code: 5'00110
  found state code: 5'00001
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._120_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._119_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._118_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._117_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._116_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._115_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._114_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._113_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._112_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._111_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._110_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._109_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._108_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._107_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._106_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._105_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._104_
  found ctrl output: \i2c_master.byte_ctrl.bit_ctrl._071_
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$2589 \i2c_master.byte_ctrl.bit_ctrl._068_ \i2c_master.byte_ctrl.bit_ctrl._098_ \i2c_master.byte_ctrl.bit_ctrl._100_ \i2c_master.byte_ctrl.bit_ctrl._101_ \i2c_master.byte_ctrl.bit_ctrl._151_ \i2c_master.byte_ctrl.bit_ctrl._153_ }
  ctrl outputs: { \i2c_master.byte_ctrl.bit_ctrl._071_ \i2c_master.byte_ctrl.bit_ctrl._104_ \i2c_master.byte_ctrl.bit_ctrl._105_ \i2c_master.byte_ctrl.bit_ctrl._106_ \i2c_master.byte_ctrl.bit_ctrl._107_ \i2c_master.byte_ctrl.bit_ctrl._108_ \i2c_master.byte_ctrl.bit_ctrl._109_ \i2c_master.byte_ctrl.bit_ctrl._110_ \i2c_master.byte_ctrl.bit_ctrl._111_ \i2c_master.byte_ctrl.bit_ctrl._112_ \i2c_master.byte_ctrl.bit_ctrl._113_ \i2c_master.byte_ctrl.bit_ctrl._114_ \i2c_master.byte_ctrl.bit_ctrl._115_ \i2c_master.byte_ctrl.bit_ctrl._116_ \i2c_master.byte_ctrl.bit_ctrl._117_ \i2c_master.byte_ctrl.bit_ctrl._118_ \i2c_master.byte_ctrl.bit_ctrl._119_ \i2c_master.byte_ctrl.bit_ctrl._120_ \i2c_master.byte_ctrl.bit_ctrl._138_ }
  transition:    5'00000 7'-----00 ->    5'00000 23'10000000000000000000000
  transition:    5'00000 7'-000010 ->    5'00000 23'10000000000000000000000
  transition:    5'00000 7'--1--10 ->    5'00001 23'10000000000000000000001
  transition:    5'00000 7'-1---10 ->    5'00110 23'10000000000000000000110
  transition:    5'00000 7'---1-10 ->    5'01110 23'10000000000000000001110
  transition:    5'00000 7'----110 ->    5'01010 23'10000000000000000001010
  transition:    5'00000 7'------1 ->    5'00000 23'10000000000000000000000
  transition:    5'10000 7'-----00 ->    5'10000 23'00000000000000001010000
  transition:    5'10000 7'-----10 ->    5'10001 23'00000000000000001010001
  transition:    5'10000 7'------1 ->    5'00000 23'00000000000000001000000
  transition:    5'01000 7'-----00 ->    5'01000 23'00000000100000000001000
  transition:    5'01000 7'-----10 ->    5'01001 23'00000000100000000001001
  transition:    5'01000 7'------1 ->    5'00000 23'00000000100000000000000
  transition:    5'00100 7'-----00 ->    5'00100 23'00001000000000000000100
  transition:    5'00100 7'-----10 ->    5'00101 23'00001000000000000000101
  transition:    5'00100 7'------1 ->    5'00000 23'00001000000000000000000
  transition:    5'01100 7'-----00 ->    5'01100 23'00000000000010000001100
  transition:    5'01100 7'-----10 ->    5'01101 23'00000000000010000001101
  transition:    5'01100 7'------1 ->    5'00000 23'00000000000010000000000
  transition:    5'00010 7'-----00 ->    5'00010 23'00100000000000000000010
  transition:    5'00010 7'-----10 ->    5'00011 23'00100000000000000000011
  transition:    5'00010 7'------1 ->    5'00000 23'00100000000000000000000
  transition:    5'01010 7'-----00 ->    5'01010 23'00000000001000000001010
  transition:    5'01010 7'-----10 ->    5'01011 23'00000000001000000001011
  transition:    5'01010 7'------1 ->    5'00000 23'00000000001000000000000
  transition:    5'00110 7'-----00 ->    5'00110 23'00000010000000000000110
  transition:    5'00110 7'-----10 ->    5'00111 23'00000010000000000000111
  transition:    5'00110 7'------1 ->    5'00000 23'00000010000000000000000
  transition:    5'01110 7'-----00 ->    5'01110 23'00000000000000100001110
  transition:    5'01110 7'-----10 ->    5'01111 23'00000000000000100001111
  transition:    5'01110 7'------1 ->    5'00000 23'00000000000000100000000
  transition:    5'00001 7'-----00 ->    5'00001 23'01000000000000000000001
  transition:    5'00001 7'-----10 ->    5'00010 23'01000000000000000000010
  transition:    5'00001 7'------1 ->    5'00000 23'01000000000000000000000
  transition:    5'10001 7'-----00 ->    5'10001 23'00000000000000000110001
  transition:    5'10001 7'-----10 ->    5'00000 23'00000000000000000100000
  transition:    5'10001 7'------1 ->    5'00000 23'00000000000000000100000
  transition:    5'01001 7'-----00 ->    5'01001 23'00000000010000000001001
  transition:    5'01001 7'-----10 ->    5'00000 23'00000000010000000000000
  transition:    5'01001 7'------1 ->    5'00000 23'00000000010000000000000
  transition:    5'00101 7'-----00 ->    5'00101 23'00000100000000000000101
  transition:    5'00101 7'-----10 ->    5'00000 23'00000100000000000000000
  transition:    5'00101 7'------1 ->    5'00000 23'00000100000000000000000
  transition:    5'01101 7'-----00 ->    5'01101 23'00000000000001000001101
  transition:    5'01101 7'-----10 ->    5'00000 23'00000000000001000000000
  transition:    5'01101 7'------1 ->    5'00000 23'00000000000001000000000
  transition:    5'00011 7'-----00 ->    5'00011 23'00010000000000000000011
  transition:    5'00011 7'-----10 ->    5'00100 23'00010000000000000000100
  transition:    5'00011 7'------1 ->    5'00000 23'00010000000000000000000
  transition:    5'01011 7'-----00 ->    5'01011 23'00000000000100000001011
  transition:    5'01011 7'-----10 ->    5'01100 23'00000000000100000001100
  transition:    5'01011 7'------1 ->    5'00000 23'00000000000100000000000
  transition:    5'00111 7'-----00 ->    5'00111 23'00000001000000000000111
  transition:    5'00111 7'-----10 ->    5'01000 23'00000001000000000001000
  transition:    5'00111 7'------1 ->    5'00000 23'00000001000000000000000
  transition:    5'01111 7'-----00 ->    5'01111 23'00000000000000010001111
  transition:    5'01111 7'-----10 ->    5'10000 23'00000000000000010010000
  transition:    5'01111 7'------1 ->    5'00000 23'00000000000000010000000

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650' from module `\i2c_interface_component'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$2589.
Optimizing FSM `$fsm$\i2c_master.byte_ctrl._107_$2644' from module `\i2c_interface_component'.
  Merging pattern 15'----00--1------ and 15'----01--1------ from group (0 0 8'00000000).
  Merging pattern 15'----01--1------ and 15'----00--1------ from group (0 0 8'00000000).
Optimizing FSM `$fsm$\i2c_master.byte_ctrl._103_$2636' from module `\i2c_interface_component'.

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 66 unused cells and 71 unused wires.
<suppressed ~103 debug messages>

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2c_master.byte_ctrl._103_$2636' from module `\i2c_interface_component'.
  Removing unused output signal \i2c_master.byte_ctrl._102_ [0].
  Removing unused output signal \i2c_master.byte_ctrl._102_ [1].
  Removing unused output signal \i2c_master.byte_ctrl._102_ [2].
Optimizing FSM `$fsm$\i2c_master.byte_ctrl._107_$2644' from module `\i2c_interface_component'.
  Removing unused output signal \i2c_master.byte_ctrl._097_ [0].
  Removing unused output signal \i2c_master.byte_ctrl._097_ [1].
  Removing unused output signal \i2c_master.byte_ctrl._097_ [2].
  Removing unused output signal \i2c_master.byte_ctrl._097_ [3].
Optimizing FSM `$fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650' from module `\i2c_interface_component'.
  Removing unused output signal \i2c_master.byte_ctrl.bit_ctrl._138_ [0].
  Removing unused output signal \i2c_master.byte_ctrl.bit_ctrl._138_ [1].
  Removing unused output signal \i2c_master.byte_ctrl.bit_ctrl._138_ [2].
  Removing unused output signal \i2c_master.byte_ctrl.bit_ctrl._138_ [3].
  Removing unused output signal \i2c_master.byte_ctrl.bit_ctrl._138_ [4].

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\i2c_master.byte_ctrl._103_$2636' from module `\i2c_interface_component' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\i2c_master.byte_ctrl._107_$2644' from module `\i2c_interface_component' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  1000 -> ---1-
  0100 -> --1--
  0010 -> -1---
  0001 -> 1----
Recoding FSM `$fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650' from module `\i2c_interface_component' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----------------1
  10000 -> ----------------1-
  01000 -> ---------------1--
  00100 -> --------------1---
  01100 -> -------------1----
  00010 -> ------------1-----
  01010 -> -----------1------
  00110 -> ----------1-------
  01110 -> ---------1--------
  00001 -> --------1---------
  10001 -> -------1----------
  01001 -> ------1-----------
  00101 -> -----1------------
  01101 -> ----1-------------
  00011 -> ---1--------------
  01011 -> --1---------------
  00111 -> -1----------------
  01111 -> 1-----------------

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\i2c_master.byte_ctrl._103_$2636' from module `i2c_interface_component':
-------------------------------------

  Information on FSM $fsm$\i2c_master.byte_ctrl._103_$2636 (\i2c_master.byte_ctrl._103_):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \i2c_master.byte_ctrl.cnt_done
    1: \i2c_master.byte_ctrl.go
    2: \i2c_master.byte_ctrl.bit_ctrl._155_
    3: \i2c_master.byte_ctrl.bit_ctrl._153_
    4: \i2c_master._68_ [4]
    5: \i2c_master._68_ [5]
    6: \i2c_master._68_ [6]
    7: \i2c_master._68_ [7]

  Output signals:
    0: \i2c_master.byte_ctrl._041_
    1: \i2c_master.byte_ctrl._048_
    2: \i2c_master.byte_ctrl._057_
    3: \i2c_master.byte_ctrl._066_
    4: \i2c_master.byte_ctrl._080_
    5: \i2c_master.byte_ctrl._084_

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'----0-0-   ->     0 6'000001
      1:     0 8'----1---   ->     0 6'000001
      2:     0 8'0-100-1-   ->     2 6'000001
      3:     0 8'1---0-1-   ->     3 6'000001
      4:     0 8'0-000-1-   ->     4 6'000001
      5:     0 8'0--10-1-   ->     5 6'000001
      6:     1 8'-0--01--   ->     0 6'010000
      7:     1 8'----1---   ->     0 6'010000
      8:     1 8'----00--   ->     1 6'010000
      9:     1 8'-1--01--   ->     4 6'010000
     10:     2 8'----1---   ->     0 6'001000
     11:     2 8'----01-1   ->     1 6'001000
     12:     2 8'----01-0   ->     2 6'001000
     13:     2 8'----00--   ->     2 6'001000
     14:     3 8'----1---   ->     0 6'000010
     15:     3 8'--1-01--   ->     2 6'000010
     16:     3 8'----00--   ->     3 6'000010
     17:     3 8'--0-01--   ->     5 6'000010
     18:     4 8'----01--   ->     0 6'100000
     19:     4 8'----1---   ->     0 6'100000
     20:     4 8'----00--   ->     4 6'100000
     21:     5 8'----1---   ->     0 6'000100
     22:     5 8'----01-1   ->     1 6'000100
     23:     5 8'----01-0   ->     5 6'000100
     24:     5 8'----00--   ->     5 6'000100

-------------------------------------

FSM `$fsm$\i2c_master.byte_ctrl._107_$2644' from module `i2c_interface_component':
-------------------------------------

  Information on FSM $fsm$\i2c_master.byte_ctrl._107_$2644 (\i2c_master.byte_ctrl._107_):

  Number of input signals:   15
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \i2c_master.byte_ctrl._041_
    1: \i2c_master.byte_ctrl._048_
    2: \i2c_master.byte_ctrl._057_
    3: \i2c_master.byte_ctrl._066_
    4: \i2c_master.byte_ctrl._072_
    5: \i2c_master.byte_ctrl._080_
    6: \i2c_master.byte_ctrl._084_
    7: \i2c_master.byte_ctrl.cnt_done
    8: \i2c_master.byte_ctrl.go
    9: \i2c_master.byte_ctrl.bit_ctrl._155_
   10: \i2c_master.byte_ctrl.bit_ctrl._153_
   11: \i2c_master._68_ [4]
   12: \i2c_master._68_ [5]
   13: \i2c_master._68_ [6]
   14: \i2c_master._68_ [7]

  Output signals:
    0: \i2c_master.byte_ctrl.bit_ctrl._101_
    1: \i2c_master.byte_ctrl.bit_ctrl._100_
    2: \i2c_master.byte_ctrl.bit_ctrl._098_
    3: \i2c_master.byte_ctrl.bit_ctrl._068_

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 15'----0---00-0000   ->     0 4'0000
      1:     0 15'----0-0-------1   ->     0 4'0000
      2:     0 15'----00-------1-   ->     0 4'0000
      3:     0 15'----00------1--   ->     0 4'0000
      4:     0 15'----00-----1---   ->     0 4'0000
      5:     0 15'-0--01---1-----   ->     0 4'0000
      6:     0 15'----0---1------   ->     0 4'0000
      7:     0 15'----1----------   ->     0 4'0000
      8:     0 15'0--10-1-------1   ->     1 4'0000
      9:     0 15'--0-01-------1-   ->     1 4'0000
     10:     0 15'----01-0----1--   ->     1 4'0000
     11:     0 15'----01-1---1---   ->     1 4'0000
     12:     0 15'----00---11----   ->     1 4'0000
     13:     0 15'0-100-1-------1   ->     2 4'0000
     14:     0 15'--1-01-------1-   ->     2 4'0000
     15:     0 15'----01-1----1--   ->     2 4'0000
     16:     0 15'----01-0---1---   ->     2 4'0000
     17:     0 15'----00---10----   ->     2 4'0000
     18:     0 15'0-000-1-------1   ->     3 4'0000
     19:     0 15'-1--01---1-----   ->     3 4'0000
     20:     0 15'1---0-1-------1   ->     4 4'0000
     21:     1 15'----0---00-0000   ->     0 4'0010
     22:     1 15'-0--01---1-----   ->     0 4'0010
     23:     1 15'----01--1------   ->     0 4'0010
     24:     1 15'----1----------   ->     0 4'0010
     25:     1 15'----0-0-------1   ->     1 4'0010
     26:     1 15'0--10-1-------1   ->     1 4'0010
     27:     1 15'----00-------1-   ->     1 4'0010
     28:     1 15'--0-01-------1-   ->     1 4'0010
     29:     1 15'----01-0----1--   ->     1 4'0010
     30:     1 15'----00------1--   ->     1 4'0010
     31:     1 15'----01-1---1---   ->     1 4'0010
     32:     1 15'----00-----1---   ->     1 4'0010
     33:     1 15'----00---11----   ->     1 4'0010
     34:     1 15'----00--1------   ->     1 4'0010
     35:     1 15'0-100-1-------1   ->     2 4'0010
     36:     1 15'--1-01-------1-   ->     2 4'0010
     37:     1 15'----01-1----1--   ->     2 4'0010
     38:     1 15'----01-0---1---   ->     2 4'0010
     39:     1 15'----00---10----   ->     2 4'0010
     40:     1 15'0-000-1-------1   ->     3 4'0010
     41:     1 15'-1--01---1-----   ->     3 4'0010
     42:     1 15'1---0-1-------1   ->     4 4'0010
     43:     2 15'----0---00-0000   ->     0 4'0001
     44:     2 15'-0--01---1-----   ->     0 4'0001
     45:     2 15'----01--1------   ->     0 4'0001
     46:     2 15'----1----------   ->     0 4'0001
     47:     2 15'0--10-1-------1   ->     1 4'0001
     48:     2 15'--0-01-------1-   ->     1 4'0001
     49:     2 15'----01-0----1--   ->     1 4'0001
     50:     2 15'----01-1---1---   ->     1 4'0001
     51:     2 15'----00---11----   ->     1 4'0001
     52:     2 15'----0-0-------1   ->     2 4'0001
     53:     2 15'0-100-1-------1   ->     2 4'0001
     54:     2 15'----00-------1-   ->     2 4'0001
     55:     2 15'--1-01-------1-   ->     2 4'0001
     56:     2 15'----01-1----1--   ->     2 4'0001
     57:     2 15'----00------1--   ->     2 4'0001
     58:     2 15'----01-0---1---   ->     2 4'0001
     59:     2 15'----00-----1---   ->     2 4'0001
     60:     2 15'----00---10----   ->     2 4'0001
     61:     2 15'----00--1------   ->     2 4'0001
     62:     2 15'0-000-1-------1   ->     3 4'0001
     63:     2 15'-1--01---1-----   ->     3 4'0001
     64:     2 15'1---0-1-------1   ->     4 4'0001
     65:     3 15'----0---00-0000   ->     0 4'1000
     66:     3 15'-0--01---1-----   ->     0 4'1000
     67:     3 15'----01--1------   ->     0 4'1000
     68:     3 15'----1----------   ->     0 4'1000
     69:     3 15'0--10-1-------1   ->     1 4'1000
     70:     3 15'--0-01-------1-   ->     1 4'1000
     71:     3 15'----01-0----1--   ->     1 4'1000
     72:     3 15'----01-1---1---   ->     1 4'1000
     73:     3 15'----00---11----   ->     1 4'1000
     74:     3 15'0-100-1-------1   ->     2 4'1000
     75:     3 15'--1-01-------1-   ->     2 4'1000
     76:     3 15'----01-1----1--   ->     2 4'1000
     77:     3 15'----01-0---1---   ->     2 4'1000
     78:     3 15'----00---10----   ->     2 4'1000
     79:     3 15'----0-0-------1   ->     3 4'1000
     80:     3 15'0-000-1-------1   ->     3 4'1000
     81:     3 15'----00-------1-   ->     3 4'1000
     82:     3 15'----00------1--   ->     3 4'1000
     83:     3 15'----00-----1---   ->     3 4'1000
     84:     3 15'-1--01---1-----   ->     3 4'1000
     85:     3 15'----00--1------   ->     3 4'1000
     86:     3 15'1---0-1-------1   ->     4 4'1000
     87:     4 15'----0---00-0000   ->     0 4'0100
     88:     4 15'-0--01---1-----   ->     0 4'0100
     89:     4 15'----01--1------   ->     0 4'0100
     90:     4 15'----1----------   ->     0 4'0100
     91:     4 15'0--10-1-------1   ->     1 4'0100
     92:     4 15'--0-01-------1-   ->     1 4'0100
     93:     4 15'----01-0----1--   ->     1 4'0100
     94:     4 15'----01-1---1---   ->     1 4'0100
     95:     4 15'----00---11----   ->     1 4'0100
     96:     4 15'0-100-1-------1   ->     2 4'0100
     97:     4 15'--1-01-------1-   ->     2 4'0100
     98:     4 15'----01-1----1--   ->     2 4'0100
     99:     4 15'----01-0---1---   ->     2 4'0100
    100:     4 15'----00---10----   ->     2 4'0100
    101:     4 15'0-000-1-------1   ->     3 4'0100
    102:     4 15'-1--01---1-----   ->     3 4'0100
    103:     4 15'----0-0-------1   ->     4 4'0100
    104:     4 15'1---0-1-------1   ->     4 4'0100
    105:     4 15'----00-------1-   ->     4 4'0100
    106:     4 15'----00------1--   ->     4 4'0100
    107:     4 15'----00-----1---   ->     4 4'0100
    108:     4 15'----00--1------   ->     4 4'0100

-------------------------------------

FSM `$fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650' from module `i2c_interface_component':
-------------------------------------

  Information on FSM $fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650 (\i2c_master.byte_ctrl.bit_ctrl._142_):

  Number of input signals:    6
  Number of output signals:  18
  Number of state bits:      18

  Input signals:
    0: \i2c_master.byte_ctrl.bit_ctrl._153_
    1: \i2c_master.byte_ctrl.bit_ctrl._151_
    2: \i2c_master.byte_ctrl.bit_ctrl._101_
    3: \i2c_master.byte_ctrl.bit_ctrl._100_
    4: \i2c_master.byte_ctrl.bit_ctrl._098_
    5: \i2c_master.byte_ctrl.bit_ctrl._068_

  Output signals:
    0: \i2c_master.byte_ctrl.bit_ctrl._120_
    1: \i2c_master.byte_ctrl.bit_ctrl._119_
    2: \i2c_master.byte_ctrl.bit_ctrl._118_
    3: \i2c_master.byte_ctrl.bit_ctrl._117_
    4: \i2c_master.byte_ctrl.bit_ctrl._116_
    5: \i2c_master.byte_ctrl.bit_ctrl._115_
    6: \i2c_master.byte_ctrl.bit_ctrl._114_
    7: \i2c_master.byte_ctrl.bit_ctrl._113_
    8: \i2c_master.byte_ctrl.bit_ctrl._112_
    9: \i2c_master.byte_ctrl.bit_ctrl._111_
   10: \i2c_master.byte_ctrl.bit_ctrl._110_
   11: \i2c_master.byte_ctrl.bit_ctrl._109_
   12: \i2c_master.byte_ctrl.bit_ctrl._108_
   13: \i2c_master.byte_ctrl.bit_ctrl._107_
   14: \i2c_master.byte_ctrl.bit_ctrl._106_
   15: \i2c_master.byte_ctrl.bit_ctrl._105_
   16: \i2c_master.byte_ctrl.bit_ctrl._104_
   17: \i2c_master.byte_ctrl.bit_ctrl._071_

  State encoding:
    0: 18'-----------------1  <RESET STATE>
    1: 18'----------------1-
    2: 18'---------------1--
    3: 18'--------------1---
    4: 18'-------------1----
    5: 18'------------1-----
    6: 18'-----------1------
    7: 18'----------1-------
    8: 18'---------1--------
    9: 18'--------1---------
   10: 18'-------1----------
   11: 18'------1-----------
   12: 18'-----1------------
   13: 18'----1-------------
   14: 18'---1--------------
   15: 18'--1---------------
   16: 18'-1----------------
   17: 18'1-----------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'----00   ->     0 18'100000000000000000
      1:     0 6'000010   ->     0 18'100000000000000000
      2:     0 6'-----1   ->     0 18'100000000000000000
      3:     0 6'---110   ->     6 18'100000000000000000
      4:     0 6'1---10   ->     7 18'100000000000000000
      5:     0 6'--1-10   ->     8 18'100000000000000000
      6:     0 6'-1--10   ->     9 18'100000000000000000
      7:     1 6'-----1   ->     0 18'000000000000000010
      8:     1 6'----00   ->     1 18'000000000000000010
      9:     1 6'----10   ->    10 18'000000000000000010
     10:     2 6'-----1   ->     0 18'000000001000000000
     11:     2 6'----00   ->     2 18'000000001000000000
     12:     2 6'----10   ->    11 18'000000001000000000
     13:     3 6'-----1   ->     0 18'000010000000000000
     14:     3 6'----00   ->     3 18'000010000000000000
     15:     3 6'----10   ->    12 18'000010000000000000
     16:     4 6'-----1   ->     0 18'000000000000100000
     17:     4 6'----00   ->     4 18'000000000000100000
     18:     4 6'----10   ->    13 18'000000000000100000
     19:     5 6'-----1   ->     0 18'001000000000000000
     20:     5 6'----00   ->     5 18'001000000000000000
     21:     5 6'----10   ->    14 18'001000000000000000
     22:     6 6'-----1   ->     0 18'000000000010000000
     23:     6 6'----00   ->     6 18'000000000010000000
     24:     6 6'----10   ->    15 18'000000000010000000
     25:     7 6'-----1   ->     0 18'000000100000000000
     26:     7 6'----00   ->     7 18'000000100000000000
     27:     7 6'----10   ->    16 18'000000100000000000
     28:     8 6'-----1   ->     0 18'000000000000001000
     29:     8 6'----00   ->     8 18'000000000000001000
     30:     8 6'----10   ->    17 18'000000000000001000
     31:     9 6'-----1   ->     0 18'010000000000000000
     32:     9 6'----10   ->     5 18'010000000000000000
     33:     9 6'----00   ->     9 18'010000000000000000
     34:    10 6'----10   ->     0 18'000000000000000001
     35:    10 6'-----1   ->     0 18'000000000000000001
     36:    10 6'----00   ->    10 18'000000000000000001
     37:    11 6'----10   ->     0 18'000000000100000000
     38:    11 6'-----1   ->     0 18'000000000100000000
     39:    11 6'----00   ->    11 18'000000000100000000
     40:    12 6'----10   ->     0 18'000001000000000000
     41:    12 6'-----1   ->     0 18'000001000000000000
     42:    12 6'----00   ->    12 18'000001000000000000
     43:    13 6'----10   ->     0 18'000000000000010000
     44:    13 6'-----1   ->     0 18'000000000000010000
     45:    13 6'----00   ->    13 18'000000000000010000
     46:    14 6'-----1   ->     0 18'000100000000000000
     47:    14 6'----10   ->     3 18'000100000000000000
     48:    14 6'----00   ->    14 18'000100000000000000
     49:    15 6'-----1   ->     0 18'000000000001000000
     50:    15 6'----10   ->     4 18'000000000001000000
     51:    15 6'----00   ->    15 18'000000000001000000
     52:    16 6'-----1   ->     0 18'000000010000000000
     53:    16 6'----10   ->     2 18'000000010000000000
     54:    16 6'----00   ->    16 18'000000010000000000
     55:    17 6'-----1   ->     0 18'000000000000000100
     56:    17 6'----10   ->     1 18'000000000000000100
     57:    17 6'----00   ->    17 18'000000000000000100

-------------------------------------

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\i2c_master.byte_ctrl._103_$2636' from module `\i2c_interface_component'.
Mapping FSM `$fsm$\i2c_master.byte_ctrl._107_$2644' from module `\i2c_interface_component'.
Mapping FSM `$fsm$\i2c_master.byte_ctrl.bit_ctrl._142_$2650' from module `\i2c_interface_component'.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~28 debug messages>

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2492 ($dff) from module i2c_interface_component (D = \_060_, Q = \_064_).
Adding EN signal on $procdff$2491 ($dff) from module i2c_interface_component (D = \_047_, Q = \_070_).
Adding EN signal on $procdff$2490 ($dff) from module i2c_interface_component (D = \_048_, Q = \_073_).
Adding EN signal on $procdff$2489 ($adff) from module i2c_interface_component (D = \342$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:526$3.$result, Q = \_074_).
Adding EN signal on $procdff$2488 ($dff) from module i2c_interface_component (D = \_050_, Q = \_077_).
Adding EN signal on $procdff$2487 ($dff) from module i2c_interface_component (D = \_051_, Q = \_081_).
Adding EN signal on $procdff$2486 ($dff) from module i2c_interface_component (D = \_052_, Q = \_084_).
Adding EN signal on $procdff$2485 ($dff) from module i2c_interface_component (D = \_053_, Q = \_087_).
Adding EN signal on $procdff$2484 ($dff) from module i2c_interface_component (D = \_054_, Q = \_091_).
Adding EN signal on $procdff$2483 ($dff) from module i2c_interface_component (D = \_055_, Q = \_094_).
Adding EN signal on $procdff$2482 ($adff) from module i2c_interface_component (D = \372$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:925$10.$result, Q = \_095_).
Adding EN signal on $procdff$2481 ($adff) from module i2c_interface_component (D = \374$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:982$11.$result, Q = \_096_).
Adding EN signal on $flatten\memory.$procdff$2553 ($adff) from module i2c_interface_component (D = \memory.520$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5284$787.$result, Q = \memory._0289_).
Adding EN signal on $flatten\memory.$procdff$2552 ($adff) from module i2c_interface_component (D = \memory.522$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5301$788.$result, Q = \memory._0290_).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2047:2040]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2039:2032]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2031:2024]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2023:2016]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2015:2008]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [2007:2000]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1999:1992]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1991:1984]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1983:1976]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1975:1968]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1967:1960]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1959:1952]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1951:1944]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1943:1936]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1935:1928]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1927:1920]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1919:1912]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1911:1904]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1903:1896]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1895:1888]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1887:1880]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1879:1872]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1871:1864]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1863:1856]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1855:1848]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1847:1840]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1839:1832]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1831:1824]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1823:1816]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1815:1808]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1807:1800]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1799:1792]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1791:1784]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1783:1776]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1775:1768]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1767:1760]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1759:1752]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1751:1744]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1743:1736]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1735:1728]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1727:1720]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1719:1712]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1711:1704]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1703:1696]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1695:1688]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1687:1680]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1679:1672]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1671:1664]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1663:1656]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1655:1648]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1647:1640]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1639:1632]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1631:1624]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1623:1616]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1615:1608]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1607:1600]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1599:1592]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1591:1584]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1583:1576]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1575:1568]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1567:1560]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1559:1552]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1551:1544]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1543:1536]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1535:1528]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1527:1520]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1519:1512]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1511:1504]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1503:1496]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1495:1488]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1487:1480]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1479:1472]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1471:1464]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1463:1456]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1455:1448]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1447:1440]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1439:1432]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1431:1424]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1423:1416]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1415:1408]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1407:1400]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1399:1392]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1391:1384]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1383:1376]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1375:1368]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1367:1360]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1359:1352]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1351:1344]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1343:1336]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1335:1328]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1327:1320]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1319:1312]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1311:1304]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1303:1296]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1295:1288]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1287:1280]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1279:1272]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1271:1264]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1263:1256]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1255:1248]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1247:1240]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1239:1232]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1231:1224]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1223:1216]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1215:1208]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1207:1200]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1199:1192]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1191:1184]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1183:1176]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1175:1168]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1167:1160]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1159:1152]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1151:1144]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1143:1136]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1135:1128]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1127:1120]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1119:1112]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1111:1104]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1103:1096]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1095:1088]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1087:1080]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1079:1072]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1071:1064]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1063:1056]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1055:1048]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1047:1040]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1039:1032]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1031:1024]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1023:1016]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1015:1008]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [1007:1000]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [999:992]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [991:984]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [983:976]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [975:968]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [967:960]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [959:952]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [951:944]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [943:936]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [935:928]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [927:920]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [919:912]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [911:904]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [903:896]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [895:888]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [887:880]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [879:872]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [871:864]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [863:856]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [855:848]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [847:840]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [839:832]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [831:824]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [823:816]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [815:808]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [807:800]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [799:792]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [791:784]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [783:776]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [775:768]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [767:760]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [759:752]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [751:744]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [743:736]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [735:728]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [727:720]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [719:712]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [711:704]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [703:696]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [695:688]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [687:680]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [679:672]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [671:664]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [663:656]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [655:648]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [647:640]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [639:632]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [631:624]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [623:616]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [615:608]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [607:600]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [599:592]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [591:584]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [583:576]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [575:568]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [567:560]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [559:552]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [551:544]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [543:536]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [535:528]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [527:520]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [519:512]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [511:504]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [503:496]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [495:488]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [487:480]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [479:472]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [471:464]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [463:456]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [455:448]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [447:440]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [439:432]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [431:424]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [423:416]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [415:408]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [407:400]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [399:392]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [391:384]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [383:376]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [375:368]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [367:360]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [359:352]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [351:344]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [343:336]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [335:328]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [327:320]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [319:312]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [311:304]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [303:296]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [295:288]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [287:280]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [279:272]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [271:264]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [263:256]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [255:248]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [247:240]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [239:232]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [231:224]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [223:216]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [215:208]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [207:200]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [199:192]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [191:184]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [183:176]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [175:168]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [167:160]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [159:152]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [151:144]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [143:136]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [135:128]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [127:120]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [119:112]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [111:104]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [103:96]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [95:88]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [87:80]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [79:72]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [71:64]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [63:56]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [55:48]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [47:40]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [39:32]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [31:24]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [23:16]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [15:8]).
Adding EN signal on $flatten\memory.$procdff$2551 ($adff) from module i2c_interface_component (D = \i2c_master._74_, Q = \memory._0294_ [7:0]).
Adding EN signal on $flatten\memory.$procdff$2550 ($adff) from module i2c_interface_component (D = \memory.514$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5233$784.$result, Q = \memory._0295_).
Adding EN signal on $flatten\memory.$procdff$2549 ($adff) from module i2c_interface_component (D = \memory.516$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5250$785.$result, Q = \memory._0296_).
Adding EN signal on $flatten\memory.$procdff$2548 ($dff) from module i2c_interface_component (D = \memory._0286_, Q = \memory._0299_).
Adding EN signal on $flatten\memory.$procdff$2547 ($adff) from module i2c_interface_component (D = \memory.512$func$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5216$783.$result, Q = \memory._0300_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2544 ($adff) from module i2c_interface_component (D = { \i2c_master.byte_ctrl.bit_ctrl._089_ [1:0] \i2c_master.byte_ctrl.bit_ctrl._087_ [1] }, Q = \i2c_master.byte_ctrl.bit_ctrl._089_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2543 ($adff) from module i2c_interface_component (D = { \i2c_master.byte_ctrl.bit_ctrl._090_ [1:0] \i2c_master.byte_ctrl.bit_ctrl._088_ [1] }, Q = \i2c_master.byte_ctrl.bit_ctrl._090_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2539 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._069_, Q = \i2c_master.byte_ctrl.bit_ctrl._094_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2536 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._139_, Q = \i2c_master.byte_ctrl.bit_ctrl._143_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2535 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._140_, Q = \i2c_master.byte_ctrl.bit_ctrl._144_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2534 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._141_, Q = \i2c_master.byte_ctrl.bit_ctrl._145_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2525 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._021_, Q = \i2c_master.byte_ctrl.bit_ctrl._154_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2523 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._148_, Q = \i2c_master.byte_ctrl.bit_ctrl._157_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2522 ($dff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._122_, Q = \i2c_master.byte_ctrl.bit_ctrl._160_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$procdff$2521 ($dff) from module i2c_interface_component (D = \i2c_master.byte_ctrl.bit_ctrl._123_, Q = \i2c_master.byte_ctrl.bit_ctrl._163_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.$procdff$2519 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl._095_, Q = \i2c_master.byte_ctrl._104_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.$procdff$2518 ($adff) from module i2c_interface_component (D = 1'1, Q = \i2c_master.byte_ctrl._105_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.$procdff$2514 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl._021_, Q = \i2c_master.byte_ctrl._109_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.$procdff$2506 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl._026_, Q = \i2c_master.byte_ctrl._117_).
Adding EN signal on $flatten\i2c_master.\byte_ctrl.$procdff$2505 ($adff) from module i2c_interface_component (D = \i2c_master.byte_ctrl._094_, Q = \i2c_master.byte_ctrl._118_).
Adding EN signal on $flatten\i2c_master.$procdff$2504 ($adff) from module i2c_interface_component (D = \i2c_master._21_, Q = \i2c_master._65_ [15:8]).
Adding EN signal on $flatten\i2c_master.$procdff$2504 ($adff) from module i2c_interface_component (D = \i2c_master._20_, Q = \i2c_master._65_ [7:0]).
Adding EN signal on $flatten\i2c_master.$procdff$2503 ($adff) from module i2c_interface_component (D = \i2c_master._22_, Q = \i2c_master._66_).
Adding EN signal on $flatten\i2c_master.$procdff$2502 ($adff) from module i2c_interface_component (D = \i2c_master._23_, Q = \i2c_master._67_).
Adding EN signal on $flatten\i2c_master.$procdff$2501 ($adff) from module i2c_interface_component (D = \_087_ [3], Q = \i2c_master._68_ [3]).
Adding EN signal on $flatten\i2c_master.$procdff$2501 ($adff) from module i2c_interface_component (D = \i2c_master._38_, Q = \i2c_master._68_ [7:4]).
Adding EN signal on $flatten\i2c_master.$procdff$2501 ($adff) from module i2c_interface_component (D = \i2c_master._36_, Q = \i2c_master._68_ [2:0]).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 282 unused cells and 357 unused wires.
<suppressed ~566 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~31 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2229: \i2c_master._08_
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2236: \i2c_master._07_
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2243: \i2c_master._06_
    New ctrl vector for $pmux cell $flatten\i2c_master.$procmux$2250: \i2c_master._05_
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2452: { \memory._0268_ \memory._0275_ }
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2462: \memory._0282_
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2467: { \memory._0268_ \memory._0282_ }
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2472: { \memory._0268_ \memory._0275_ }
    New ctrl vector for $pmux cell $flatten\memory.$procmux$2477: { \memory._0268_ \memory._0282_ }
    New ctrl vector for $pmux cell $procmux$1904: { \_129_ \_174_ }
    New ctrl vector for $pmux cell $procmux$1954: \_174_
    New ctrl vector for $pmux cell $procmux$1979: \_174_
    New ctrl vector for $pmux cell $procmux$2004: { \_129_ \_149_ \_174_ \_003_ }
    New ctrl vector for $pmux cell $procmux$2029: { \_149_ $auto$opt_reduce.cc:134:opt_pmux$2635 }
    New ctrl vector for $pmux cell $procmux$2054: { \_067_ \_099_ \_105_ \_117_ \_125_ \_138_ \_149_ \_184_ \_041_ }
    New ctrl vector for $pmux cell $procmux$2079: { \_067_ \_099_ \_105_ \_149_ $auto$opt_reduce.cc:134:opt_pmux$2619 $auto$opt_reduce.cc:134:opt_pmux$2617 }
    New ctrl vector for $pmux cell $procmux$2104: \_036_
    New ctrl vector for $pmux cell $procmux$2129: \_036_
    New ctrl vector for $pmux cell $procmux$2154: \_034_
    New ctrl vector for $pmux cell $procmux$2179: \_013_
    New ctrl vector for $pmux cell $procmux$2204: \_013_
  Optimizing cells in module \i2c_interface_component.
Performed a total of 21 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3087 ($dffe) from module i2c_interface_component (D = 1'x, Q = \_073_, rval = 1'1).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3075 ($ne).
Removed top 1 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2690 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:245$27 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:247$29 ($eq).
Removed top 4 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:249$31 ($mux).
Removed top 2 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:250$32 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:252$34 ($eq).
Removed top 1 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:256$38 ($mux).
Removed top 2 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:257$39 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:261$43 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2679 ($eq).
Removed top 3 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:268$50 ($mux).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:269$51 ($eq).
Removed top 30 bits (of 32) from port B of cell i2c_interface_component.$gt$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:270$52 ($gt).
Removed top 4 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:273$55 ($mux).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:279$61 ($eq).
Removed top 28 bits (of 32) from port B of cell i2c_interface_component.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:283$65 ($sub).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:302$84 ($eq).
Removed top 28 bits (of 32) from port B of cell i2c_interface_component.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:312$94 ($add).
Removed top 3 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:315$97 ($mux).
Removed top 2 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:325$107 ($eq).
Removed top 26 bits (of 32) from port A of cell i2c_interface_component.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:327$109 ($sub).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2683 ($eq).
Removed top 4 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:350$132 ($mux).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:351$133 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:353$135 ($eq).
Removed top 4 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1151$175 ($mux).
Removed top 3 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1154$178 ($mux).
Removed top 4 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1155$179 ($eq).
Removed top 4 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1157$181 ($mux).
Removed top 3 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1158$182 ($eq).
Removed top 1 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1160$184 ($mux).
Removed top 1 bits (of 5) from mux cell i2c_interface_component.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1162$186 ($mux).
Removed top 3 bits (of 5) from port B of cell i2c_interface_component.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1163$187 ($eq).
Removed top 24 bits (of 32) from port Y of cell i2c_interface_component.$auto$opt_expr.cc:1833:replace_const_cells$2559 ($add).
Removed top 24 bits (of 32) from port A of cell i2c_interface_component.$auto$opt_expr.cc:1833:replace_const_cells$2559 ($add).
Removed top 24 bits (of 32) from port Y of cell i2c_interface_component.$auto$opt_expr.cc:1833:replace_const_cells$2565 ($add).
Removed top 24 bits (of 32) from port A of cell i2c_interface_component.$auto$opt_expr.cc:1833:replace_const_cells$2565 ($add).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2705 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3077 ($ne).
Removed top 4 bits (of 5) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2727 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$4077 ($ne).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$4011 ($ne).
Removed top 2 bits (of 4) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3992 ($ne).
Removed top 3 bits (of 5) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3999 ($ne).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$4004 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$flatten\i2c_master.\byte_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2259$538 ($sub).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2802 ($eq).
Removed top 2 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2800 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2794 ($eq).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2808 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2783 ($eq).
Removed top 1 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2781 ($eq).
Removed top 2 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2779 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2752 ($eq).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2744 ($eq).
Removed top 1 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2740 ($eq).
Removed top 13 bits (of 14) from port B of cell i2c_interface_component.$flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1490$326 ($sub).
Removed top 15 bits (of 16) from port B of cell i2c_interface_component.$flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1479$315 ($sub).
Removed top 1 bits (of 3) from port B of cell i2c_interface_component.$flatten\i2c_master.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2796$698 ($eq).
Removed top 1 bits (of 3) from port B of cell i2c_interface_component.$flatten\i2c_master.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2795$697 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$flatten\i2c_master.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2794$696 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3173 ($ne).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3136 ($ne).
Removed top 4 bits (of 6) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2908 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2895 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2891 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2887 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2883 ($eq).
Removed top 2 bits (of 3) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2877 ($eq).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3101 ($ne).
Removed top 4 bits (of 6) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2856 ($eq).
Removed top 2 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2845 ($eq).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2839 ($eq).
Removed top 1 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2833 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$auto$opt_dff.cc:195:make_patterns_logic$3094 ($ne).
Removed top 1 bits (of 6) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2825 ($eq).
Removed top 2 bits (of 4) from port B of cell i2c_interface_component.$auto$fsm_map.cc:77:implement_pattern_cache$2814 ($eq).
Removed top 31 bits (of 32) from port B of cell i2c_interface_component.$flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5194$1844 ($add).
Removed top 28 bits (of 32) from port B of cell i2c_interface_component.$flatten\memory.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5193$1843 ($eq).
Removed top 1 bits (of 2) from port B of cell i2c_interface_component.$flatten\memory.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5192$1842 ($eq).
Removed top 31 bits (of 32) from port B of cell i2c_interface_component.$flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5188$1838 ($add).
Removed top 24 bits (of 32) from port B of cell i2c_interface_component.$flatten\memory.$eq$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5186$1836 ($eq).
Removed top 1 bits (of 2) from mux cell i2c_interface_component.$flatten\memory.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5183$1833 ($mux).
Removed top 3 bits (of 5) from wire i2c_interface_component._002_.
Removed top 24 bits (of 32) from wire i2c_interface_component._016_.
Removed top 4 bits (of 5) from wire i2c_interface_component._023_.
Removed top 4 bits (of 5) from wire i2c_interface_component._040_.
Removed top 3 bits (of 5) from wire i2c_interface_component._056_.
Removed top 4 bits (of 5) from wire i2c_interface_component._089_.
Removed top 1 bits (of 5) from wire i2c_interface_component._102_.
Removed top 1 bits (of 5) from wire i2c_interface_component._104_.
Removed top 4 bits (of 5) from wire i2c_interface_component._116_.
Removed top 1 bits (of 5) from wire i2c_interface_component._124_.
Removed top 3 bits (of 5) from wire i2c_interface_component._137_.
Removed top 4 bits (of 5) from wire i2c_interface_component._142_.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c_interface_component:
  creating $macc model for $add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:312$94 ($add).
  creating $macc model for $auto$opt_expr.cc:1833:replace_const_cells$2559 ($add).
  creating $macc model for $auto$opt_expr.cc:1833:replace_const_cells$2565 ($add).
  creating $macc model for $flatten\i2c_master.\byte_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2259$538 ($sub).
  creating $macc model for $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1479$315 ($sub).
  creating $macc model for $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1490$326 ($sub).
  creating $macc model for $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5188$1838 ($add).
  creating $macc model for $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5194$1844 ($add).
  creating $macc model for $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5187$1837 ($sub).
  creating $macc model for $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5309$1853 ($sub).
  creating $macc model for $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:283$65 ($sub).
  creating $macc model for $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:327$109 ($sub).
  creating $alu model for $macc $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:327$109.
  creating $alu model for $macc $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:283$65.
  creating $alu model for $macc $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5309$1853.
  creating $alu model for $macc $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5187$1837.
  creating $alu model for $macc $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5194$1844.
  creating $alu model for $macc $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5188$1838.
  creating $alu model for $macc $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1490$326.
  creating $alu model for $macc $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1479$315.
  creating $alu model for $macc $flatten\i2c_master.\byte_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2259$538.
  creating $alu model for $macc $auto$opt_expr.cc:1833:replace_const_cells$2565.
  creating $alu model for $macc $auto$opt_expr.cc:1833:replace_const_cells$2559.
  creating $alu model for $macc $add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:312$94.
  creating $alu model for $gt$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:270$52 ($gt): new $alu
  creating $alu cell for $gt$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:270$52: $auto$alumacc.cc:485:replace_alu$4097
  creating $alu cell for $add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:312$94: $auto$alumacc.cc:485:replace_alu$4104
  creating $alu cell for $auto$opt_expr.cc:1833:replace_const_cells$2559: $auto$alumacc.cc:485:replace_alu$4107
  creating $alu cell for $auto$opt_expr.cc:1833:replace_const_cells$2565: $auto$alumacc.cc:485:replace_alu$4110
  creating $alu cell for $flatten\i2c_master.\byte_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:2259$538: $auto$alumacc.cc:485:replace_alu$4113
  creating $alu cell for $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1479$315: $auto$alumacc.cc:485:replace_alu$4116
  creating $alu cell for $flatten\i2c_master.\byte_ctrl.\bit_ctrl.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1490$326: $auto$alumacc.cc:485:replace_alu$4119
  creating $alu cell for $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5188$1838: $auto$alumacc.cc:485:replace_alu$4122
  creating $alu cell for $flatten\memory.$add$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5194$1844: $auto$alumacc.cc:485:replace_alu$4125
  creating $alu cell for $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5187$1837: $auto$alumacc.cc:485:replace_alu$4128
  creating $alu cell for $flatten\memory.$sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5309$1853: $auto$alumacc.cc:485:replace_alu$4131
  creating $alu cell for $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:283$65: $auto$alumacc.cc:485:replace_alu$4134
  creating $alu cell for $sub$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:327$109: $auto$alumacc.cc:485:replace_alu$4137
  created 13 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~388 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3073 ($dffe) from module i2c_interface_component (D = \_173_, Q = \_064_, rval = 5'01001).
Adding EN signal on $auto$ff.cc:266:slice$3134 ($dffe) from module i2c_interface_component (D = \_055_ [2:0], Q = \_094_ [2:0]).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 13 unused cells and 60 unused wires.
<suppressed ~15 debug messages>

33.5. Rerunning OPT passes. (Removed registers in this run.)

33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~4 debug messages>

33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4184 ($sdffce) from module i2c_interface_component (D = \_152_ [2:1], Q = \_064_ [2:1], rval = 2'00).
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$3149 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$3160 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$3160 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$3160 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$3160 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$3160 ($adffe) from module i2c_interface_component.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

33.10. Rerunning OPT passes. (Removed registers in this run.)

33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4199 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4199 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4199 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4200 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4200 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4200 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4200 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4200 ($adffe) from module i2c_interface_component.

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

33.15. Rerunning OPT passes. (Removed registers in this run.)

33.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

33.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

33.18. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4201 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4201 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4201 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4202 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4202 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4202 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4202 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4202 ($adffe) from module i2c_interface_component.

33.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

33.20. Rerunning OPT passes. (Removed registers in this run.)

33.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

33.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

33.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4203 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4203 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4203 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4204 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4204 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4204 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4204 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4204 ($adffe) from module i2c_interface_component.

33.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

33.25. Rerunning OPT passes. (Removed registers in this run.)

33.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

33.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

33.28. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4205 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4205 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4206 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4206 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4206 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4206 ($adffe) from module i2c_interface_component.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4206 ($adffe) from module i2c_interface_component.

33.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

33.30. Rerunning OPT passes. (Removed registers in this run.)

33.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

33.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

33.33. Executing OPT_DFF pass (perform DFF optimizations).

33.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

33.35. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4191: { $auto$opt_dff.cc:194:make_patterns_logic$4188 $auto$opt_dff.cc:194:make_patterns_logic$3074 $auto$opt_dff.cc:194:make_patterns_logic$3135 $auto$opt_dff.cc:194:make_patterns_logic$3137 $auto$opt_dff.cc:194:make_patterns_logic$3145 $auto$opt_dff.cc:194:make_patterns_logic$3076 $auto$opt_dff.cc:194:make_patterns_logic$4186 \p_reset $auto$opt_dff.cc:194:make_patterns_logic$3141 }
    Consolidated identical input bits for $mux cell $flatten\memory.$ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:5190$1840:
      Old ports: A=2'10, B=2'00, Y=\memory._0273_
      New ports: A=1'1, B=1'0, Y=\memory._0273_ [1]
      New connections: \memory._0273_ [0] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$2004:
      Old ports: A=40, B={ 32'00000000000000000000000000101000 \_153_ [31:3] 3'x \_185_ [31:3] 3'x }, Y=\_055_
      New ports: A=30'000000000000000000000000001010, B={ 30'000000000000000000000000001010 \_153_ [31:3] 1'x \_185_ [31:3] 1'x }, Y={ \_055_ [31:3] \_055_ [0] }
      New connections: \_055_ [2:1] = { \_055_ [0] \_055_ [0] }
    New ctrl vector for $pmux cell $procmux$2004: { \_174_ \_003_ }
    New ctrl vector for $pmux cell $procmux$2079: { \_099_ \_105_ $auto$opt_reduce.cc:134:opt_pmux$2619 $auto$opt_reduce.cc:134:opt_pmux$4210 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1160$184:
      Old ports: A=4'0100, B=4'1110, Y=\_102_
      New ports: A=1'0, B=1'1, Y=\_102_ [1]
      New connections: { \_102_ [3:2] \_102_ [0] } = { \_102_ [1] 2'10 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:246$28:
      Old ports: A=5'01111, B=5'10010, Y=\_113_
      New ports: A=2'01, B=2'10, Y={ \_113_ [4] \_113_ [0] }
      New connections: \_113_ [3:1] = { \_113_ [0] \_113_ [0] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:251$33:
      Old ports: A=5'00101, B=5'10100, Y=\_118_
      New ports: A=2'01, B=2'10, Y={ \_118_ [4] \_118_ [0] }
      New connections: \_118_ [3:1] = 3'010
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:253$35:
      Old ports: A=5'10100, B=5'00110, Y=\_120_
      New ports: A=2'10, B=2'01, Y={ \_120_ [4] \_120_ [1] }
      New connections: { \_120_ [3:2] \_120_ [0] } = 3'010
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:256$38:
      Old ports: A=4'0110, B=4'1000, Y=\_124_
      New ports: A=2'01, B=2'10, Y={ \_124_ [3] \_124_ [1] }
      New connections: { \_124_ [2] \_124_ [0] } = { \_124_ [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:259$41:
      Old ports: A=5'01000, B=5'10101, Y=\_127_
      New ports: A=2'10, B=2'01, Y={ \_127_ [3] \_127_ [0] }
      New connections: { \_127_ [4] \_127_ [2:1] } = { \_127_ [0] \_127_ [0] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:264$46:
      Old ports: A={ 1'0 \_095_ [6:5] 1'0 \_095_ [3:0] }, B={ 5'00000 \_096_ [2:0] }, Y=\_132_
      New ports: A={ \_095_ [6:5] \_095_ [3:0] }, B={ 3'000 \_096_ [2:0] }, Y={ \_132_ [6:5] \_132_ [3:0] }
      New connections: { \_132_ [7] \_132_ [4] } = 2'00
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:278$60:
      Old ports: A=5'10110, B={ 4'0101 \i2c_master._69_ }, Y=\_148_
      New ports: A=3'010, B={ 2'10 \i2c_master._69_ }, Y={ \_148_ [3:2] \_148_ [0] }
      New connections: { \_148_ [4] \_148_ [1] } = { \_148_ [2] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:282$64:
      Old ports: A=5'01001, B=5'10000, Y=\_152_
      New ports: A=2'01, B=2'10, Y={ \_152_ [4] \_152_ [0] }
      New connections: \_152_ [3:1] = { \_152_ [0] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:300$82:
      Old ports: A=5'01011, B=5'10101, Y=\_172_
      New ports: A=2'01, B=2'10, Y=\_172_ [2:1]
      New connections: { \_172_ [4:3] \_172_ [0] } = { \_172_ [2:1] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:306$88:
      Old ports: A=5'10001, B=5'01111, Y=\_179_
      New ports: A=2'10, B=2'01, Y={ \_179_ [4] \_179_ [1] }
      New connections: { \_179_ [3:2] \_179_ [0] } = { \_179_ [1] \_179_ [1] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:319$101:
      Old ports: A=5'00111, B=5'10011, Y=\_006_
      New ports: A=2'01, B=2'10, Y={ \_006_ [4] \_006_ [2] }
      New connections: { \_006_ [3] \_006_ [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:324$106:
      Old ports: A=5'00111, B=5'10000, Y=\_011_
      New ports: A=2'01, B=2'10, Y={ \_011_ [4] \_011_ [0] }
      New connections: \_011_ [3:1] = { 1'0 \_011_ [0] \_011_ [0] }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:343$125:
      Old ports: A=5'10000, B=5'01001, Y=\_032_
      New ports: A=2'10, B=2'01, Y={ \_032_ [4] \_032_ [0] }
      New connections: \_032_ [3:1] = { \_032_ [0] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:347$129:
      Old ports: A=5'10110, B=5'01100, Y=\_037_
      New ports: A=2'01, B=2'10, Y={ \_037_ [3] \_037_ [1] }
      New connections: { \_037_ [4] \_037_ [2] \_037_ [0] } = { \_037_ [1] 2'10 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:352$134:
      Old ports: A=5'01101, B=5'10101, Y=\_042_
      New ports: A=2'01, B=2'10, Y=\_042_ [4:3]
      New connections: \_042_ [2:0] = 3'101
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4209: { \_184_ \_149_ \_117_ \_112_ \_041_ }
  Optimizing cells in module \i2c_interface_component.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:1168$192:
      Old ports: A={ 1'0 \_102_ }, B=5'10000, Y=\_110_
      New ports: A={ 2'01 \_102_ [1] }, B=3'100, Y={ \_110_ [4] \_110_ [2:1] }
      New connections: { \_110_ [3] \_110_ [0] } = { \_110_ [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:266$48:
      Old ports: A=\_132_, B=8'11100011, Y=\_135_
      New ports: A={ 1'0 \_132_ [6:5] \_132_ [3:0] }, B=7'1110011, Y={ \_135_ [7:5] \_135_ [3:0] }
      New connections: \_135_ [4] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:296$78:
      Old ports: A=\_152_, B=5'10000, Y=\_168_
      New ports: A={ \_152_ [4] \_152_ [0] }, B=2'10, Y={ \_168_ [4] \_168_ [0] }
      New connections: \_168_ [3:1] = { \_168_ [0] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:308$90:
      Old ports: A=5'10001, B=\_179_, Y=\_181_
      New ports: A=2'10, B={ \_179_ [4] \_179_ [1] }, Y={ \_181_ [4] \_181_ [1] }
      New connections: { \_181_ [3:2] \_181_ [0] } = { \_181_ [1] \_181_ [1] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:321$103:
      Old ports: A=5'10011, B=\_006_, Y=\_008_
      New ports: A=2'10, B={ \_006_ [4] \_006_ [2] }, Y={ \_008_ [4] \_008_ [2] }
      New connections: { \_008_ [3] \_008_ [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:345$127:
      Old ports: A=5'10011, B=\_032_, Y=\_035_
      New ports: A=4'1011, B={ \_032_ [4] \_032_ [0] 1'0 \_032_ [0] }, Y={ \_035_ [4:3] \_035_ [1:0] }
      New connections: \_035_ [2] = 1'0
  Optimizing cells in module \i2c_interface_component.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:310$92:
      Old ports: A=5'10000, B=\_181_, Y=\_183_
      New ports: A=3'100, B={ \_181_ [4] \_181_ [1] 1'1 }, Y={ \_183_ [4] \_183_ [1:0] }
      New connections: \_183_ [3:2] = { \_183_ [1] \_183_ [1] }
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:322$104:
      Old ports: A=5'10010, B=\_008_, Y=\_009_
      New ports: A=3'100, B={ \_008_ [4] \_008_ [2] 1'1 }, Y={ \_009_ [4] \_009_ [2] \_009_ [0] }
      New connections: { \_009_ [3] \_009_ [1] } = 2'01
  Optimizing cells in module \i2c_interface_component.
Performed a total of 30 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

35.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $procmux$2004 in front of them:
        $auto$alumacc.cc:485:replace_alu$4104
        $auto$alumacc.cc:485:replace_alu$4134

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 1 unused cells and 14 unused wires.
<suppressed ~2 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~4 debug messages>

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$4214:
      Old ports: A=29'11111111111111111111111111111, B=29'00000000000000000000000000001, Y=$auto$rtlil.cc:2560:Pmux$4215
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2560:Pmux$4215 [1]
      New connections: { $auto$rtlil.cc:2560:Pmux$4215 [28:2] $auto$rtlil.cc:2560:Pmux$4215 [0] } = { $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] $auto$rtlil.cc:2560:Pmux$4215 [1] 1'1 }
    New ctrl vector for $pmux cell $procmux$2004: $auto$opt_reduce.cc:134:opt_pmux$4219
  Optimizing cells in module \i2c_interface_component.
Performed a total of 2 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4192 ($dffe) from module i2c_interface_component (D = $auto$opt_share.cc:222:merge_operators$4213, Q = \_094_ [31:3], rval = 29'00000000000000000000000000101).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4193 ($sdffce) from module i2c_interface_component.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4193 ($sdffce) from module i2c_interface_component.

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~1 debug messages>

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/i2c_interface_component/src/i2c_interface_component.v:354$136:
      Old ports: A=5'10101, B={ \_064_ [4:3] 2'00 \_064_ [0] }, Y=\_044_
      New ports: A=4'1011, B={ \_064_ [4:3] 1'0 \_064_ [0] }, Y={ \_044_ [4:2] \_044_ [0] }
      New connections: \_044_ [1] = 1'0
  Optimizing cells in module \i2c_interface_component.
Performed a total of 1 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

35.26. Rerunning OPT passes. (Maybe there is more to do..)

35.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

35.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

35.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

35.30. Executing OPT_SHARE pass.

35.31. Executing OPT_DFF pass (perform DFF optimizations).

35.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

35.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

35.34. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$88ebedc0964674c5b2e447c66b33a42fc7e7abe0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$49fab7cfa4e2c2bcba1057a58d0d85ce5f7588a1\_90_pmux for cells of type $pmux.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_90_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$06a9a25e193457b564e50ab7b7ad40e176246e9c\_90_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011101 for cells of type $lcu.
No more expansions possible.
<suppressed ~4034 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~1753 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~1296 debug messages>
Removed a total of 432 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$9411 ($_DFFE_PP_) from module i2c_interface_component (D = 1'x, Q = \_094_ [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16125 ($_SDFFCE_PN0P_) from module i2c_interface_component.

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 257 unused cells and 1680 unused wires.
<suppressed ~261 debug messages>

37.5. Rerunning OPT passes. (Removed registers in this run.)

37.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~52 debug messages>

37.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5028 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.B_AND_S [25], Q = \_087_ [1], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5034 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [7], Q = \_087_ [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5027 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [0], Q = \_087_ [0], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5032 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [5], Q = \_087_ [5], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5029 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [2], Q = \_087_ [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5031 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [4], Q = \_087_ [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5035 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2079.Y_B [0], Q = \_084_ [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5037 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2079.B_AND_S [2], Q = \_084_ [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5030 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [3], Q = \_087_ [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$5033 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2054.Y_B [6], Q = \_087_ [6], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5036 ($_DFFE_PP_) from module i2c_interface_component (D = $procmux$2079.Y_B [1], Q = \_084_ [1], rval = 1'0).

37.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 38 unused cells and 39 unused wires.
<suppressed ~39 debug messages>

37.10. Rerunning OPT passes. (Removed registers in this run.)

37.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

37.15. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\i2c_interface_component' to `<abc-temp-dir>/input.blif'..
Replacing 7 occurrences of constant undef bits with constant zero bits
Extracted 4756 gates and 7119 wires to a netlist network with 2360 inputs and 539 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      103
ABC RESULTS:               MUX cells:     2116
ABC RESULTS:               NOT cells:       53
ABC RESULTS:              XNOR cells:       40
ABC RESULTS:               NOR cells:       85
ABC RESULTS:               XOR cells:      129
ABC RESULTS:             ORNOT cells:       67
ABC RESULTS:            ANDNOT cells:      800
ABC RESULTS:                OR cells:     1046
ABC RESULTS:               AND cells:       64
ABC RESULTS:        internal signals:     4220
ABC RESULTS:           input signals:     2360
ABC RESULTS:          output signals:      539
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.
<suppressed ~1031 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 4 unused cells and 4603 unused wires.
<suppressed ~886 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \i2c_interface_component

40.2. Analyzing design hierarchy..
Top module:  \i2c_interface_component
Removed 0 unused modules.

41. Printing statistics.

=== i2c_interface_component ===

   Number of wires:               4783
   Number of wire bits:          14850
   Number of public wires:         513
   Number of public wire bits:   10469
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6868
     $_ANDNOT_                     800
     $_AND_                         64
     $_DFFE_PN0P_                 2187
     $_DFFE_PN1P_                   47
     $_DFFE_PP_                     20
     $_DFF_PN0_                     65
     $_DFF_PN1_                      7
     $_DFF_P_                       13
     $_MUX_                       2116
     $_NAND_                       103
     $_NOR_                         72
     $_NOT_                         49
     $_ORNOT_                       66
     $_OR_                        1045
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PN1P_                  6
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  2
     $_TBUF_                         2
     $_XNOR_                        40
     $_XOR_                        129

42. Executing CHECK pass (checking for obvious problems).
Checking module i2c_interface_component...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/post_techmap.dot'.
Dumping module i2c_interface_component to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_interface_component..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_interface_component.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_interface_component'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_interface_component.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 0 unused cells and 348 unused wires.
<suppressed ~348 debug messages>

47. Printing statistics.

=== i2c_interface_component ===

   Number of wires:               4435
   Number of wire bits:           7043
   Number of public wires:         165
   Number of public wire bits:    2662
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6868
     $_ANDNOT_                     800
     $_AND_                         64
     $_DFFE_PN0P_                 2187
     $_DFFE_PN1P_                   47
     $_DFFE_PP_                     20
     $_DFF_PN0_                     65
     $_DFF_PN1_                      7
     $_DFF_P_                       13
     $_MUX_                       2116
     $_NAND_                       103
     $_NOR_                         72
     $_NOT_                         49
     $_ORNOT_                       66
     $_OR_                        1045
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PN1P_                  6
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  2
     $_TBUF_                         2
     $_XNOR_                        40
     $_XOR_                        129

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~5 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping i2c_interface_component.$techmap$auto$simplemap.cc:300:simplemap_tribuf$4841.$not$/home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$20645 ($not).
Mapping i2c_interface_component.$techmap$auto$simplemap.cc:300:simplemap_tribuf$4840.$not$/home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$20645 ($not).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/viniguima/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\i2c_interface_component':
  mapped 2252 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 54 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 76 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== i2c_interface_component ===

   Number of wires:               6783
   Number of wire bits:           9391
   Number of public wires:         165
   Number of public wire bits:    2662
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9210
     $_ANDNOT_                     800
     $_AND_                         64
     $_MUX_                       4456
     $_NAND_                       103
     $_NOR_                         72
     $_NOT_                         51
     $_ORNOT_                       66
     $_OR_                        1045
     $_XNOR_                        40
     $_XOR_                        129
     sky130_fd_sc_hd__dfrtp_2     2252
     sky130_fd_sc_hd__dfstp_2       54
     sky130_fd_sc_hd__dfxtp_2       76
     sky130_fd_sc_hd__ebufn_2        2

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\i2c_interface_component' to `/tmp/yosys-abc-bZebVD/input.blif'..
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 6826 gates and 9217 wires to a netlist network with 2388 inputs and 2372 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-bZebVD/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-bZebVD/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-bZebVD/input.blif 
ABC: + read_lib -w /openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/i2c_interface_component/runs/test/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (3854.06 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   8004 ( 36.9 %)   Cap = 12.2 ff (  9.3 %)   Area =    63161.83 ( 62.6 %)   Delay =  4252.46 ps  (  0.9 %)               
ABC: Path  0 --       2 : 0    9 pi                        A =   0.00  Df =  64.7  -35.1 ps  S =  96.4 ps  Cin =  0.0 ff  Cout =  19.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4908 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df = 500.5 -267.6 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 269.2 ff  G =  139  
ABC: Path  2 --    4909 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 663.6 -221.3 ps  S = 239.5 ps  Cin =  2.1 ff  Cout =  19.7 ff  Cmax = 130.0 ff  G =  879  
ABC: Path  3 --    4964 : 2    6 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =1067.5 -463.6 ps  S = 484.9 ps  Cin =  4.4 ff  Cout =  44.4 ff  Cmax = 141.9 ff  G =  982  
ABC: Path  4 --    4965 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1801.2 -770.9 ps  S = 905.1 ps  Cin =  2.1 ff  Cout =  78.2 ff  Cmax = 130.0 ff  G = 3634  
ABC: Path  5 --    4966 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2413.4 -942.0 ps  S = 707.3 ps  Cin =  2.1 ff  Cout =  60.8 ff  Cmax = 130.0 ff  G = 2812  
ABC: Path  6 --   10568 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2754.2-1003.2 ps  S = 202.5 ps  Cin =  8.5 ff  Cout =  10.0 ff  Cmax = 121.8 ff  G =  114  
ABC: Path  7 --   10571 : 2    2 sky130_fd_sc_hd__and2_2   A =   7.51  Df =2989.0-1048.3 ps  S =  58.8 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 303.0 ff  G =  469  
ABC: Path  8 --   10587 : 4    1 sky130_fd_sc_hd__nand4b_2 A =  15.01  Df =3066.7 -975.0 ps  S =  71.9 ps  Cin =  3.7 ff  Cout =   2.6 ff  Cmax = 200.5 ff  G =   64  
ABC: Path  9 --   10588 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3183.8 -879.1 ps  S =  67.4 ps  Cin =  2.4 ff  Cout =  10.7 ff  Cmax = 309.5 ff  G =  441  
ABC: Path 10 --   10599 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =3241.4 -796.3 ps  S = 121.7 ps  Cin =  4.6 ff  Cout =   6.6 ff  Cmax = 128.2 ff  G =  138  
ABC: Path 11 --   10604 : 3    3 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =3467.2 -845.9 ps  S =  72.0 ps  Cin =  2.4 ff  Cout =  11.1 ff  Cmax = 294.8 ff  G =  440  
ABC: Path 12 --   10610 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =3903.2-1174.9 ps  S =  73.1 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  151  
ABC: Path 13 --   10611 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df =4252.5 -388.2 ps  S = 208.0 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 264.6 ff  G = 1430  
ABC: Start-point = pi1 (\_061_ [4]).  End-point = po2285 ($auto$rtlil.cc:2669:MuxGate$25153).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2388/ 2372  lat =    0  nd =  8004  edge =  19837  area =63152.55  delay =14.00  lev = 14
ABC: + write_blif /tmp/yosys-abc-bZebVD/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      593
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       77
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      407
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      165
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      156
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2306
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2887
ABC RESULTS:        internal signals:     4457
ABC RESULTS:           input signals:     2388
ABC RESULTS:          output signals:     2372
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_interface_component..
Removed 102 unused cells and 9485 unused wires.
<suppressed ~164 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module i2c_interface_component...
Warning: Wire i2c_interface_component.\m_data_dump is used but has no driver.
Found and reported 1 problems.

61. Printing statistics.

=== i2c_interface_component ===

   Number of wires:              10394
   Number of wire bits:          10400
   Number of public wires:        2435
   Number of public wire bits:    2441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10388
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2      112
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2        5
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        79
     sky130_fd_sc_hd__a21oi_2       54
     sky130_fd_sc_hd__a221o_2       24
     sky130_fd_sc_hd__a22o_2        58
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2      18
     sky130_fd_sc_hd__a311o_2        4
     sky130_fd_sc_hd__a31o_2        42
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2        59
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        69
     sky130_fd_sc_hd__and2b_2       11
     sky130_fd_sc_hd__and3_2        27
     sky130_fd_sc_hd__and3b_2       10
     sky130_fd_sc_hd__and4_2        52
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1       2887
     sky130_fd_sc_hd__dfrtp_2     2252
     sky130_fd_sc_hd__dfstp_2       54
     sky130_fd_sc_hd__dfxtp_2       76
     sky130_fd_sc_hd__ebufn_2        2
     sky130_fd_sc_hd__inv_2         68
     sky130_fd_sc_hd__mux2_2      2306
     sky130_fd_sc_hd__mux4_2        31
     sky130_fd_sc_hd__nand2_2      165
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2        6
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        4
     sky130_fd_sc_hd__nand4b_2       2
     sky130_fd_sc_hd__nor2_2       223
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2        12
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o211a_2       70
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2        54
     sky130_fd_sc_hd__o21ai_2       35
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2      593
     sky130_fd_sc_hd__o22a_2       407
     sky130_fd_sc_hd__o2bb2a_2       7
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2        11
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2        10
     sky130_fd_sc_hd__or2_2        156
     sky130_fd_sc_hd__or2b_2        16
     sky130_fd_sc_hd__or3_2         77
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2        138
     sky130_fd_sc_hd__or4b_2        11
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       33
     sky130_fd_sc_hd__xor2_2        17

   Chip area for module '\i2c_interface_component': 125391.510400

62. Executing Verilog backend.
Dumping module `\i2c_interface_component'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d6fa0876d9, CPU: user 12.66s system 0.11s, MEM: 77.75 MB peak
Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)
Time spent: 53% 2x abc (14 sec), 16% 45x opt_expr (4 sec), ...
