<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2763" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2763{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2763{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2763{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2763{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2763{left:70px;bottom:1084px;}
#t6_2763{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_2763{left:70px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t8_2763{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t9_2763{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_2763{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_2763{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_2763{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#td_2763{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#te_2763{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_2763{left:70px;bottom:929px;letter-spacing:-0.17px;}
#tg_2763{left:70px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_2763{left:70px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_2763{left:70px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_2763{left:70px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_2763{left:70px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_2763{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tm_2763{left:70px;bottom:804px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_2763{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#to_2763{left:70px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_2763{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_2763{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tr_2763{left:70px;bottom:712px;letter-spacing:-0.15px;}
#ts_2763{left:70px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_2763{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tu_2763{left:70px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_2763{left:70px;bottom:629px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tw_2763{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_2763{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#ty_2763{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_2763{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t10_2763{left:70px;bottom:545px;letter-spacing:-0.23px;}
#t11_2763{left:70px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_2763{left:70px;bottom:504px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_2763{left:70px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_2763{left:70px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_2763{left:70px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_2763{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t17_2763{left:70px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_2763{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_2763{left:70px;bottom:371px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_2763{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1b_2763{left:70px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t1c_2763{left:70px;bottom:321px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1d_2763{left:70px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_2763{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1f_2763{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1g_2763{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1h_2763{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1i_2763{left:70px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_2763{left:70px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_2763{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t1l_2763{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1m_2763{left:70px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_2763{left:70px;bottom:128px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#t1o_2763{left:70px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_2763{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2763{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2763{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_2763{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2763" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2763Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2763" style="-webkit-user-select: none;"><object width="935" height="1210" data="2763/2763.svg" type="image/svg+xml" id="pdf2763" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2763" class="t s1_2763">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t2_2763" class="t s2_2763">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2763" class="t s1_2763">Vol. 2D </span><span id="t4_2763" class="t s1_2763">7-11 </span>
<span id="t5_2763" class="t s3_2763">• </span><span id="t6_2763" class="t s4_2763">Begin execution in the authenticated code module at the defined entry point. </span>
<span id="t7_2763" class="t s4_2763">The GETSEC[ENTERACCS] function requires two additional input parameters in the general purpose registers EBX </span>
<span id="t8_2763" class="t s4_2763">and ECX. EBX holds the authenticated code (AC) module physical base address (the AC module must reside below </span>
<span id="t9_2763" class="t s4_2763">4 GBytes in physical address space) and ECX holds the AC module size (in bytes). The physical base address and </span>
<span id="ta_2763" class="t s4_2763">size are used to retrieve the code module from system memory and load it into the internal authenticated code </span>
<span id="tb_2763" class="t s4_2763">execution area. The base physical address is checked to verify it is on a modulo-4096 byte boundary. The size is </span>
<span id="tc_2763" class="t s4_2763">verified to be a multiple of 64, that it does not exceed the internal authenticated code execution area capacity (as </span>
<span id="td_2763" class="t s4_2763">reported by GETSEC[CAPABILITIES]), and that the top address of the AC module does not exceed 32 bits. An error </span>
<span id="te_2763" class="t s4_2763">condition results in an abort of the authenticated code execution launch and the signaling of a general protection </span>
<span id="tf_2763" class="t s4_2763">exception. </span>
<span id="tg_2763" class="t s4_2763">As an integrity check for proper processor hardware operation, execution of GETSEC[ENTERACCS] will also check </span>
<span id="th_2763" class="t s4_2763">the contents of all the machine check status registers (as reported by the MSRs IA32_MCi_STATUS) for any valid </span>
<span id="ti_2763" class="t s4_2763">uncorrectable error condition. In addition, the global machine check status register IA32_MCG_STATUS MCIP bit </span>
<span id="tj_2763" class="t s4_2763">must be cleared and the IERR processor package pin (or its equivalent) must not be asserted, indicating that no </span>
<span id="tk_2763" class="t s4_2763">machine check exception processing is currently in progress. These checks are performed prior to initiating the </span>
<span id="tl_2763" class="t s4_2763">load of the authenticated code module. Any outstanding valid uncorrectable machine check error condition present </span>
<span id="tm_2763" class="t s4_2763">in these status registers at this point will result in the processor signaling a general protection violation. </span>
<span id="tn_2763" class="t s4_2763">The ILP masks the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. This masking </span>
<span id="to_2763" class="t s4_2763">remains active until optionally unmasked by GETSEC[EXITAC] (this defined unmasking behavior assumes </span>
<span id="tp_2763" class="t s4_2763">GETSEC[ENTERACCS] was not executed by a prior GETSEC[SENTER]). The purpose of this masking control is to </span>
<span id="tq_2763" class="t s4_2763">prevent exposure to existing external event handlers that may not be under the control of the authenticated code </span>
<span id="tr_2763" class="t s4_2763">module. </span>
<span id="ts_2763" class="t s4_2763">The ILP sets an internal flag to indicate it has entered authenticated code execution mode. The state of the A20M </span>
<span id="tt_2763" class="t s4_2763">pin is likewise masked and forced internally to a de-asserted state so that any external assertion is not recognized </span>
<span id="tu_2763" class="t s4_2763">during authenticated code execution mode. </span>
<span id="tv_2763" class="t s4_2763">To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, </span>
<span id="tw_2763" class="t s4_2763">memory (excluding implicit write-back transactions) access and I/O originating from other processor agents are </span>
<span id="tx_2763" class="t s4_2763">blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O </span>
<span id="ty_2763" class="t s4_2763">transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by </span>
<span id="tz_2763" class="t s4_2763">executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes </span>
<span id="t10_2763" class="t s4_2763">GETSEC[EXITAC]. </span>
<span id="t11_2763" class="t s4_2763">Prior to launching the authenticated execution module using GETSEC[ENTERACCS] or GETSEC[SENTER], the </span>
<span id="t12_2763" class="t s4_2763">processor’s MTRRs (Memory Type Range Registers) must first be initialized to map out the authenticated RAM </span>
<span id="t13_2763" class="t s4_2763">addresses as WB (writeback). Failure to do so may affect the ability for the processor to maintain isolation of the </span>
<span id="t14_2763" class="t s4_2763">loaded authenticated code module. If the processor detected this requirement is not met, it will signal an Intel® </span>
<span id="t15_2763" class="t s4_2763">TXT reset condition with an error code during the loading of the authenticated code module. </span>
<span id="t16_2763" class="t s4_2763">While physical addresses within the load module must be mapped as WB, the memory type for locations outside of </span>
<span id="t17_2763" class="t s4_2763">the module boundaries must be mapped to one of the supported memory types as returned by GETSEC[PARAME- </span>
<span id="t18_2763" class="t s4_2763">TERS] (or UC as default). </span>
<span id="t19_2763" class="t s4_2763">To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM </span>
<span id="t1a_2763" class="t s4_2763">(ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not </span>
<span id="t1b_2763" class="t s4_2763">a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with </span>
<span id="t1c_2763" class="t s4_2763">indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can </span>
<span id="t1d_2763" class="t s4_2763">it depend on the value of the data used to fill the pad area. </span>
<span id="t1e_2763" class="t s4_2763">At the successful completion of GETSEC[ENTERACCS], the architectural state of the processor is partially initialized </span>
<span id="t1f_2763" class="t s4_2763">from contents held in the header of the authenticated code module. The processor GDTR, CS, and DS selectors are </span>
<span id="t1g_2763" class="t s4_2763">initialized from fields within the authenticated code module. Since the authenticated code module must be relocat- </span>
<span id="t1h_2763" class="t s4_2763">able, all address references must be relative to the authenticated code module base address in EBX. The processor </span>
<span id="t1i_2763" class="t s4_2763">GDTR base value is initialized to the AC module header field GDTBasePtr + module base address held in EBX and </span>
<span id="t1j_2763" class="t s4_2763">the GDTR limit is set to the value in the GDTLimit field. The CS selector is initialized to the AC module header </span>
<span id="t1k_2763" class="t s4_2763">SegSel field, while the DS selector is initialized to CS + 8. The segment descriptor fields are implicitly initialized to </span>
<span id="t1l_2763" class="t s4_2763">BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write access for DS, and execute/read access for CS. The </span>
<span id="t1m_2763" class="t s4_2763">processor begins the authenticated code module execution with the EIP set to the AC module header EntryPoint </span>
<span id="t1n_2763" class="t s4_2763">field + module base address (EBX). The AC module based fields used for initializing the processor state are checked </span>
<span id="t1o_2763" class="t s4_2763">for consistency and any failure results in a shutdown condition. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
