                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               3.296 (303.398 MHz)  

Setup Slack Path Summary

               Data                                                                                 Data
       Setup   Path   Source    Dest.                                                   Data End    End 
Index  Slack   Delay   Clock    Clock                  Data Start Pin                      Pin      Edge
-----  ------  -----  -------  -------  ---------------------------------------------  -----------  ----
  1    -1.296  2.158  i_clock  i_clock  u_memory_modgen_counter_o_column/reg_q(0)/clk  o_column(0)  Rise
  2    -1.296  2.158  i_clock  i_clock  u_memory_modgen_counter_o_column/reg_q(2)/clk  o_column(2)  Rise
  3    -1.296  2.158  i_clock  i_clock  u_memory_modgen_counter_o_column/reg_q(1)/clk  o_column(1)  Rise
  4    -1.296  2.158  i_clock  i_clock  u_memory_modgen_counter_o_column/reg_q(3)/clk  o_column(3)  Rise
  5    -1.286  2.148  i_clock  i_clock  u_memory_modgen_counter_o_column/reg_q(5)/clk  o_column(5)  Rise

-- Device: Altera - Stratix II : EP2S15F484C : 5
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
