Analysis & Synthesis report for top
Wed May 25 20:37:10 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VexRiscv:VexRiscv
 19. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
 20. Source assignments for altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated
 21. Source assignments for altsyncram:sram[0][23]__2|altsyncram_03h1:auto_generated
 22. Source assignments for altsyncram:sram[0][15]__3|altsyncram_03h1:auto_generated
 23. Source assignments for altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated
 24. Source assignments for altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated
 25. Source assignments for altsyncram:main_ram[0][23]__6|altsyncram_c3h1:auto_generated
 26. Source assignments for altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated
 27. Source assignments for altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated
 28. Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated
 29. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
 30. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
 31. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated
 32. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated
 33. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated
 34. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated
 35. Source assignments for altsyncram:rom_rtl_0|altsyncram_q261:auto_generated
 36. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated
 37. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated
 38. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated
 39. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated
 40. Parameter Settings for User Entity Instance: altsyncram:sram[0][31]__1
 41. Parameter Settings for User Entity Instance: altsyncram:sram[0][23]__2
 42. Parameter Settings for User Entity Instance: altsyncram:sram[0][15]__3
 43. Parameter Settings for User Entity Instance: altsyncram:sram[0][7]__4
 44. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][31]__5
 45. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][23]__6
 46. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][15]__7
 47. Parameter Settings for User Entity Instance: altsyncram:main_ram[0][7]__8
 48. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
 49. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
 50. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
 51. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
 52. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0
 53. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1
 54. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
 55. Parameter Settings for Inferred Entity Instance: altsyncram:rom_rtl_0
 56. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
 57. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
 58. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
 59. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
 60. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3
 61. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1
 62. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2
 64. altsyncram Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"
 67. Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"
 68. Port Connectivity Checks: "VexRiscv:VexRiscv"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 25 20:37:09 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,340                                       ;
;     Total combinational functions  ; 3,465                                       ;
;     Dedicated logic registers      ; 2,048                                       ;
; Total registers                    ; 2048                                        ;
; Total pins                         ; 81                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 441,376                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                    ; Library ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v ; yes             ; User SystemVerilog HDL File                           ; /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v              ; work    ;
; top.v                                                                          ; yes             ; User SystemVerilog HDL File                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v                                              ; work    ;
; top_sram.init                                                                  ; yes             ; Auto-Found Unspecified File                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_sram.init                                      ;         ;
; top_main_ram.init                                                              ; yes             ; Auto-Found Unspecified File                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_main_ram.init                                  ;         ;
; top_rom.init                                                                   ; yes             ; Auto-Found Unspecified File                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_rom.init                                       ;         ;
; top_mem.init                                                                   ; yes             ; Auto-Found Unspecified File                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_mem.init                                       ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                                                                 ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_03h1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_03h1.tdf                             ;         ;
; db/altsyncram_c3h1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_c3h1.tdf                             ;         ;
; db/altsyncram_uod1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf                             ;         ;
; db/altsyncram_gsd1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_gsd1.tdf                             ;         ;
; db/altsyncram_02e1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_02e1.tdf                             ;         ;
; db/altsyncram_esg1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_esg1.tdf                             ;         ;
; db/altsyncram_6vd1.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_6vd1.tdf                             ;         ;
; db/altsyncram_q261.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_q261.tdf                             ;         ;
; db/top.ram0_top_1fc36.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/top.ram0_top_1fc36.hdl.mif                      ;         ;
; lpm_mult.tdf                                                                   ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                                                   ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                                                   ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                                                   ; yes             ; Megafunction                                          ; /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_7dt.tdf                                    ;         ;
; db/mult_76t.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_76t.tdf                                    ;         ;
+--------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,340       ;
;                                             ;             ;
; Total combinational functions               ; 3465        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1774        ;
;     -- 3 input functions                    ; 1020        ;
;     -- <=2 input functions                  ; 671         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2951        ;
;     -- arithmetic mode                      ; 514         ;
;                                             ;             ;
; Total registers                             ; 2048        ;
;     -- Dedicated logic registers            ; 2048        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 81          ;
; Total memory bits                           ; 441376      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 2330        ;
; Total fan-out                               ; 22634       ;
; Average fan-out                             ; 3.79        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                            ; 3465 (975)          ; 2048 (606)                ; 441376      ; 8            ; 0       ; 4         ; 81   ; 0            ; |top                                                                                                                       ; top              ; work         ;
;    |VexRiscv:VexRiscv|                          ; 2490 (2288)         ; 1442 (1277)               ; 72960       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|VexRiscv:VexRiscv                                                                                                     ; VexRiscv         ; work         ;
;       |DataCache:dataCache_1|                   ; 154 (154)           ; 90 (90)                   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1                                                                               ; DataCache        ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram       ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram       ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated                   ; altsyncram_gsd1  ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache| ; 48 (48)             ; 75 (75)                   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache                                                             ; InstructionCache ; work         ;
;          |altsyncram:banks_0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                    ; altsyncram       ; work         ;
;             |altsyncram_02e1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated     ; altsyncram_02e1  ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ; altsyncram_gsd1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                                                              ; altsyncram       ; work         ;
;          |altsyncram_esg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated                               ; altsyncram_esg1  ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                                                              ; altsyncram       ; work         ;
;          |altsyncram_esg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated                               ; altsyncram_esg1  ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult0|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult1|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2                                                                                      ; lpm_mult         ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult2|mult_76t:auto_generated                                                              ; mult_76t         ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3                                                                                      ; lpm_mult         ; work         ;
;          |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|VexRiscv:VexRiscv|lpm_mult:Mult3|mult_7dt:auto_generated                                                              ; mult_7dt         ; work         ;
;    |altsyncram:main_ram[0][15]__7|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][15]__7                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_c3h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated                                                          ; altsyncram_c3h1  ; work         ;
;    |altsyncram:main_ram[0][23]__6|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][23]__6                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_c3h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][23]__6|altsyncram_c3h1:auto_generated                                                          ; altsyncram_c3h1  ; work         ;
;    |altsyncram:main_ram[0][31]__5|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][31]__5                                                                                         ; altsyncram       ; work         ;
;       |altsyncram_c3h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated                                                          ; altsyncram_c3h1  ; work         ;
;    |altsyncram:main_ram[0][7]__8|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][7]__8                                                                                          ; altsyncram       ; work         ;
;       |altsyncram_c3h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated                                                           ; altsyncram_c3h1  ; work         ;
;    |altsyncram:rom_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 171552      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_rtl_0                                                                                                  ; altsyncram       ; work         ;
;       |altsyncram_q261:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 171552      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:rom_rtl_0|altsyncram_q261:auto_generated                                                                   ; altsyncram_q261  ; work         ;
;    |altsyncram:sram[0][15]__3|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][15]__3                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_03h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][15]__3|altsyncram_03h1:auto_generated                                                              ; altsyncram_03h1  ; work         ;
;    |altsyncram:sram[0][23]__2|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][23]__2                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_03h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][23]__2|altsyncram_03h1:auto_generated                                                              ; altsyncram_03h1  ; work         ;
;    |altsyncram:sram[0][31]__1|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][31]__1                                                                                             ; altsyncram       ; work         ;
;       |altsyncram_03h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated                                                              ; altsyncram_03h1  ; work         ;
;    |altsyncram:sram[0][7]__4|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][7]__4                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_03h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated                                                               ; altsyncram_03h1  ; work         ;
;    |altsyncram:storage_1_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:storage_1_rtl_0                                                                                            ; altsyncram       ; work         ;
;       |altsyncram_uod1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated                                                             ; altsyncram_uod1  ; work         ;
;    |altsyncram:storage_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:storage_rtl_0                                                                                              ; altsyncram       ; work         ;
;       |altsyncram_uod1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated                                                               ; altsyncram_uod1  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                          ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                          ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                          ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                          ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                          ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                          ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                          ;
; altsyncram:main_ram[0][23]__6|altsyncram_c3h1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                          ;
; altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                          ;
; altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                          ;
; altsyncram:rom_rtl_0|altsyncram_q261:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; 5361         ; 32           ; --           ; --           ; 171552 ; db/top.ram0_top_1fc36.hdl.mif ;
; altsyncram:sram[0][15]__3|altsyncram_03h1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                          ;
; altsyncram:sram[0][23]__2|altsyncram_03h1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                          ;
; altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                          ;
; altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                          ;
; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                          ;
; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160    ; None                          ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                             ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; csr_bankarray_interface6_bank_bus_dat_r[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface4_bank_bus_dat_r[16..31]                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface3_bank_bus_dat_r[16..31]                                                  ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface2_bank_bus_dat_r[4..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; csr_bankarray_interface0_bank_bus_dat_r[3..31]                                                   ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s1_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s2_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|externalInterruptArray_regNext[2..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_BRANCH_CALC[0]                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowWrite                                 ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_allowRead                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isPaging                                   ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_isPaging            ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute        ; Stuck at VCC due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling           ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                                   ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                                   ; Lost fanout                                                                                    ;
; main_ram_0__31__bypass[1]                                                                        ; Merged with sram_0__31__bypass[1]                                                              ;
; main_ram_0__31__bypass[2]                                                                        ; Merged with sram_0__31__bypass[2]                                                              ;
; main_ram_0__31__bypass[3]                                                                        ; Merged with sram_0__31__bypass[3]                                                              ;
; main_ram_0__31__bypass[4]                                                                        ; Merged with sram_0__31__bypass[4]                                                              ;
; main_ram_0__31__bypass[5]                                                                        ; Merged with sram_0__31__bypass[5]                                                              ;
; main_ram_0__31__bypass[6]                                                                        ; Merged with sram_0__31__bypass[6]                                                              ;
; main_ram_0__31__bypass[7]                                                                        ; Merged with sram_0__31__bypass[7]                                                              ;
; main_ram_0__31__bypass[8]                                                                        ; Merged with sram_0__31__bypass[8]                                                              ;
; main_ram_0__23__bypass[1]                                                                        ; Merged with sram_0__23__bypass[1]                                                              ;
; main_ram_0__23__bypass[2]                                                                        ; Merged with sram_0__23__bypass[2]                                                              ;
; main_ram_0__23__bypass[3]                                                                        ; Merged with sram_0__23__bypass[3]                                                              ;
; main_ram_0__23__bypass[4]                                                                        ; Merged with sram_0__23__bypass[4]                                                              ;
; main_ram_0__23__bypass[5]                                                                        ; Merged with sram_0__23__bypass[5]                                                              ;
; main_ram_0__23__bypass[6]                                                                        ; Merged with sram_0__23__bypass[6]                                                              ;
; main_ram_0__23__bypass[7]                                                                        ; Merged with sram_0__23__bypass[7]                                                              ;
; main_ram_0__23__bypass[8]                                                                        ; Merged with sram_0__23__bypass[8]                                                              ;
; main_ram_0__15__bypass[1]                                                                        ; Merged with sram_0__15__bypass[1]                                                              ;
; main_ram_0__15__bypass[2]                                                                        ; Merged with sram_0__15__bypass[2]                                                              ;
; main_ram_0__15__bypass[3]                                                                        ; Merged with sram_0__15__bypass[3]                                                              ;
; main_ram_0__15__bypass[4]                                                                        ; Merged with sram_0__15__bypass[4]                                                              ;
; main_ram_0__15__bypass[5]                                                                        ; Merged with sram_0__15__bypass[5]                                                              ;
; main_ram_0__15__bypass[6]                                                                        ; Merged with sram_0__15__bypass[6]                                                              ;
; main_ram_0__15__bypass[7]                                                                        ; Merged with sram_0__15__bypass[7]                                                              ;
; main_ram_0__15__bypass[8]                                                                        ; Merged with sram_0__15__bypass[8]                                                              ;
; main_ram_0__7__bypass[1]                                                                         ; Merged with sram_0__7__bypass[1]                                                               ;
; main_ram_0__7__bypass[2]                                                                         ; Merged with sram_0__7__bypass[2]                                                               ;
; main_ram_0__7__bypass[3]                                                                         ; Merged with sram_0__7__bypass[3]                                                               ;
; main_ram_0__7__bypass[4]                                                                         ; Merged with sram_0__7__bypass[4]                                                               ;
; main_ram_0__7__bypass[5]                                                                         ; Merged with sram_0__7__bypass[5]                                                               ;
; main_ram_0__7__bypass[6]                                                                         ; Merged with sram_0__7__bypass[6]                                                               ;
; main_ram_0__7__bypass[7]                                                                         ; Merged with sram_0__7__bypass[7]                                                               ;
; main_ram_0__7__bypass[8]                                                                         ; Merged with sram_0__7__bypass[8]                                                               ;
; VexRiscv:VexRiscv|_zz_7                                                                          ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_booted                                  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]  ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                                    ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_targetPrivilege[0,1]                                       ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS1_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS2_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[13]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[1]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[13]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_size[0]                                   ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[12]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_wr                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_MEMORY_WR                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                                        ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_WR                                    ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[2]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[2]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[1]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[1]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[0]                                               ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[0]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[31]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[31]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[30]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[30]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[29]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[29]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[28]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[28]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[27]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[27]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[26]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[26]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[25]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[25]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[24]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[24]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[23]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[22]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[22]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[21]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[20]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[19]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[19]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[18]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[18]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[17]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[17]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[16]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[16]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[15]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[15]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[14]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[14]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[13]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[13]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[12]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[12]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[11]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[11]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[10]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[10]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[9]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[9]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[8]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[8]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[7]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[7]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[6]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[6]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[5]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[5]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[4]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[4]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[3]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[3]                                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_killReg                                           ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                               ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]                        ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isIoAccess                   ;
; VexRiscv:VexRiscv|decode_to_execute_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|decode_to_execute_PC[0]                                          ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                              ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]                ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]  ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                                      ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                        ;
; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_PC[0]                                          ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                              ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]                ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2]                                                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1]                                 ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1]               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1]                                          ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_MEMORY_WR                                                    ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[5]                                 ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_0                                  ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                                  ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                                    ; Stuck at VCC due to stuck port data_in                                                         ;
; Total Number of Removed Registers = 290                                                          ;                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                           ; Stuck at GND              ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0], ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|decode_to_execute_PC[0],                                         ;
;                                                                               ;                           ; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                          ;
; VexRiscv:VexRiscv|CsrPlugin_mip_MTIP                                          ; Stuck at GND              ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[2],                                     ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                      ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]               ; Stuck at VCC              ; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1],                  ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                 ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_refilling               ; Stuck at GND              ; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                        ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]               ; Stuck at GND              ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                    ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                     ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                     ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError ; Stuck at GND              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1] ;
;                                                                               ; due to stuck port data_in ;                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2048  ;
; Number of registers using Synchronous Clear  ; 218   ;
; Number of registers using Synchronous Load   ; 194   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1581  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; int_rst                                 ; 228     ;
; count[16]                               ; 2       ;
; count[17]                               ; 2       ;
; count[18]                               ; 2       ;
; count[19]                               ; 2       ;
; count[6]                                ; 2       ;
; count[9]                                ; 2       ;
; count[14]                               ; 2       ;
; scratch_storage[12]                     ; 1       ;
; scratch_storage[14]                     ; 1       ;
; scratch_storage[6]                      ; 1       ;
; scratch_storage[4]                      ; 1       ;
; scratch_storage[3]                      ; 1       ;
; scratch_storage[18]                     ; 1       ;
; scratch_storage[5]                      ; 1       ;
; scratch_storage[21]                     ; 1       ;
; scratch_storage[20]                     ; 1       ;
; scratch_storage[28]                     ; 1       ;
; scratch_storage[9]                      ; 1       ;
; scratch_storage[10]                     ; 1       ;
; scratch_storage[25]                     ; 1       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                ;
+---------------------------+-------------------------------+
; Register Name             ; RAM Name                      ;
+---------------------------+-------------------------------+
; sram_0__31__bypass[0]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[1]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[2]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[3]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[4]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[5]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[6]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[7]     ; altsyncram:sram[0][31]__1     ;
; sram_0__31__bypass[8]     ; altsyncram:sram[0][31]__1     ;
; sram_0__23__bypass[0]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[1]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[2]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[3]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[4]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[5]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[6]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[7]     ; altsyncram:sram[0][23]__2     ;
; sram_0__23__bypass[8]     ; altsyncram:sram[0][23]__2     ;
; sram_0__15__bypass[0]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[1]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[2]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[3]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[4]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[5]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[6]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[7]     ; altsyncram:sram[0][15]__3     ;
; sram_0__15__bypass[8]     ; altsyncram:sram[0][15]__3     ;
; sram_0__7__bypass[0]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[1]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[2]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[3]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[4]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[5]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[6]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[7]      ; altsyncram:sram[0][7]__4      ;
; sram_0__7__bypass[8]      ; altsyncram:sram[0][7]__4      ;
; main_ram_0__31__bypass[0] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[1] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[2] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[3] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[4] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[5] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[6] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[7] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__31__bypass[8] ; altsyncram:main_ram[0][31]__5 ;
; main_ram_0__23__bypass[0] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[1] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[2] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[3] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[4] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[5] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[6] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[7] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__23__bypass[8] ; altsyncram:main_ram[0][23]__6 ;
; main_ram_0__15__bypass[0] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[1] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[2] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[3] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[4] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[5] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[6] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[7] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__15__bypass[8] ; altsyncram:main_ram[0][15]__7 ;
; main_ram_0__7__bypass[0]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[1]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[2]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[3]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[4]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[5]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[6]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[7]  ; altsyncram:main_ram[0][7]__8  ;
; main_ram_0__7__bypass[8]  ; altsyncram:main_ram[0][7]__8  ;
+---------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                ; Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; storage_dat1[0..7]                                                                       ; storage_rtl_0                                                               ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[0,2..21] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[0,2..21]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0                   ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31]       ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0     ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0                               ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1                               ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0           ; RAM  ;
; rom_dat0[0..31]                                                                          ; rom_rtl_0                                                                   ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0           ; RAM  ;
; storage_1_dat1[0..7]                                                                     ; storage_1_rtl_0                                                             ; RAM  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|tx_count[0]                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|csr_bankarray_interface3_bank_bus_dat_r[14]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|csr_bankarray_interface6_bank_bus_dat_r[5]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|csr_bankarray_interface4_bank_bus_dat_r[14]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|csr_bankarray_interface0_bank_bus_dat_r[0]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|leds_storage[4]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values0[1]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values1[3]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values2[0]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values3[0]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values4[3]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|values5[1]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|value_storage[1]                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sel_storage[0]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx_fifo_produce[2]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx_fifo_consume[2]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_tx_fifo_level0[0]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|reset_storage[0]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[13]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_interrupt_code[1]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[5]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mie_MSIE                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[1]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mepc[5]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_readDataInit[15]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_enable_storage[0]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart_pending_r[1]                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_rs1[10]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_reload_storage[0]                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_load_storage[28]                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|rx_data[1]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx_fifo_produce[2]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx_fifo_consume[1]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|uart_rx_fifo_level0[4]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|timer_value_status[20]                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|scratch_storage[16]                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|bus_errors[27]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[2] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|tx_data[4]                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_dBus_cmd_ready[2]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[5]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_MEMORY_STORE_DATA_RF[27]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_div_counter_value[3]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|timer_value[18]                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|count[7]                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[6]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|memory_DivPlugin_accumulator[31]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[2]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[1]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS2[0]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|VexRiscv:VexRiscv|decode_to_execute_RS1[11]                                          ;
; 9:1                ; 20 bits   ; 120 LEs       ; 100 LEs              ; 20 LEs                 ; Yes        ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[16]                                 ;
; 513:1              ; 4 bits    ; 1368 LEs      ; 8 LEs                ; 1360 LEs               ; Yes        ; |top|csr_bankarray_interface2_bank_bus_dat_r[3]                                           ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |top|csr_bankarray_interface1_bank_bus_dat_r[31]                                          ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |top|csr_bankarray_interface1_bank_bus_dat_r[0]                                           ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |top|csr_bankarray_interface5_bank_bus_dat_r[25]                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|scratch_storage[3]                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|count[16]                                                                            ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|basesoc_wishbone_dat_w[26]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|basesoc_wishbone_sel[3]                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |top|csr_bankarray_sram_bus_adr[13]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|rom.raddr_a[2]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_writeBack_DBusCachedPlugin_rspFormated_3[13]                   ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux110                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux126                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux122                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux90                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Mux70                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_writeDataSignal[10]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|_zz_memory_DivPlugin_div_result_3                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[19]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[2]                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|rx_source_valid                                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|Selector37                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |top|VexRiscv:VexRiscv|_zz_decode_RS2_1[22]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[11]                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|IBusCachedPlugin_iBusRsp_stages_0_input_payload[9]                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[6]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[20]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv                                                           ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                       ;
+-------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][23]__2|altsyncram_03h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][15]__3|altsyncram_03h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram[0][7]__4|altsyncram_03h1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][23]__6|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][15]__7|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:main_ram[0][7]__8|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:rom_rtl_0|altsyncram_q261:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][31]__1     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_03h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][23]__2     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_03h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][15]__3     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_03h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:sram[0][7]__4      ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_03h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][31]__5 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][23]__6 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][15]__7 ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:main_ram[0][7]__8  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 12                   ; Untyped        ;
; NUMWORDS_A                         ; 4096                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 12                   ; Untyped        ;
; NUMWORDS_B                         ; 4096                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_02e1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rom_rtl_0               ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                           ; Untyped        ;
; WIDTH_A                            ; 32                            ; Untyped        ;
; WIDTHAD_A                          ; 13                            ; Untyped        ;
; NUMWORDS_A                         ; 5361                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 1                             ; Untyped        ;
; WIDTHAD_B                          ; 1                             ; Untyped        ;
; NUMWORDS_B                         ; 1                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/top.ram0_top_1fc36.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_q261               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                     ;
; Entity Instance                           ; altsyncram:sram[0][31]__1                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][23]__2                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][15]__3                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:sram[0][7]__4                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][31]__5                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][23]__6                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][15]__7                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:main_ram[0][7]__8                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:storage_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:rom_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 5361                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 4                                ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"                                                                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser           ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_keepMemRspData   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_exclusiveOk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_uncached       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_last           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"                                                      ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuRsp_isPaging     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_allowRead    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowWrite   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_allowExecute ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuRsp_exception    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuRsp_refilling    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser             ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_mem_cmd_payload_address[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv"                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterruptArray[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalResetVector           ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; softwareInterrupt             ; Input  ; Info     ; Stuck at GND                                                                        ;
; timerInterrupt                ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 2048                        ;
;     ENA               ; 1350                        ;
;     ENA SCLR          ; 106                         ;
;     ENA SLD           ; 125                         ;
;     SCLR              ; 46                          ;
;     SCLR SLD          ; 66                          ;
;     SLD               ; 3                           ;
;     plain             ; 352                         ;
; cycloneiii_lcell_comb ; 3471                        ;
;     arith             ; 514                         ;
;         2 data inputs ; 238                         ;
;         3 data inputs ; 276                         ;
;     normal            ; 2957                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 112                         ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 744                         ;
;         4 data inputs ; 1774                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 282                         ;
;                       ;                             ;
; Max LUT depth         ; 11.90                       ;
; Average LUT depth     ; 4.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed May 25 20:35:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(490): overriding existing value for attribute "syn_keep" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(551): overriding existing value for attribute "syn_keep" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(621): overriding existing value for attribute "syn_keep" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1352) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1352
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5403) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5403
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5404) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5404
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5405) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5405
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5406) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5406
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5407) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5407
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6074): overriding existing value for attribute "syn_keep" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6074
Warning (10890): Verilog HDL Attribute warning at VexRiscv.v(6089): overriding existing value for attribute "syn_keep" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6089
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6130) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6130
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6131) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6131
Info (12021): Found 3 design units, including 3 entities, in source file /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
    Info (12023): Found entity 1: VexRiscv File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 46
    Info (12023): Found entity 2: DataCache File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5194
    Info (12023): Found entity 3: InstructionCache File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6025
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 20
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(78): object "scratch_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at top.v(80): object "bus_errors_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at top.v(81): object "bus_errors_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at top.v(110): object "ram_bus_dat_w" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at top.v(112): object "ram_bus_sel" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at top.v(116): object "ram_bus_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at top.v(117): object "ram_bus_cti" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at top.v(118): object "ram_bus_bte" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at top.v(131): object "interface0_ram_bus_cti" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at top.v(132): object "interface0_ram_bus_bte" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at top.v(147): object "interface1_ram_bus_cti" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at top.v(148): object "interface1_ram_bus_bte" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at top.v(157): object "tx_sink_first" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at top.v(158): object "tx_sink_last" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at top.v(166): object "rx_source_ready" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at top.v(182): object "uart_txfull_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at top.v(183): object "uart_txfull_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at top.v(185): object "uart_rxempty_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at top.v(186): object "uart_rxempty_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at top.v(201): object "uart_status_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at top.v(202): object "uart_status_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at top.v(206): object "uart_pending_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 206
Warning (10036): Verilog HDL or VHDL warning at top.v(209): object "uart_tx2" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at top.v(210): object "uart_rx2" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at top.v(212): object "uart_enable_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 212
Warning (10036): Verilog HDL or VHDL warning at top.v(214): object "uart_txempty_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at top.v(215): object "uart_txempty_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at top.v(217): object "uart_rxfull_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at top.v(218): object "uart_rxfull_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at top.v(252): object "uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 252
Warning (10036): Verilog HDL or VHDL warning at top.v(259): object "uart_tx_fifo_level1" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 259
Warning (10036): Verilog HDL or VHDL warning at top.v(273): object "uart_rx_fifo_source_first" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at top.v(274): object "uart_rx_fifo_source_last" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 274
Warning (10036): Verilog HDL or VHDL warning at top.v(289): object "uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 289
Warning (10036): Verilog HDL or VHDL warning at top.v(296): object "uart_rx_fifo_level1" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 296
Warning (10036): Verilog HDL or VHDL warning at top.v(304): object "timer_load_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 304
Warning (10036): Verilog HDL or VHDL warning at top.v(306): object "timer_reload_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 306
Warning (10036): Verilog HDL or VHDL warning at top.v(308): object "timer_en_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at top.v(312): object "timer_value_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at top.v(313): object "timer_value_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at top.v(322): object "timer_status_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at top.v(323): object "timer_status_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 323
Warning (10036): Verilog HDL or VHDL warning at top.v(326): object "timer_pending_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 326
Warning (10036): Verilog HDL or VHDL warning at top.v(329): object "timer_zero2" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 329
Warning (10036): Verilog HDL or VHDL warning at top.v(331): object "timer_enable_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 331
Warning (10036): Verilog HDL or VHDL warning at top.v(338): object "leds_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 338
Warning (10036): Verilog HDL or VHDL warning at top.v(340): object "switches_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at top.v(341): object "switches_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 341
Warning (10036): Verilog HDL or VHDL warning at top.v(343): object "buttons_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 343
Warning (10036): Verilog HDL or VHDL warning at top.v(344): object "buttons_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 344
Warning (10036): Verilog HDL or VHDL warning at top.v(346): object "sel_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 346
Warning (10036): Verilog HDL or VHDL warning at top.v(348): object "value_re" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 348
Warning (10036): Verilog HDL or VHDL warning at top.v(350): object "write_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at top.v(351): object "write_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 351
Warning (10036): Verilog HDL or VHDL warning at top.v(409): object "basesoc_wishbone_cti" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 409
Warning (10036): Verilog HDL or VHDL warning at top.v(410): object "basesoc_wishbone_bte" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 410
Warning (10036): Verilog HDL or VHDL warning at top.v(436): object "csr_bankarray_csrbank0_in_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at top.v(446): object "csr_bankarray_csrbank1_reset0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at top.v(450): object "csr_bankarray_csrbank1_scratch0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at top.v(453): object "csr_bankarray_csrbank1_bus_errors_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 453
Warning (10036): Verilog HDL or VHDL warning at top.v(463): object "csr_bankarray_csrbank2_sel0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 463
Warning (10036): Verilog HDL or VHDL warning at top.v(467): object "csr_bankarray_csrbank2_value0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 467
Warning (10036): Verilog HDL or VHDL warning at top.v(471): object "csr_bankarray_sram_bus_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 471
Warning (10036): Verilog HDL or VHDL warning at top.v(472): object "csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 472
Warning (10036): Verilog HDL or VHDL warning at top.v(484): object "csr_bankarray_csrbank3_out0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 484
Warning (10036): Verilog HDL or VHDL warning at top.v(492): object "csr_bankarray_csrbank4_in_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 492
Warning (10036): Verilog HDL or VHDL warning at top.v(502): object "csr_bankarray_csrbank5_load0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 502
Warning (10036): Verilog HDL or VHDL warning at top.v(506): object "csr_bankarray_csrbank5_reload0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at top.v(510): object "csr_bankarray_csrbank5_en0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 510
Warning (10036): Verilog HDL or VHDL warning at top.v(514): object "csr_bankarray_csrbank5_update_value0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at top.v(517): object "csr_bankarray_csrbank5_value_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 517
Warning (10036): Verilog HDL or VHDL warning at top.v(521): object "csr_bankarray_csrbank5_ev_status_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 521
Warning (10036): Verilog HDL or VHDL warning at top.v(530): object "csr_bankarray_csrbank5_ev_enable0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 530
Warning (10036): Verilog HDL or VHDL warning at top.v(538): object "csr_bankarray_csrbank6_txfull_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 538
Warning (10036): Verilog HDL or VHDL warning at top.v(542): object "csr_bankarray_csrbank6_rxempty_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 542
Warning (10036): Verilog HDL or VHDL warning at top.v(546): object "csr_bankarray_csrbank6_ev_status_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 546
Warning (10036): Verilog HDL or VHDL warning at top.v(555): object "csr_bankarray_csrbank6_ev_enable0_we" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 555
Warning (10036): Verilog HDL or VHDL warning at top.v(558): object "csr_bankarray_csrbank6_txempty_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 558
Warning (10036): Verilog HDL or VHDL warning at top.v(562): object "csr_bankarray_csrbank6_rxfull_r" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 562
Warning (10230): Verilog HDL assignment warning at top.v(642): truncated value with size 8 to match size of target (1) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 642
Warning (10230): Verilog HDL assignment warning at top.v(1180): truncated value with size 30 to match size of target (14) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 1180
Warning (10850): Verilog HDL warning at top.v(2133): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2133
Warning (10855): Verilog HDL warning at top.v(2132): initial value for variable sram should be constant File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2132
Warning (10850): Verilog HDL warning at top.v(2156): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2156
Warning (10855): Verilog HDL warning at top.v(2155): initial value for variable main_ram should be constant File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2155
Warning (10030): Net "rom.data_a" at top.v(2116) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2116
Warning (10030): Net "rom.waddr_a" at top.v(2116) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2116
Warning (10030): Net "mem.data_a" at top.v(2177) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2177
Warning (10030): Net "mem.waddr_a" at top.v(2177) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2177
Warning (10030): Net "rom.we_a" at top.v(2116) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2116
Warning (10030): Net "mem.we_a" at top.v(2177) has no driver or initial value, using a default initial value '0' File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2177
Warning (276020): Inferred RAM node "|altsyncram:sram[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:sram[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:sram[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:sram[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:main_ram[0][31]__5" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:main_ram[0][23]__6" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:main_ram[0][15]__7" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:main_ram[0][7]__8" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:sram[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:sram[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:sram[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:sram[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:main_ram[0][31]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:main_ram[0][23]__6" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:main_ram[0][15]__7" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:main_ram[0][7]__8" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:VexRiscv" File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2259
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(462): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 462
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(579): object "decode_arbitration_isMoving" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 579
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(580): object "decode_arbitration_isFiring" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 580
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(590): object "execute_arbitration_isMoving" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 590
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(591): object "execute_arbitration_isFiring" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 591
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(601): object "memory_arbitration_isMoving" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 601
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(602): object "memory_arbitration_isFiring" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 602
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(612): object "writeBack_arbitration_isMoving" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 612
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(614): object "lastStageInstruction" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 614
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(615): object "lastStagePc" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 615
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(616): object "lastStageIsValid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 616
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(617): object "lastStageIsFiring" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 617
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(619): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 619
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(623): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 623
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(625): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 625
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(626): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(627): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 627
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(631): object "IBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 631
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(632): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 632
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(634): object "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 634
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(644): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 644
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(649): object "dBus_cmd_payload_uncached" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 649
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(654): object "dBus_cmd_payload_last" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 654
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(659): object "DBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 659
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(660): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 660
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(662): object "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 662
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(672): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 672
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(691): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 691
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(692): object "CsrPlugin_inWfi" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 692
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(696): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(697): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(698): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(699): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(701): object "contextSwitching" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 701
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(709): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 709
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(725): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 725
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(743): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 743
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(804): object "iBus_cmd_payload_size" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 804
Warning (10858): Verilog HDL warning at VexRiscv.v(808): object _zz_IBusCachedPlugin_rspCounter used but never assigned File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 808
Warning (10858): Verilog HDL warning at VexRiscv.v(856): object _zz_DBusCachedPlugin_rspCounter used but never assigned File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(965): object "CsrPlugin_misa_base" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 965
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(966): object "CsrPlugin_misa_extensions" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 966
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1014): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1014
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1029): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1029
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1034): object "execute_CsrPlugin_wfiWake" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1034
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1037): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1037
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1038): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1038
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1045): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1045
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1272): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1272
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1273): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1273
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1274): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1274
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1275): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1275
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1276): object "decode_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1276
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1277): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1277
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1278): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1278
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1279): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1279
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1280): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1280
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1281): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1281
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1282): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1282
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1283): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1283
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1284): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1284
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1285): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1285
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1286): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1286
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1287): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1287
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1288): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1288
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1289): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1289
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1290): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1290
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1291): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1291
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1292): object "decode_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1292
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1293): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1293
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1294): object "_zz_decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1294
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1295): object "_zz_decode_to_execute_SRC2_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1295
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1296): object "decode_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1296
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1297): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1297
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1298): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1298
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1299): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1299
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1300): object "decode_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1300
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1301): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1301
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1302): object "_zz_decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1302
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1303): object "_zz_decode_to_execute_SRC1_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1303
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1304): object "memory_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1304
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1305): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1305
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1306): object "execute_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1306
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1307): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1307
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1308): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1308
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1309): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1309
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1310): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1310
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1311): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1311
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1312): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1312
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1313): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1313
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1314): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1314
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1315): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1315
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1316): object "execute_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1316
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1317): object "_zz_execute_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1317
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1318): object "execute_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1318
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1319): object "_zz_execute_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1319
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1320): object "execute_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1320
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1321): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1321
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1322): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1322
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1323): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1323
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1324): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1324
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1325): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1325
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1326): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1326
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1327): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1327
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1328): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1328
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1329): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1329
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1330): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1330
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1331): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1331
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1332): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1332
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1333): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1333
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1334): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1334
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1335): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1335
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1336): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1336
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1337): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1337
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1338): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1338
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1339): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1339
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1340): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1340
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1341): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1341
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1342): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1342
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1343): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1343
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1344): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1344
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1345): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1345
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1346): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1346
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1347): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1347
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1348): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1348
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(1349): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1349
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(1420): truncated value with size 32 to match size of target (27) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1420
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3526): all case item expressions in this case statement are onehot File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3526
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(3540): all case item expressions in this case statement are onehot File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 3540
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4257): all case item expressions in this case statement are onehot File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4257
Info (10264): Verilog HDL Case Statement information at VexRiscv.v(4271): all case item expressions in this case statement are onehot File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4271
Warning (10230): Verilog HDL assignment warning at VexRiscv.v(4574): truncated value with size 32 to match size of target (30) File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 4574
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1667
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6086): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6086
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6088): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6088
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6118): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6118
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6120): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6120
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6121): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6121
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(6125): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 6125
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:VexRiscv|DataCache:dataCache_1" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 1729
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5267): object "haltCpu" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5267
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5276): object "tagsWriteLastCmd_valid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5276
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5277): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5277
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5278): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5278
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5279): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5279
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5280): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5280
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5281): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5281
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5309): object "stage0_isAmo" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5309
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5316): object "stageA_isAmo" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5316
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5317): object "stageA_isLrsc" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5317
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5328): object "stageB_request_totalyConsistent" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5328
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5336): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5336
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5339): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5339
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5341): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5341
Warning (10036): Verilog HDL or VHDL warning at VexRiscv.v(5343): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5343
Warning (10034): Output port "io_cpu_writeBack_exclusiveOk" at VexRiscv.v(5236) has no driver File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 5236
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:sram[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:sram[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:sram[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf
    Info (12023): Found entity 1: altsyncram_03h1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_03h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_03h1" for hierarchy "altsyncram:sram[0][31]__1|altsyncram_03h1:auto_generated" File: /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:main_ram[0][31]__5"
Info (12130): Elaborated megafunction instantiation "altsyncram:main_ram[0][31]__5"
Info (12133): Instantiated megafunction "altsyncram:main_ram[0][31]__5" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf
    Info (12023): Found entity 1: altsyncram_c3h1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_c3h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c3h1" for hierarchy "altsyncram:main_ram[0][31]__5|altsyncram_c3h1:auto_generated" File: /media/nguyenvietthi/DATA/linux_tools/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (276027): Inferred dual-clock RAM node "storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2193
    Info (276004): RAM logic "mem" is uninferred due to inappropriate RAM size File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2177
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v Line: 2214
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/top.ram1_top_1fc36.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5361
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_top_1fc36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult3" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2448
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult1" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2446
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult0" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2445
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult2" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2447
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf
    Info (12023): Found entity 1: altsyncram_uod1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf
    Info (12023): Found entity 1: altsyncram_gsd1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_gsd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_02e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_esg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_6vd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5361"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_top_1fc36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q261.tdf
    Info (12023): Found entity 1: altsyncram_q261 File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_q261.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult3" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2448
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult3" with the following parameter: File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2448
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult1" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2446
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult1" with the following parameter: File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2446
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult0" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2445
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult0" with the following parameter: File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2445
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult2" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2447
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult2" with the following parameter: File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 2447
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf Line: 310
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/db/altsyncram_uod1.tdf Line: 310
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[0]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[10]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[10]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[9]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[9]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[8]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[8]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[7]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[7]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[6]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[6]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[5]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[5]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[4]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[4]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[3]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[3]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[2]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[2]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[1]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[1]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[0]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[31]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[31]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[12]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[11]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[11]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[12]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[13]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[14]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[14]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[13]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[15]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[16]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[16]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[15]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[17]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[18]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[18]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[17]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[19]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[20]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[20]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[19]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[21]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[22]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[22]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[21]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[23]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[24]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[24]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[23]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[25]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[26]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[26]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[25]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[27]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[28]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[28]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[27]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[30]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[30]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[29]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 551
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[29]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 490
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v Line: 621
Info (144001): Generated suppressed messages file /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 4547 logic cells
    Info (21064): Implemented 282 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 279 warnings
    Info: Peak virtual memory: 1494 megabytes
    Info: Processing ended: Wed May 25 20:37:10 2022
    Info: Elapsed time: 00:01:59
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.map.smsg.


