// Seed: 2183978012
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire void id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri1 id_13,
    input tri1 id_14
);
  assign id_8 = 1;
endmodule
module module_1 (
    output tri  id_0#("" - id_1),
    input  tri1 id_1
);
  assign id_0 = 1;
  wire id_3, id_4;
  module_0(
      id_0, id_1, id_1, id_0, id_0, id_1, id_1, id_1, id_0, id_1, id_0, id_1, id_1, id_0, id_1
  );
endmodule
