// Seed: 25995970
module module_0;
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output uwire id_8,
    output tri id_9,
    output wand id_10
);
  always begin : LABEL_0
    id_0 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  always id_3 <= id_4;
  tri0 id_5;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5 = (1'b0);
endmodule
