Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar  6 12:16:44 2020
| Host         : DESKTOP-B3USB5J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            2 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |             106 |           22 |
| Yes          | No                    | Yes                    |              64 |            8 |
| Yes          | Yes                   | No                     |              54 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+
|            Clock Signal           |              Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                    |                                        |                                            |                1 |              2 |
|  my_otter/register/count_reg[3]   |                                        |                                            |                1 |              2 |
|  my_otter/register/count_reg[3]_1 |                                        |                                            |                1 |              2 |
|  my_otter/register/count_reg[3]_0 |                                        | my_otter/register/O21                      |                1 |              2 |
|  s_clk_BUFG                       | my_otter/cu_fsm/out[0]                 |                                            |                3 |              8 |
|  s_clk_BUFG                       | my_otter/otter_memory/r_an_reg[0][0]   |                                            |                2 |              8 |
|  s_clk_BUFG                       | my_otter/otter_memory/E[0]             |                                            |                2 |             10 |
|  s_clk_BUFG                       |                                        |                                            |                7 |             16 |
|  s_clk_BUFG                       | my_otter/otter_memory/r_segs_reg[0][0] |                                            |                4 |             16 |
|  s_clk_BUFG                       | my_otter/otter_memory/E[0]             | my_otter/otter_memory/ioBuffer[15]_i_1_n_0 |                6 |             22 |
|  s_clk_BUFG                       | my_otter/otter_memory/r_leds           | my_otter/otter_memory/r_leds_reg[15]       |                8 |             32 |
|  s_clk_BUFG                       | my_otter/cu_fsm/out[1]                 | BTN_IBUF[0]                                |                8 |             64 |
|  s_clk_BUFG                       | reg_file_reg_r1_0_31_0_5_i_105_n_0     |                                            |               11 |             64 |
|  s_clk_BUFG                       | my_otter/otter_memory/p_0_in           |                                            |               12 |            192 |
+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+


