{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/clk_1:false|/processing_system7_0_FCLK_CLK0:false|/axi_timer_1_interrupt:false|/processing_system7_0_FCLK_RESET0_N:false|/axi_timer_0_interrupt:false|/rst_ps7_0_50M_peripheral_aresetn:false|",
   "Addressing View_ScaleFactor":"1.02083",
   "Addressing View_TopLeft":"-246,0",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1630 -y 430 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1630 -y 460 -defaultsOSRD
preplace port RS -pg 1 -lvl 6 -x 1630 -y 570 -defaultsOSRD
preplace port RST -pg 1 -lvl 6 -x 1630 -y 600 -defaultsOSRD
preplace port spi_rtl -pg 1 -lvl 6 -x 1630 -y 1010 -defaultsOSRD
preplace port iic_rtl -pg 1 -lvl 6 -x 1630 -y 840 -defaultsOSRD
preplace port MOSI -pg 1 -lvl 6 -x 1630 -y 650 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 6 -x 1630 -y 680 -defaultsOSRD
preplace port BTN0 -pg 1 -lvl 6 -x 1630 -y 1340 -defaultsOSRD -right
preplace port BUZZER_PWM -pg 1 -lvl 6 -x 1630 -y 1300 -defaultsOSRD
preplace portBus CS -pg 1 -lvl 6 -x 1630 -y 710 -defaultsOSRD
preplace portBus luz_int -pg 1 -lvl 6 -x 1630 -y 1170 -defaultsOSRD
preplace portBus BTN1 -pg 1 -lvl 6 -x 1630 -y 1250 -defaultsOSRD -right
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1040 -y 970 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 1 -x 80 -y 1000 -defaultsOSRD
preplace inst axi_timer_1 -pg 1 -lvl 1 -x 80 -y 780 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 340 -y 760 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1410 -y 530 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 1410 -y 860 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 1410 -y 690 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 5 -x 1410 -y 1020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 31 33 34} -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 660 -y 750 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 3 -x 660 -y 980 -swap {0 1 2 3 4 9 6 7 8 5} -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 1410 -y 1170 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 340 -y 1010 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 660 -y 1350 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 2 -x 340 -y 1170 -defaultsOSRD
preplace inst Tetris_Song_0 -pg 1 -lvl 4 -x 1040 -y 1330 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 5 -x 1410 -y 1320 -defaultsOSRD
preplace netloc axi_quad_spi_0_io1_o 1 5 1 1550J 650n
preplace netloc axi_quad_spi_0_sck_o 1 5 1 1560J 680n
preplace netloc axi_quad_spi_0_ss_o 1 5 1 NJ 710
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 -370 1110 220 940 440 860 870 680 1230
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 460 870 860
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 5 -350 890 N 890 450 880 880 690 1240
preplace netloc axi_timer_1_interrupt 1 1 1 200 760n
preplace netloc xlconcat_0_dout 1 2 1 N 760
preplace netloc vio_0_probe_out0 1 2 1 440 1010n
preplace netloc BTN0_1 1 2 4 460 1430 N 1430 N 1430 1560
preplace netloc util_vector_logic_0_Res 1 3 1 890 1320n
preplace netloc Tetris_Song_0_buzzer_pwm 1 4 2 1220J 1400 1550
preplace netloc axi_timer_0_interrupt 1 1 1 210 780n
preplace netloc axi_gpio_1_ip2intc_irpt 1 1 5 200 440 NJ 440 NJ 440 NJ 440 1540
preplace netloc axi_gpio_1_gpio_io_o 1 5 1 N 1170
preplace netloc gpio_io_i_0_1 1 5 1 1540 1250n
preplace netloc processing_system7_0_FIXED_IO 1 3 3 860J 450 NJ 450 1560J
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1200 660n
preplace netloc axi_quad_spi_1_SPI_0 1 5 1 NJ 1010
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1190 510n
preplace netloc axi_gpio_0_GPIO 1 5 1 1560J 520n
preplace netloc axi_gpio_0_GPIO2 1 5 1 1550J 540n
preplace netloc ps7_0_axi_periph_M05_AXI 1 0 5 -360 1440 N 1440 N 1440 N 1440 1200
preplace netloc axi_iic_0_IIC 1 5 1 NJ 840
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 850 750n
preplace netloc ps7_0_axi_periph_M06_AXI 1 0 5 -380 1450 N 1450 N 1450 N 1450 1190
preplace netloc ps7_0_axi_periph_M07_AXI 1 1 4 230 1260 N 1260 850 1420 1180
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 1 1220 970n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1250 840n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1250 950n
preplace netloc processing_system7_0_DDR 1 3 3 850J 430 NJ 430 NJ
preplace netloc ps7_0_axi_periph_M08_AXI 1 4 1 1210 1050n
levelinfo -pg 1 -400 80 340 660 1040 1410 1630
pagesize -pg 1 -db -bbox -sgen -400 0 1770 1760
",
   "Color Coded_ScaleFactor":"1.17105",
   "Color Coded_TopLeft":"-400,330",
   "Default View_ScaleFactor":"0.493289",
   "Default View_TopLeft":"-882,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.427326",
   "Grouping and No Loops_TopLeft":"-1151,0",
   "Interfaces View_Layers":"/clk_1:false|/processing_system7_0_FCLK_CLK0:false|/axi_timer_1_interrupt:false|/processing_system7_0_FCLK_RESET0_N:false|/axi_timer_0_interrupt:false|/rst_ps7_0_50M_peripheral_aresetn:false|/axi_gpio_1_ip2intc_irpt:false|",
   "Interfaces View_ScaleFactor":"1.08088",
   "Interfaces View_TopLeft":"-239,0",
   "No Loops_Layers":"/clk_1:true|/processing_system7_0_FCLK_CLK0:true|/axi_timer_1_interrupt:true|/processing_system7_0_FCLK_RESET0_N:true|/axi_timer_0_interrupt:true|/rst_ps7_0_50M_peripheral_aresetn:true|",
   "No Loops_ScaleFactor":"0.540441",
   "No Loops_TopLeft":"-635,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/clk_1:true|/processing_system7_0_FCLK_CLK0:true|/axi_timer_1_interrupt:true|/processing_system7_0_FCLK_RESET0_N:true|/axi_timer_0_interrupt:true|/rst_ps7_0_50M_peripheral_aresetn:true|/axi_gpio_1_ip2intc_irpt:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1360 -y 640 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1360 -y 670 -defaultsOSRD
preplace port RS -pg 1 -lvl 5 -x 1360 -y 1430 -defaultsOSRD
preplace port RST -pg 1 -lvl 5 -x 1360 -y 1460 -defaultsOSRD
preplace port spi_rtl -pg 1 -lvl 5 -x 1360 -y 1270 -defaultsOSRD
preplace port iic_rtl -pg 1 -lvl 5 -x 1360 -y 970 -defaultsOSRD
preplace port luz_int -pg 1 -lvl 5 -x 1360 -y 1130 -defaultsOSRD
preplace port MOSI -pg 1 -lvl 5 -x 1360 -y 260 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 5 -x 1360 -y 290 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port BTN0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port BUZZER_PWM -pg 1 -lvl 5 -x 1360 -y 60 -defaultsOSRD
preplace portBus CS -pg 1 -lvl 5 -x 1360 -y 320 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 800 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 147 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 93 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 129 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 57 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 75 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 173 177 174 167 176 168 175 179 178 169 181 170 180 171 182 172} -defaultsOSRD -pinY S00_AXI 340L -pinY M00_AXI 0R -pinY M01_AXI 700R -pinY M02_AXI 240R -pinY M03_AXI 540R -pinY M04_AXI 400R -pinY M05_AXI 20R -pinY M06_AXI 40R -pinY ACLK 360L -pinY ARESETN 380L -pinY S00_ACLK 520L -pinY S00_ARESETN 600L -pinY M00_ACLK 540L -pinY M00_ARESETN 400L -pinY M01_ACLK 580L -pinY M01_ARESETN 420L -pinY M02_ACLK 560L -pinY M02_ARESETN 640L -pinY M03_ACLK 620L -pinY M03_ARESETN 440L -pinY M04_ACLK 680L -pinY M04_ARESETN 460L -pinY M05_ACLK 660L -pinY M05_ARESETN 480L -pinY M06_ACLK 700L -pinY M06_ARESETN 500L
preplace inst TETRIS_SEQUENCER_1 -pg 1 -lvl 3 -x 800 -y 120 -swap {0 1 3 2} -defaultsOSRD -pinY clk_125mhz 0L -pinY i_start_stop 20L -pinBusY o_period 20R -pinY o_enable 0R
preplace inst BUZZER_0 -pg 1 -lvl 4 -x 1200 -y 60 -defaultsOSRD -pinY clk_125mhz 0L -pinY i_enable 60L -pinBusY i_period 80L -pinY o_buzzer_pwm 0R
preplace inst axi_timer_0 -pg 1 -lvl 4 -x 1200 -y 440 -defaultsOSRD -pinY S_AXI 0L -pinY capturetrig0 20L -pinY capturetrig1 40L -pinY generateout0 0R -pinY generateout1 20R -pinY pwm0 40R -pinY interrupt 100R -pinY freeze 60L -pinY s_axi_aclk 80L -pinY s_axi_aresetn 100L
preplace inst axi_timer_1 -pg 1 -lvl 4 -x 1200 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 20 25 24 26} -defaultsOSRD -pinY S_AXI 40L -pinY capturetrig0 60L -pinY capturetrig1 80L -pinY generateout0 20R -pinY generateout1 40R -pinY pwm0 60R -pinY interrupt 0R -pinY freeze 120L -pinY s_axi_aclk 100L -pinY s_axi_aresetn 140L
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 130 -y 600 -swap {0 2 1 3} -defaultsOSRD -pinBusY In0 0L -pinBusY In1 40L -pinBusY In2 20L -pinBusY dout 40R
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1200 -y 1430 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY GPIO2 30R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst axi_iic_0 -pg 1 -lvl 4 -x 1200 -y 970 -defaultsOSRD -pinY S_AXI 0L -pinY IIC 0R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L -pinY iic2intc_irpt 20R -pinBusY gpo 40R
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -x 1200 -y 240 -defaultsOSRD -pinY SPI_0 0R -pinY SPI_0.io1_o 20R -pinY SPI_0.sck_o 50R -pinY SPI_0.ss_o 80R -pinY AXI_LITE 40L -pinY ext_spi_clk 60L -pinY s_axi_aclk 80L -pinY s_axi_aresetn 100L -pinY ip2intc_irpt 100R
preplace inst axi_quad_spi_1 -pg 1 -lvl 4 -x 1200 -y 1270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 31 33 34} -defaultsOSRD -pinY SPI_0 0R -pinY AXI_LITE 0L -pinY ext_spi_clk 40L -pinY s_axi_aclk 20L -pinY s_axi_aresetn 60L -pinY ip2intc_irpt 20R
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 430 -y 620 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 0 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 67 66 68 69} -defaultsOSRD -pinY DDR 20R -pinY FIXED_IO 50R -pinY USBIND_0 0R -pinY M_AXI_GP0 450R -pinY M_AXI_GP0_ACLK 790L -pinBusY IRQ_F2P 20L -pinY FCLK_CLK0 470R -pinY FCLK_RESET0_N 790R
preplace inst rst_ps7_0_50M -pg 1 -lvl 2 -x 430 -y 1570 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst axi_gpio_1 -pg 1 -lvl 4 -x 1200 -y 1130 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L -pinY ip2intc_irpt 20R
preplace netloc axi_quad_spi_0_io1_o 1 4 1 NJ 260
preplace netloc axi_quad_spi_0_sck_o 1 4 1 NJ 290
preplace netloc axi_quad_spi_0_ss_o 1 4 1 NJ 320
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 220 1470 640 1490 980
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 240 1490 620
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 2 2 660 1530 1040
preplace netloc BUZZER_0_BUZZER_PWM 1 4 1 NJ 60
preplace netloc TETRIS_SEQUENCER_1_o_enable 1 3 1 N 120
preplace netloc TETRIS_SEQUENCER_1_o_period 1 3 1 N 140
preplace netloc clk_1 1 0 4 NJ 60 NJ 60 640 60 NJ
preplace netloc BTN0_1 1 0 3 NJ 140 NJ 140 NJ
preplace netloc axi_timer_1_interrupt 1 0 5 40 700 220J 560 NJ 560 960J 620 1340
preplace netloc xlconcat_0_dout 1 1 1 N 640
preplace netloc axi_timer_0_interrupt 1 0 5 20 540 NJ 540 NJ 540 1020J 600 1340
preplace netloc axi_gpio_1_ip2intc_irpt 1 0 5 20 1510 NJ 1510 NJ 1510 1060J 1070 1340
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 N 1270
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 940 280n
preplace netloc axi_gpio_0_GPIO2 1 4 1 NJ 1460
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 N 1430
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 N 970
preplace netloc axi_quad_spi_1_SPI_0 1 4 1 NJ 1270
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 1070
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ 1430
preplace netloc processing_system7_0_DDR 1 2 3 NJ 640 NJ 640 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ 670 NJ 670 NJ
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 1 N 770
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 1 1000 440n
preplace netloc axi_iic_0_IIC 1 4 1 NJ 970
preplace netloc axi_gpio_1_GPIO 1 4 1 NJ 1130
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 N 1130
levelinfo -pg 1 0 130 430 800 1200 1360
pagesize -pg 1 -db -bbox -sgen -90 0 1500 1710
",
   "Reduced Jogs_ScaleFactor":"0.429825",
   "Reduced Jogs_TopLeft":"-1082,0",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1300 -y 690 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1300 -y 720 -defaultsOSRD
preplace port RS -pg 1 -lvl 5 -x 1300 -y 1390 -defaultsOSRD
preplace port RST -pg 1 -lvl 5 -x 1300 -y 1420 -defaultsOSRD
preplace port spi_rtl -pg 1 -lvl 5 -x 1300 -y 1250 -defaultsOSRD
preplace port iic_rtl -pg 1 -lvl 5 -x 1300 -y 870 -defaultsOSRD
preplace port luz_int -pg 1 -lvl 5 -x 1300 -y 610 -defaultsOSRD
preplace port MOSI -pg 1 -lvl 5 -x 1300 -y 210 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 5 -x 1300 -y 240 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port BTN0 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port BUZZER_PWM -pg 1 -lvl 5 -x 1300 -y 80 -defaultsOSRD
preplace portBus CS -pg 1 -lvl 5 -x 1300 -y 270 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 770 -y 970 -defaultsOSRD
preplace inst TETRIS_SEQUENCER_1 -pg 1 -lvl 3 -x 770 -y 90 -swap {0 1 3 2} -defaultsOSRD
preplace inst BUZZER_0 -pg 1 -lvl 4 -x 1130 -y 80 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 4 -x 1130 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 20 24 26 25} -defaultsOSRD
preplace inst axi_timer_1 -pg 1 -lvl 4 -x 1130 -y 1080 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 25 19 21 22 23 20 24 26 18} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 120 -y 760 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1130 -y 1410 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 4 -x 1130 -y 890 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 25 27 28} -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -x 1130 -y 240 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 4 -x 1130 -y 1260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 33 32 31 34} -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 410 -y 750 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 2 -x 410 -y 1320 -swap {3 2 0 1 4 5 6 7 8 9} -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -x 1130 -y 620 -defaultsOSRD
preplace netloc axi_quad_spi_0_io1_o 1 4 1 1270J 210n
preplace netloc axi_quad_spi_0_sck_o 1 4 1 NJ 240
preplace netloc axi_quad_spi_0_ss_o 1 4 1 1270J 260n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 210 1220 610 1230 920
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 220 860 600
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 2 2 630 1220 980
preplace netloc BUZZER_0_BUZZER_PWM 1 4 1 NJ 80
preplace netloc TETRIS_SEQUENCER_1_o_enable 1 3 1 N 80
preplace netloc TETRIS_SEQUENCER_1_o_period 1 3 1 N 100
preplace netloc clk_1 1 0 4 NJ 20 NJ 20 630 20 910
preplace netloc BTN0_1 1 0 3 NJ 100 NJ 100 NJ
preplace netloc axi_timer_1_interrupt 1 0 5 20 1210 NJ 1210 NJ 1210 990J 970 1280
preplace netloc xlconcat_0_dout 1 1 1 N 760
preplace netloc axi_timer_0_interrupt 1 0 5 20 540 NJ 540 NJ 540 NJ 540 1270
preplace netloc axi_gpio_1_ip2intc_irpt 1 0 5 30 870 NJ 870 620J 730 NJ 730 1270
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 930 970n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 910 210n
preplace netloc axi_gpio_0_GPIO2 1 4 1 NJ 1420
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 940 930n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 970 870n
preplace netloc axi_quad_spi_1_SPI_0 1 4 1 NJ 1250
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 630 760n
preplace netloc axi_gpio_0_GPIO 1 4 1 1270J 1390n
preplace netloc processing_system7_0_DDR 1 2 3 NJ 700 NJ 700 1280J
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ 720 NJ 720 NJ
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 1 N 1030
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 1 950 380n
preplace netloc axi_iic_0_IIC 1 4 1 NJ 870
preplace netloc axi_gpio_1_GPIO 1 4 1 NJ 610
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 960 600n
levelinfo -pg 1 0 120 410 770 1130 1300
pagesize -pg 1 -db -bbox -sgen -90 0 1440 1490
"
}
{
   "da_axi4_cnt":"15",
   "da_board_cnt":"9",
   "da_clkrst_cnt":"3",
   "da_ps7_cnt":"1"
}
