SDMA_OPCODE_POLL_REG_MEM,VAR_0
SDMA_OPCODE_SRBM_WRITE,VAR_1
SDMA_PACKET,FUNC_0
SDMA_POLL_REG_MEM_EXTRA_FUNC,FUNC_1
SDMA_POLL_REG_MEM_EXTRA_OP,FUNC_2
SH_MEM_APE1_BASE,VAR_2
SH_MEM_APE1_LIMIT,VAR_3
SH_MEM_BASES,VAR_4
SH_MEM_CONFIG,VAR_5
SRBM_GFX_CNTL,VAR_6
VMID,FUNC_3
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_7
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_8
VM_INVALIDATE_REQUEST,VAR_9
cik_sdma_hdp_flush_ring_emit,FUNC_4
radeon_ring_write,FUNC_5
cik_dma_vm_flush,FUNC_6
rdev,VAR_10
ring,VAR_11
vm_id,VAR_12
pd_addr,VAR_13
extra_bits,VAR_14
