# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter.srcs/sources_1/bd/counter/ipshared/ea72/clk_div_10Hz.srcs/sources_1/new/clk_div_10Hz.v" \
"../../../../counter.srcs/sources_1/bd/counter/ip/counter_clk_div_10Hz_0_0/sim/counter_clk_div_10Hz_0_0.v" \
"../../../../counter.srcs/sources_1/bd/counter/ipshared/23ab/seg7_EGo.srcs/sources_1/new/seg7_EGo1.v" \
"../../../../counter.srcs/sources_1/bd/counter/ip/counter_seg7_hex_0_0/sim/counter_seg7_hex_0_0.v" \
"../../../../counter.srcs/sources_1/bd/counter/sim/counter.v" \
"../../../../counter.srcs/sources_1/bd/counter/hdl/counter_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
