# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Downloads/Tests/tb_esempio_2.vhd" \

# Do not sort compile order
nosort
