//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_26,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_27,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_28,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_29
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<57>;
	.reg .f32 	%f<55>;
	.reg .b64 	%rd<155>;
	.loc	1 19 0                          // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_0];
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_1];
$L__tmp0:
	.loc	1 21 28                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:21:33
	shl.b32 	%r31, %r1, 7;
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_2];
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_3];
	.loc	1 22 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:22:36
	mov.u32 	%r32, %tid.x;
	and.b32  	%r33, %r32, 127;
	ld.param.u64 	%rd55, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_4];
	.loc	1 22 23                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:22:23
	or.b32  	%r34, %r31, %r33;
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_5];
	.loc	1 25 21                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:25:21
	bfe.s32 	%r35, %r1, 24, 1;
	shr.u32 	%r36, %r35, 24;
	add.s32 	%r37, %r34, %r36;
	shr.s32 	%r38, %r37, 8;
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_6];
	.loc	1 25 28                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:25:28
	shr.u32 	%r39, %r38, 30;
	add.s32 	%r40, %r38, %r39;
	and.b32  	%r41, %r40, -4;
	sub.s32 	%r42, %r38, %r41;
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_7];
	ld.param.u64 	%rd59, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_8];
	.loc	1 26 21                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:26:21
	shr.s32 	%r44, %r34, 31;
	shr.u32 	%r45, %r44, 28;
	add.s32 	%r46, %r34, %r45;
	shr.s32 	%r47, %r46, 4;
	ld.param.u64 	%rd60, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_9];
	.loc	1 26 27                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:26:27
	shr.u32 	%r48, %r47, 28;
	add.s32 	%r49, %r47, %r48;
	and.b32  	%r50, %r49, -16;
	sub.s32 	%r51, %r47, %r50;
	ld.param.u64 	%rd61, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_10];
	.loc	1 27 19                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:27:19
	and.b32  	%r52, %r46, -16;
	ld.param.u64 	%rd62, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_11];
	sub.s32 	%r53, %r34, %r52;
	ld.param.u64 	%rd63, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_12];
	ld.param.u64 	%rd64, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_13];
	.loc	1 29 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:30
	mul.wide.s32 	%rd65, %r34, 4;
	add.s64 	%rd1, %rd52, %rd65;
	ld.param.u64 	%rd66, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_14];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd67, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_15];
	ld.param.u64 	%rd68, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_16];
	.loc	1 30 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:30
	mul.wide.s32 	%rd69, %r42, 4;
	add.s64 	%rd2, %rd53, %rd69;
	ld.param.u64 	%rd70, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_17];
	.loc	1 30 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd71, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_18];
	.loc	1 31 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:31:30
	add.s64 	%rd3, %rd54, %rd69;
	ld.param.u64 	%rd72, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_19];
	.loc	1 31 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	ld.param.u64 	%rd73, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_20];
	mov.b32 	%f1, %r4;
	ld.param.u64 	%rd74, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_21];
	.loc	1 32 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:31
	add.s64 	%rd4, %rd55, %rd69;
	ld.param.u64 	%rd75, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_22];
	.loc	1 32 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd76, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_23];
	.loc	1 33 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:31
	add.s64 	%rd5, %rd56, %rd69;
	ld.param.u64 	%rd77, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_24];
	.loc	1 33 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	ld.param.u64 	%rd78, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_25];
	.loc	1 34 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:31
	add.s64 	%rd6, %rd57, %rd65;
	ld.param.u64 	%rd79, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_26];
	.loc	1 34 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd80, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_27];
	ld.param.u64 	%rd81, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_28];
	.loc	1 35 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:35:31
	mul.wide.s32 	%rd82, %r51, 8;
	add.s64 	%rd8, %rd58, %rd82;
	.loc	1 35 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:35:36
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:36:31
	mul.wide.s32 	%rd83, %r53, 8;
	add.s64 	%rd10, %rd59, %rd83;
	.loc	1 36 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:36:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:37:31
	add.s64 	%rd12, %rd61, %rd83;
	.loc	1 37 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:37:36
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 38 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:38:32
	mul.wide.s32 	%rd84, %r53, 4;
	add.s64 	%rd13, %rd62, %rd84;
	.loc	1 38 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:38:37
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 39 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:39:32
	add.s64 	%rd15, %rd63, %rd82;
	.loc	1 39 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:39:37
	// begin inline asm
	mov.u64 %rd14, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd14 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 40 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:32
	mul.wide.s32 	%rd85, %r51, 4;
	add.s64 	%rd16, %rd64, %rd85;
	.loc	1 40 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:37
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:41:32
	add.s64 	%rd18, %rd66, %rd82;
	.loc	1 41 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:41:37
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 42 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:42:32
	add.s64 	%rd20, %rd67, %rd83;
	.loc	1 42 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:42:37
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 43 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:43:32
	add.s64 	%rd22, %rd70, %rd83;
	.loc	1 43 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:43:37
	// begin inline asm
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 44 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:32
	add.s64 	%rd23, %rd71, %rd84;
	.loc	1 44 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:37
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 45 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:45:32
	add.s64 	%rd25, %rd72, %rd82;
	.loc	1 45 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:45:37
	// begin inline asm
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd24 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 46 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:32
	add.s64 	%rd26, %rd73, %rd85;
	.loc	1 46 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:37
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 47 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:47:32
	add.s64 	%rd28, %rd74, %rd82;
	.loc	1 47 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:47:37
	// begin inline asm
	mov.u64 %rd27, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd27 }, [ %rd28 + 0 ];
	// end inline asm
	.loc	1 48 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:48:32
	add.s64 	%rd30, %rd75, %rd83;
	.loc	1 48 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:48:37
	// begin inline asm
	mov.u64 %rd29, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd30 + 0 ];
	// end inline asm
	.loc	1 49 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:49:32
	add.s64 	%rd32, %rd77, %rd83;
	.loc	1 49 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:49:37
	// begin inline asm
	mov.u64 %rd31, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd31 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 50 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:50:33
	add.s64 	%rd33, %rd78, %rd84;
	.loc	1 50 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:50:38
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd33 + 0 ];
	// end inline asm
	.loc	1 51 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:51:33
	add.s64 	%rd35, %rd79, %rd82;
	.loc	1 51 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:51:38
	// begin inline asm
	mov.u64 %rd34, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd34 }, [ %rd35 + 0 ];
	// end inline asm
	.loc	1 52 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:52:33
	add.s64 	%rd36, %rd80, %rd85;
	.loc	1 52 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:52:38
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd36 + 0 ];
	// end inline asm
	.loc	1 55 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:55:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 56 26                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:56:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 29 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:35
	mov.b32 	%f4, %r2;
	.loc	1 30 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:35
	mov.b32 	%f5, %r3;
	.loc	1 53 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:53:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 46 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:37
	mov.b32 	%f7, %r11;
	mov.b32 	%f8, %r13;
	.loc	1 44 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:37
	mov.b32 	%f9, %r10;
	mov.b32 	%f10, %r12;
	.loc	1 40 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:37
	mov.b32 	%f11, %r9;
	.loc	1 34 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:36
	mov.b32 	%f12, %r7;
	.loc	1 33 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:36
	mov.b32 	%f13, %r6;
	.loc	1 32 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:36
	mov.b32 	%f14, %r5;
	.loc	1 58 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:58:18
	mov.b32 	%r16, %f3;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
	.loc	1 61 19                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:61:19
	mul.f32 	%f16, %f6, %f15;
	.loc	1 63 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:63:20
	fma.rn.f32 	%f17, %f16, %f14, %f13;
	.loc	1 64 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:64:20
	add.f32 	%f18, %f17, %f12;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p39, %f18, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f19, 0f00000000, %f18, %p39;
$L__tmp2:
	.loc	1 70 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:70:35
	shr.u64 	%rd86, %rd7, 60;
	and.b64  	%rd87, %rd86, 8;
	add.s64 	%rd88, %rd87, %rd7;
	.loc	1 74 52                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:52
	shl.b32 	%r54, %r38, 6;
	.loc	1 74 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:31
	shl.b64 	%rd89, %rd9, 2;
	add.s64 	%rd90, %rd60, %rd89;
	shr.u64 	%rd91, %rd9, 58;
	and.b64  	%rd92, %rd91, 32;
	add.s64 	%rd93, %rd90, %rd92;
	shl.b64 	%rd94, %rd88, 5;
	add.s64 	%rd95, %rd93, %rd94;
	mul.wide.s32 	%rd96, %r54, 4;
	add.s64 	%rd37, %rd95, %rd96;
	.loc	1 74 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:57
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd37 + 0 ];
	// end inline asm
	.loc	1 78 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:78:31
	shl.b64 	%rd97, %rd11, 2;
	add.s64 	%rd98, %rd60, %rd97;
	shr.u64 	%rd99, %rd11, 58;
	and.b64  	%rd100, %rd99, 32;
	add.s64 	%rd101, %rd98, %rd100;
	add.s64 	%rd102, %rd101, %rd94;
	add.s64 	%rd38, %rd102, %rd96;
	.loc	1 78 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:78:57
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd38 + 0 ];
	// end inline asm
	.loc	1 84 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:84:35
	shr.u64 	%rd103, %rd14, 60;
	and.b64  	%rd104, %rd103, 8;
	add.s64 	%rd105, %rd104, %rd14;
	.loc	1 85 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:31
	shl.b64 	%rd106, %rd105, 5;
	add.s64 	%rd107, %rd93, %rd106;
	add.s64 	%rd39, %rd107, %rd96;
	.loc	1 85 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:57
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd39 + 0 ];
	// end inline asm
	.loc	1 86 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:31
	add.s64 	%rd108, %rd101, %rd106;
	add.s64 	%rd40, %rd108, %rd96;
	.loc	1 86 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:57
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd40 + 0 ];
	// end inline asm
	.loc	1 85 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:57
	mov.b32 	%f20, %r17;
	mov.b32 	%f21, %r19;
	.loc	1 86 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:57
	mov.b32 	%f22, %r18;
	mov.b32 	%f23, %r20;
	.loc	1 87 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:87:20
	sub.f32 	%f24, %f23, %f21;
	sub.f32 	%f25, %f22, %f20;
	.loc	1 88 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:88:20
	mov.b32 	%f26, %r8;
	.loc	1 89 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:89:20
	fma.rn.f32 	%f27, %f25, %f26, %f20;
	fma.rn.f32 	%f28, %f24, %f26, %f21;
	.loc	1 90 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:90:20
	sub.f32 	%f29, %f28, %f27;
	.loc	1 92 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:92:20
	fma.rn.f32 	%f30, %f29, %f11, %f27;
	.loc	1 93 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:93:20
	add.f32 	%f31, %f19, %f30;
	.loc	1 97 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:97:35
	shr.u64 	%rd109, %rd17, 61;
	and.b64  	%rd110, %rd109, 4;
	add.s64 	%rd111, %rd110, %rd17;
	.loc	1 101 53                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:53
	shl.b32 	%r55, %r38, 4;
	.loc	1 101 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:32
	shl.b64 	%rd112, %rd19, 2;
	add.s64 	%rd113, %rd68, %rd112;
	shr.u64 	%rd114, %rd19, 59;
	and.b64  	%rd115, %rd114, 16;
	add.s64 	%rd116, %rd113, %rd115;
	shl.b64 	%rd117, %rd111, 4;
	add.s64 	%rd118, %rd116, %rd117;
	mul.wide.s32 	%rd119, %r55, 4;
	add.s64 	%rd41, %rd118, %rd119;
	.loc	1 101 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:58
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd41 + 0 ];
	// end inline asm
	.loc	1 105 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:32
	shl.b64 	%rd120, %rd21, 2;
	add.s64 	%rd121, %rd68, %rd120;
	shr.u64 	%rd122, %rd21, 59;
	and.b64  	%rd123, %rd122, 16;
	add.s64 	%rd124, %rd121, %rd123;
	add.s64 	%rd125, %rd124, %rd117;
	add.s64 	%rd42, %rd125, %rd119;
	.loc	1 105 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:58
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd42 + 0 ];
	// end inline asm
	.loc	1 111 35                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:111:35
	shr.u64 	%rd126, %rd24, 61;
	and.b64  	%rd127, %rd126, 4;
	add.s64 	%rd128, %rd127, %rd24;
	.loc	1 112 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:32
	shl.b64 	%rd129, %rd128, 4;
	add.s64 	%rd130, %rd116, %rd129;
	add.s64 	%rd43, %rd130, %rd119;
	.loc	1 112 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:58
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd43 + 0 ];
	// end inline asm
	.loc	1 113 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:32
	add.s64 	%rd131, %rd124, %rd129;
	add.s64 	%rd44, %rd131, %rd119;
	.loc	1 113 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:58
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd44 + 0 ];
	// end inline asm
	.loc	1 124 35                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:124:35
	shr.u64 	%rd132, %rd27, 62;
	and.b64  	%rd133, %rd132, 2;
	add.s64 	%rd134, %rd133, %rd27;
	.loc	1 128 52                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:52
	shl.b32 	%r56, %r38, 2;
	.loc	1 128 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:32
	shl.b64 	%rd135, %rd29, 2;
	add.s64 	%rd136, %rd76, %rd135;
	shr.u64 	%rd137, %rd29, 60;
	and.b64  	%rd138, %rd137, 8;
	add.s64 	%rd139, %rd136, %rd138;
	shl.b64 	%rd140, %rd134, 3;
	add.s64 	%rd141, %rd139, %rd140;
	mul.wide.s32 	%rd142, %r56, 4;
	add.s64 	%rd45, %rd141, %rd142;
	.loc	1 128 57                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:57
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd45 + 0 ];
	// end inline asm
	.loc	1 132 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:132:33
	shl.b64 	%rd143, %rd31, 2;
	add.s64 	%rd144, %rd76, %rd143;
	shr.u64 	%rd145, %rd31, 60;
	and.b64  	%rd146, %rd145, 8;
	add.s64 	%rd147, %rd144, %rd146;
	add.s64 	%rd148, %rd147, %rd140;
	add.s64 	%rd46, %rd148, %rd142;
	.loc	1 132 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:132:58
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd46 + 0 ];
	// end inline asm
	.loc	1 138 38                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:138:38
	shr.u64 	%rd149, %rd34, 62;
	and.b64  	%rd150, %rd149, 2;
	add.s64 	%rd151, %rd150, %rd34;
	.loc	1 139 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:139:33
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd153, %rd139, %rd152;
	add.s64 	%rd47, %rd153, %rd142;
	.loc	1 139 59                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:139:59
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd47 + 0 ];
	// end inline asm
	.loc	1 140 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:140:33
	add.s64 	%rd154, %rd147, %rd152;
	add.s64 	%rd48, %rd154, %rd142;
	.loc	1 140 59                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:140:59
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd48 + 0 ];
	// end inline asm
	.loc	1 101 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:58
	mov.b32 	%f32, %r25;
	mov.b32 	%f33, %r21;
	.loc	1 105 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:58
	mov.b32 	%f34, %r26;
	mov.b32 	%f35, %r22;
	.loc	1 106 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:106:20
	sub.f32 	%f36, %f35, %f33;
	sub.f32 	%f37, %f34, %f32;
	.loc	1 108 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:108:20
	fma.rn.f32 	%f38, %f37, %f10, %f32;
	fma.rn.f32 	%f39, %f36, %f9, %f33;
	.loc	1 112 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:58
	mov.b32 	%f40, %r27;
	mov.b32 	%f41, %r23;
	.loc	1 113 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:58
	mov.b32 	%f42, %r28;
	mov.b32 	%f43, %r24;
	.loc	1 114 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:114:20
	sub.f32 	%f44, %f43, %f41;
	sub.f32 	%f45, %f42, %f40;
	.loc	1 116 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:116:20
	fma.rn.f32 	%f46, %f45, %f10, %f40;
	fma.rn.f32 	%f47, %f44, %f9, %f41;
	.loc	1 117 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:117:20
	sub.f32 	%f48, %f47, %f39;
	sub.f32 	%f49, %f46, %f38;
	.loc	1 119 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:119:20
	fma.rn.f32 	%f50, %f49, %f8, %f38;
	fma.rn.f32 	%f51, %f48, %f7, %f39;
	.loc	1 120 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:120:20
	add.f32 	%f52, %f31, %f51;
	.loc	1 147 21                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:147:21
	add.f32 	%f53, %f52, %f50;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p40, %f53, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f54, 0f00000000, %f53, %p40;
$L__tmp4:
	.loc	1 149 25                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:149:25
	add.s64 	%rd49, %rd81, %rd65;
	.loc	1 149 37                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:149:37
	mov.b32 	%r29, %f19;
	// begin inline asm
	@%p1 st.global.b32 [ %rd49 + 0 ], { %r29 };
	// end inline asm
	.loc	1 150 28                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:28
	add.s64 	%rd50, %rd51, %rd65;
	.loc	1 150 41                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:41
	mov.b32 	%r30, %f54;
	// begin inline asm
	@%p1 st.global.b32 [ %rd50 + 0 ], { %r30 };
	// end inline asm
	.loc	1 150 4                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xm/cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 256                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf9 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 109
.b8 53
.b8 106
.b8 98
.b8 52
.b8 101
.b8 53
.b8 54
.b8 99
.b8 112
.b8 111
.b8 112
.b8 117
.b8 106
.b8 122
.b8 105
.b8 53
.b8 119
.b8 105
.b8 117
.b8 116
.b8 102
.b8 52
.b8 99
.b8 107
.b8 55
.b8 106
.b8 109
.b8 106
.b8 112
.b8 111
.b8 110
.b8 119
.b8 116
.b8 116
.b8 115
.b8 104
.b8 110
.b8 54
.b8 113
.b8 100
.b8 115
.b8 119
.b8 97
.b8 100
.b8 107
.b8 115
.b8 99
.b8 53
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 109
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 51
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbd:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 66                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xea:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 148                                 // DW_AT_call_line
.b8 43                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
