#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  9 02:54:02 2020
# Process ID: 72824
# Current directory: C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71736 C:\Users\qitao\OneDrive - The University of Kansas\J1\EECS645\HW10_MIPS_Single_Cycle_Weng\vivado_project\vivado_project.xpr
# Log file: C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado.log
# Journal file: C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 718.914 ; gain = 73.406
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_single_cycle_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 828.305 ; gain = 31.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 850.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/InstrMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstrMem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 850.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/InstrMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstrMem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 850.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMem'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 912.988 ; gain = 0.000
save_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
save_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
save_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/design_sources/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMem'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2edf13980c614251b34d8429c3b88229 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {{C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/qitao/OneDrive - The University of Kansas/J1/EECS645/HW10_MIPS_Single_Cycle_Weng/simulation_sources/mips_single_cycle_wave.wcfg}
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 750ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 750ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 914.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 03:33:59 2020...
