Drill report for FED3 tester 1st production aux.kicad_pcb
Created on 2026-02-04T15:52:17+0000

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'FED3 tester 1st production aux-PTH-drl.gbr' contains
    plated through holes:
    =============================================================
    T1  1.000mm  0.0394"  (8 holes)
    T2  1.700mm  0.0669"  (6 holes)
    T3  1.750mm  0.0689"  (12 holes)

    Total plated holes count 26


Drill file 'FED3 tester 1st production aux-NPTH-drl.gbr' contains
    unplated through holes:
    =============================================================
    T1  2.950mm  0.1161"  (5 holes)
    T2  6.050mm  0.2382"  (3 holes)
    T3  7.000mm  0.2756"  (5 holes)

    Total unplated holes count 13
