Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 09:21:44 2024
| Host         : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0'

1. Summary
----------

SUCCESS in the upgrade of CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 (xilinx.com:user:AXIS_FIFO_CUSTOM_RM:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 23:18:13 2024
| Host         : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0 (xilinx.com:user:AXIS_FIFO_CUSTOM_RM:1.0) from (Rev. 2) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's00_axis_aclk'


3. Customization warnings
-------------------------

Parameter 'C_S00_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0', and cannot be set to '32'

Parameter 'C_M00_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0', and cannot be set to '32'

Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0', and cannot be set to '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:AXIS_FIFO_CUSTOM_RM:1.0 -user_name CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0
set_property -dict "\
  CONFIG.Component_Name {CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.0} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.0} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips CUSTOM_AXIS_IP_RM_AXIS_FIFO_CUSTOM_RM_0_0]


