<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li><li class="navelem"><a class="el" href="dir_bfbb8cf7bea8d13e71bdabb67feef033.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PPCRegisterBankInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PPCRegisterBankInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- PPCRegisterBankInfo.h -----------------------------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">///</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// This file declares the targeting of the RegisterBankInfo class for PowerPC.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">///</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_PPC_GISEL_PPCREGISTERBANKINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_PPC_GISEL_PPCREGISTERBANKINFO_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/RegisterBank.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="PPCRegisterBankInfo_8h.html#a8bdaaf8253971d9243f96a6f2bf6eda5">   21</a></span><span class="preprocessor">#define GET_REGBANK_DECLARATIONS</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;PPCGenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="foldopen" id="foldopen00027" data-start="{" data-end="};">
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html">   27</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCGenRegisterBankInfo.html">PPCGenRegisterBankInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">protected</span>:</div>
<div class="foldopen" id="foldopen00029" data-start="{" data-end="};">
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767">   29</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767">PartialMappingIdx</a> {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a2ee23870f2fd48da4bd5da6a4b7fdf52">   30</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a2ee23870f2fd48da4bd5da6a4b7fdf52">PMI_None</a> = -1,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767abc0dd26ab279f12128dd8201db365bdb">   31</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767abc0dd26ab279f12128dd8201db365bdb">PMI_GPR32</a> = 1,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a9fbfbb69fa262e0ebfb3cdb198a910c3">   32</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a9fbfbb69fa262e0ebfb3cdb198a910c3">PMI_GPR64</a> = 2,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767af5d01deba7ccc0d5cbeaa267053678f5">   33</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767af5d01deba7ccc0d5cbeaa267053678f5">PMI_FPR32</a> = 3,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ab9388c733da9c7190d24873ee8cd8a5a">   34</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ab9388c733da9c7190d24873ee8cd8a5a">PMI_FPR64</a> = 4,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ae54a65ab84c65f7910d7822f9ad4928a">   35</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ae54a65ab84c65f7910d7822f9ad4928a">PMI_CR</a> = 5,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a542bcdd9bd9aeba56a1434af96b39b77">   36</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a542bcdd9bd9aeba56a1434af96b39b77">PMI_Min</a> = <a class="code hl_enumvalue" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767abc0dd26ab279f12128dd8201db365bdb">PMI_GPR32</a>,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  };</div>
</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a76bcb364d92dfc1d6bdead270eeb6a51">   39</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> <a class="code hl_variable" href="classllvm_1_1PPCGenRegisterBankInfo.html#a76bcb364d92dfc1d6bdead270eeb6a51">PartMappings</a>[];</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a98a30eb1c81c03457846bda257601d5c">   40</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> <a class="code hl_variable" href="classllvm_1_1PPCGenRegisterBankInfo.html#a98a30eb1c81c03457846bda257601d5c">ValMappings</a>[];</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#afe960e8022bab56fe56307af3e03a30c">   41</a></span>  <span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767">PartialMappingIdx</a> <a class="code hl_variable" href="classllvm_1_1PPCGenRegisterBankInfo.html#afe960e8022bab56fe56307af3e03a30c">BankIDToCopyMapIdx</a>[];</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// Get the pointer to the ValueMapping representing the RegisterBank</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">  /// at \p RBIdx.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// The returned mapping works for instructions with the same kind of</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">  /// operands for up to 3 operands.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">  /// \pre \p RBIdx != PartialMappingIdx::None</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#ace53ff5aeaa5e6fc30696d67a6e483bd">   51</a></span>  <a class="code hl_function" href="classllvm_1_1PPCGenRegisterBankInfo.html#ace53ff5aeaa5e6fc30696d67a6e483bd">getValueMapping</a>(<a class="code hl_enumeration" href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767">PartialMappingIdx</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBIdx</a>);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"></span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">  /// Get the pointer to the ValueMapping of the operands of a copy</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">  /// instruction from the \p SrcBankID register bank to the \p DstBankID</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">  /// register bank with a size of \p Size.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCGenRegisterBankInfo.html#a417eb0f48d7b970297c97228ba4c12e5">   57</a></span>  <a class="code hl_function" href="classllvm_1_1PPCGenRegisterBankInfo.html#a417eb0f48d7b970297c97228ba4c12e5">getCopyMapping</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBankID</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBankID</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="PPCRegisterBankInfo_8h.html#ac2766f078fe28daefc06a8f6b21d9057">   59</a></span><span class="preprocessor">#define GET_TARGET_REGBANK_CLASS</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#include &quot;PPCGenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>};</div>
</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="foldopen" id="foldopen00063" data-start="{" data-end="};">
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCRegisterBankInfo.html">   63</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCRegisterBankInfo.html">PPCRegisterBankInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1PPCGenRegisterBankInfo.html">PPCGenRegisterBankInfo</a> {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_function" href="classllvm_1_1PPCRegisterBankInfo.html#a85b64ed3b63991007729db74f0721fe0">PPCRegisterBankInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_function" href="classllvm_1_1PPCRegisterBankInfo.html#a5a6ede71870e0137cd31b2bde6d6e4ba">getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                             <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <a class="code hl_function" href="classllvm_1_1PPCRegisterBankInfo.html#aece2fca4cd44244cdd43227c3d530368">getInstrMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <a class="code hl_function" href="classllvm_1_1PPCRegisterBankInfo.html#ac6c43f61d957f1cea939960a5edc35ce">getInstrAlternativeMappings</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// Maximum recursion depth for hasFPConstraints.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxFPRSearchDepth = 2;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"></span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">  /// \returns true if \p MI only uses and defines FPRs.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span>  <span class="keywordtype">bool</span> hasFPConstraints(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                        <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// \returns true if \p MI only uses FPRs.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span>  <span class="keywordtype">bool</span> onlyUsesFP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">  /// \returns true if \p MI only defines FPRs.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span>  <span class="keywordtype">bool</span> onlyDefinesFP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>};</div>
</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aRegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="aRegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html">llvm::PPCGenRegisterBankInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00027">PPCRegisterBankInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a417eb0f48d7b970297c97228ba4c12e5"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a417eb0f48d7b970297c97228ba4c12e5">llvm::PPCGenRegisterBankInfo::getCopyMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getCopyMapping(unsigned DstBankID, unsigned SrcBankID, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping of the operands of a copy instruction from the SrcBankID register...</div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a76bcb364d92dfc1d6bdead270eeb6a51"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a76bcb364d92dfc1d6bdead270eeb6a51">llvm::PPCGenRegisterBankInfo::PartMappings</a></div><div class="ttdeci">static RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition</b> <a href="#l00039">PPCRegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767">llvm::PPCGenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition</b> <a href="#l00029">PPCRegisterBankInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767a2ee23870f2fd48da4bd5da6a4b7fdf52"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a2ee23870f2fd48da4bd5da6a4b7fdf52">llvm::PPCGenRegisterBankInfo::PMI_None</a></div><div class="ttdeci">@ PMI_None</div><div class="ttdef"><b>Definition</b> <a href="#l00030">PPCRegisterBankInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767a542bcdd9bd9aeba56a1434af96b39b77"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a542bcdd9bd9aeba56a1434af96b39b77">llvm::PPCGenRegisterBankInfo::PMI_Min</a></div><div class="ttdeci">@ PMI_Min</div><div class="ttdef"><b>Definition</b> <a href="#l00036">PPCRegisterBankInfo.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767a9fbfbb69fa262e0ebfb3cdb198a910c3"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767a9fbfbb69fa262e0ebfb3cdb198a910c3">llvm::PPCGenRegisterBankInfo::PMI_GPR64</a></div><div class="ttdeci">@ PMI_GPR64</div><div class="ttdef"><b>Definition</b> <a href="#l00032">PPCRegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767ab9388c733da9c7190d24873ee8cd8a5a"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ab9388c733da9c7190d24873ee8cd8a5a">llvm::PPCGenRegisterBankInfo::PMI_FPR64</a></div><div class="ttdeci">@ PMI_FPR64</div><div class="ttdef"><b>Definition</b> <a href="#l00034">PPCRegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767abc0dd26ab279f12128dd8201db365bdb"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767abc0dd26ab279f12128dd8201db365bdb">llvm::PPCGenRegisterBankInfo::PMI_GPR32</a></div><div class="ttdeci">@ PMI_GPR32</div><div class="ttdef"><b>Definition</b> <a href="#l00031">PPCRegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767ae54a65ab84c65f7910d7822f9ad4928a"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767ae54a65ab84c65f7910d7822f9ad4928a">llvm::PPCGenRegisterBankInfo::PMI_CR</a></div><div class="ttdeci">@ PMI_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00035">PPCRegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a79e3b30e8cd36fdc4e42996a9a3bb767af5d01deba7ccc0d5cbeaa267053678f5"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a79e3b30e8cd36fdc4e42996a9a3bb767af5d01deba7ccc0d5cbeaa267053678f5">llvm::PPCGenRegisterBankInfo::PMI_FPR32</a></div><div class="ttdeci">@ PMI_FPR32</div><div class="ttdef"><b>Definition</b> <a href="#l00033">PPCRegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_a98a30eb1c81c03457846bda257601d5c"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#a98a30eb1c81c03457846bda257601d5c">llvm::PPCGenRegisterBankInfo::ValMappings</a></div><div class="ttdeci">static RegisterBankInfo::ValueMapping ValMappings[]</div><div class="ttdef"><b>Definition</b> <a href="#l00040">PPCRegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_ace53ff5aeaa5e6fc30696d67a6e483bd"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#ace53ff5aeaa5e6fc30696d67a6e483bd">llvm::PPCGenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx RBIdx)</div><div class="ttdoc">Get the pointer to the ValueMapping representing the RegisterBank at RBIdx.</div></div>
<div class="ttc" id="aclassllvm_1_1PPCGenRegisterBankInfo_html_afe960e8022bab56fe56307af3e03a30c"><div class="ttname"><a href="classllvm_1_1PPCGenRegisterBankInfo.html#afe960e8022bab56fe56307af3e03a30c">llvm::PPCGenRegisterBankInfo::BankIDToCopyMapIdx</a></div><div class="ttdeci">static PartialMappingIdx BankIDToCopyMapIdx[]</div><div class="ttdef"><b>Definition</b> <a href="#l00041">PPCRegisterBankInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1PPCRegisterBankInfo.html">llvm::PPCRegisterBankInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00063">PPCRegisterBankInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterBankInfo_html_a5a6ede71870e0137cd31b2bde6d6e4ba"><div class="ttname"><a href="classllvm_1_1PPCRegisterBankInfo.html#a5a6ede71870e0137cd31b2bde6d6e4ba">llvm::PPCRegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT Ty) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition</b> <a href="PPCRegisterBankInfo_8cpp_source.html#l00032">PPCRegisterBankInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterBankInfo_html_a85b64ed3b63991007729db74f0721fe0"><div class="ttname"><a href="classllvm_1_1PPCRegisterBankInfo.html#a85b64ed3b63991007729db74f0721fe0">llvm::PPCRegisterBankInfo::PPCRegisterBankInfo</a></div><div class="ttdeci">PPCRegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition</b> <a href="PPCRegisterBankInfo_8cpp_source.html#l00029">PPCRegisterBankInfo.cpp:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterBankInfo_html_ac6c43f61d957f1cea939960a5edc35ce"><div class="ttname"><a href="classllvm_1_1PPCRegisterBankInfo.html#ac6c43f61d957f1cea939960a5edc35ce">llvm::PPCRegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition</b> <a href="PPCRegisterBankInfo_8cpp_source.html#l00312">PPCRegisterBankInfo.cpp:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterBankInfo_html_aece2fca4cd44244cdd43227c3d530368"><div class="ttname"><a href="classllvm_1_1PPCRegisterBankInfo.html#aece2fca4cd44244cdd43227c3d530368">llvm::PPCRegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank.</div><div class="ttdef"><b>Definition</b> <a href="PPCRegisterBankInfo_8cpp_source.html#l00060">PPCRegisterBankInfo.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00189">RegisterBankInfo.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1200</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">llvm::RegisterBankInfo::PartialMapping</a></div><div class="ttdoc">Helper struct that represents how a value is partially mapped into a register.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00048">RegisterBankInfo.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00145">RegisterBankInfo.h:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:48:15 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
