From 4a273a03fdd6c7dd5460e92c4cbd1d8e8cb72289 Mon Sep 17 00:00:00 2001
From: nipunjoy <njoy@marvell.com>
Date: Wed, 16 Oct 2024 06:13:51 +0000
Subject: [PATCH] Add arm64 dts and xmc spi device for Wistron platform

Signed-off-by: nipunjoy <njoy@marvell.com>
---
 ...rvell-Add-Wistron-ES-1227-54TS-board.patch | 436 ++++++++++++++++++
 ...ver-to-support-XMC-XM25QH256C-device.patch |  30 ++
 patch/series                                  |   2 +
 3 files changed, 468 insertions(+)
 create mode 100644 patch/0016-arm64-dts-marvell-Add-Wistron-ES-1227-54TS-board.patch
 create mode 100644 patch/0017-Extend-driver-to-support-XMC-XM25QH256C-device.patch

diff --git a/patch/0016-arm64-dts-marvell-Add-Wistron-ES-1227-54TS-board.patch b/patch/0016-arm64-dts-marvell-Add-Wistron-ES-1227-54TS-board.patch
new file mode 100644
index 0000000..650d494
--- /dev/null
+++ b/patch/0016-arm64-dts-marvell-Add-Wistron-ES-1227-54TS-board.patch
@@ -0,0 +1,436 @@
+From f9bbb2f58b724d06ce76d63eb780c246399dc58d Mon Sep 17 00:00:00 2001
+From: Owen Wu <twowen@gmail.com>
+Date: Tue, 15 Oct 2024 15:24:11 +0800
+Subject: [PATCH] arm64: dts: marvell: Add DTS for Wistron ES-1227-54TS board
+
+This change adds device tree file for Wistron ES-1227-54TS
+and ES-2227-54TS boards.
+
+This dts is extracted from Marvell cn9130-crb and removed unused
+nodes along with platform specific changes.
+
+Signed-off-by: Owen Wu <twowen@gmail.com>
+---
+ arch/arm64/boot/dts/marvell/Makefile         |   1 +
+ arch/arm64/boot/dts/marvell/es1227-54ts.dts  |  74 +++++
+ arch/arm64/boot/dts/marvell/es1227-54ts.dtsi | 318 +++++++++++++++++++
+ 3 files changed, 393 insertions(+)
+ create mode 100644 arch/arm64/boot/dts/marvell/es1227-54ts.dts
+ create mode 100644 arch/arm64/boot/dts/marvell/es1227-54ts.dtsi
+
+diff --git a/arch/arm64/boot/dts/marvell/Makefile b/arch/arm64/boot/dts/marvell/Makefile
+index 88cef592e..5fa9dbf4e 100644
+--- a/arch/arm64/boot/dts/marvell/Makefile
++++ b/arch/arm64/boot/dts/marvell/Makefile
+@@ -29,3 +29,4 @@ dtb-$(CONFIG_ARCH_MVEBU) += ac5-98dx35xx-rd.dtb
+ dtb-$(CONFIG_ARCH_MVEBU) += armada-7020-comexpress.dtb
+ dtb-$(CONFIG_ARCH_MVEBU) += 7215-ixs-a1.dtb
+ dtb-$(CONFIG_ARCH_MVEBU) += smc_sse-g3748.dtb
++dtb-$(CONFIG_ARCH_MVEBU) += es1227-54ts.dtb
+diff --git a/arch/arm64/boot/dts/marvell/es1227-54ts.dts b/arch/arm64/boot/dts/marvell/es1227-54ts.dts
+new file mode 100644
+index 000000000..c77c7d4b6
+--- /dev/null
++++ b/arch/arm64/boot/dts/marvell/es1227-54ts.dts
+@@ -0,0 +1,74 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Copyright (C) 2021 Marvell International Ltd.
++ *
++ * Device tree for the CN9130-CRB-A board.
++ */
++
++#include "es1227-54ts.dtsi"
++/ {
++	model = "Wistron ES1227 board";
++};
++
++&cp0_pcie2 {
++	status = "okay";
++	num-lanes = <1>;
++	num-viewport = <8>;
++
++	/* Generic PHY, providing serdes lanes */
++	phys = <&cp0_comphy5 2>;
++	iommu-map = <0x0   &smmu 0x480 0x20>,
++		    <0x100 &smmu 0x4a0 0x20>,
++		    <0x200 &smmu 0x4c0 0x20>;
++	iommu-map-mask = <0x031f>;
++};
++
++&cp0_mdio {
++	status = "okay";
++	pinctrl-names = "default";
++	pinctrl-0 = <&cp0_ge_mdio_pins>;
++
++	phy0: ethernet-phy@0 {
++		reg = <0>;
++		marvell,reg-init = <0x2 0x1A 0x7FFF 0x8000>,
++				   <0x2 0x0 0x7FFF  0x8000>,
++				   <0x1 0x10 0xFDFF 0x200>;
++	};
++};
++
++&cp0_xmdio {
++	status = "disabled";
++};
++
++&cp0_uart0 {
++	pinctrl-names = "default";
++	status = "okay";
++	pinctrl-0 = <&cp0_uart0_pins>;
++};
++
++&cp0_usb3_0 {
++	status = "okay";
++	usb-phy = <&cp0_usb3_0_phy0>;
++	phys = <&cp0_comphy1 0>;
++	phy-names = "usb3";
++};
++
++&cp0_eth0 {
++	status = "disabled";
++};
++
++/* CON56 */
++&cp0_eth1 {
++	status = "okay";
++	phys = <&cp0_comphy3 1>;
++	phy-handle = <&phy0>;
++	phy-mode = "sgmii";
++};
++
++&cp0_eth2 {
++	status = "disabled";
++};
++
++&cp0_rtc {
++	status = "disabled";
++};
+diff --git a/arch/arm64/boot/dts/marvell/es1227-54ts.dtsi b/arch/arm64/boot/dts/marvell/es1227-54ts.dtsi
+new file mode 100644
+index 000000000..e3f7c4e0b
+--- /dev/null
++++ b/arch/arm64/boot/dts/marvell/es1227-54ts.dtsi
+@@ -0,0 +1,318 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Copyright (C) 2021 Marvell International Ltd.
++ *
++ * Device tree for the CN9130-CRB boards.
++ */
++
++#include "cn9130.dtsi"
++
++#include <dt-bindings/gpio/gpio.h>
++
++/ {
++	model = "Wistron ES1227";
++	compatible = "marvell,cn9130", "marvell,armada-ap807-quad",
++		     "marvell,armada-ap807";
++
++	chosen {
++		stdout-path = "serial0:115200n8";
++	};
++
++	aliases {
++		gpio1 = &cp0_gpio1;
++		gpio2 = &cp0_gpio2;
++		i2c0 = &cp0_i2c0;
++		i2c1 = &cp0_i2c1;
++		ethernet0 = &cp0_eth0;
++		ethernet1 = &cp0_eth1;
++		spi1 = &cp0_spi0;
++		spi2 = &cp0_spi1;
++	};
++
++	/*16G */
++	memory@00000000 {
++		device_type = "memory";
++		reg = <0x0 0x0 0x4 0x00000000>;
++	};
++
++	cp0_usb3_0_phy0: cp0_usb3_phy@0 {
++		compatible = "usb-nop-xceiv";
++	};
++
++	cp0_usb3_0_phy1: cp0_usb3_phy@1 {
++		compatible = "usb-nop-xceiv";
++	};
++
++	cp0_reg_sd_vccq: cp0_sd_vccq@0 {
++		compatible = "regulator-gpio";
++		regulator-name = "cp0_sd_vccq";
++		regulator-min-microvolt = <1800000>;
++		regulator-max-microvolt = <3300000>;
++		gpios = <&cp0_gpio2 18 GPIO_ACTIVE_HIGH>;
++		states = <1800000 0x1
++			  3300000 0x0>;
++	};
++
++	cp0_reg_sd_vcc: cp0_sd_vcc@0 {
++		compatible = "regulator-fixed";
++		regulator-name = "cp0_sd_vcc";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		gpio = <&cp0_gpio2 19 GPIO_ACTIVE_HIGH>;
++		enable-active-high;
++		regulator-always-on;
++	};
++};
++
++&uart0 {
++	status = "okay";
++};
++
++&ap_sdhci0 {
++	pinctrl-names = "default";
++	bus-width = <8>;
++	status = "okay";
++};
++
++&cp0_crypto {
++	status = "okay";
++};
++
++&cp0_ethernet {
++	status = "okay";
++};
++
++&cp0_eth1 {
++	status = "okay";
++	phy = <&phy0>;
++	phy-mode = "rgmii-id";
++};
++
++&cp0_gpio1 {
++	status = "okay";
++};
++
++&cp0_gpio2 {
++	status = "okay";
++};
++
++&cp0_i2c0 {
++	status = "okay";
++	pinctrl-names = "default";
++	pinctrl-0 = <&cp0_i2c0_pins>;
++	clock-frequency = <100000>;
++
++	i2c-switch1@77 {
++		compatible = "nxp,pca9548";
++		#address-cells = <1>;
++		#size-cells = <0>;
++		reg = <0x77>;
++		i2c-mux-idle-disconnect;
++
++		i2c@0 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <0>;
++
++			tmp75@49 {
++				compatible = "ti,tmp75";
++				reg = <0x49>;
++			};
++			tmp75@4a {
++				compatible = "ti,tmp75";
++				reg = <0x4a>;
++			};
++			tmp75@4b {
++				compatible = "ti,tmp75";
++				reg = <0x4b>;
++			};
++			expander0: pca953x@20 {
++				compatible = "nxp,pca9555";
++				pinctrl-names = "default";
++				gpio-controller;
++				#gpio-cells = <2>;
++				reg = <0x20>;
++				status = "okay";
++			};
++		};
++
++		i2c@1 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <1>;
++		};
++
++		i2c@2 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <2>;
++		};
++
++		i2c@3 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <3>;
++		};
++
++		i2c@4 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <4>;
++
++			rtc0:rtc-ds1388@68 {
++				compatible = "dallas,ds1388";
++				/* PDF P13 : 1101 000 R/nW , 0x68+ R/nW */
++				reg = <0x68>;
++			};
++		};
++
++		i2c@5 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <5>;
++		};
++
++		i2c@6 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <6>;
++		};
++
++		i2c@7 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			reg = <7>;
++		};
++	};
++
++	eeprom@55 {
++		compatible = "atmel,24c02";
++		reg = <0x55>;
++	};
++};
++
++&cp0_i2c1 {
++	status = "okay";
++	pinctrl-names = "default";
++	pinctrl-0 = <&cp0_i2c1_pins>;
++	clock-frequency = <100000>;
++};
++
++
++/* U55 */
++&cp0_spi1 {
++	status = "okay";
++	pinctrl-names = "default";
++	pinctrl-0 = <&cp0_spi0_pins>;
++	reg = <0x700680 0x50>;
++
++	spi-flash@0 {
++		#address-cells = <0x1>;
++		#size-cells = <0x1>;
++		compatible = "jedec,spi-nor";
++		reg = <0x0>;
++		spi-max-frequency = <50000000>;
++
++		partitions {
++			compatible = "fixed-partitions";
++			#address-cells = <1>;
++			#size-cells = <1>;
++
++			partition@0 {
++				label = "U-Boot-0";
++				reg = <0x0 0x200000>;
++			};
++
++			partition@3f0000 {
++				label = "uboot-env";
++				reg = <0x3f0000 0x10000>;
++				env_size = <0x10000>;
++			};
++
++			partition@400000 {
++				label = "Filesystem-0";
++				reg = <0x400000 0xc00000>;
++			};
++
++			partition@1000000 {
++				label = "onie";
++				reg = <0x1000000 0x1000000>;
++			};
++		};
++	};
++};
++
++&cp0_syscon0 {
++	cp0_pinctrl: pinctrl {
++		compatible = "marvell,cp115-standalone-pinctrl";
++
++		cp0_uart0_pins: cp0-uart0-pins-0 {
++			marvell,pins = "mpp0", "mpp1";
++			marvell,function = "uart0";
++		};
++
++		cp0_ge_mdio_pins: ge-mdio-pins {
++			marvell,pins = "mpp40", "mpp41";
++			marvell,function = "ge";
++		};
++
++		cp0_i2c0_pins: cp0-i2c-pins-0 {
++			marvell,pins = "mpp37", "mpp38";
++			marvell,function = "i2c0";
++		};
++
++		cp0_i2c1_pins: cp0-i2c-pins-1 {
++			marvell,pins = "mpp35", "mpp36";
++			marvell,function = "i2c1";
++		};
++
++		cp0_ge1_rgmii_pins: cp0-ge-rgmii-pins-0 {
++			marvell,pins = "mpp0", "mpp1", "mpp2",
++				       "mpp3", "mpp4", "mpp5",
++				       "mpp6", "mpp7", "mpp8",
++				       "mpp9", "mpp10", "mpp11";
++			marvell,function = "ge0";
++		};
++
++		cp0_ge2_rgmii_pins: cp0-ge-rgmii-pins-1 {
++			marvell,pins = "mpp44", "mpp45", "mpp46",
++				       "mpp47", "mpp48", "mpp49",
++				       "mpp50", "mpp51", "mpp52",
++				       "mpp53", "mpp54", "mpp55";
++			marvell,function = "ge1";
++		};
++
++		cp0_sdhci_cd_pins: cp0-sdhci-cd-pins-0 {
++			marvell,pins = "mpp43";
++			marvell,function = "gpio";
++		};
++
++		cp0_sdhci_pins: cp0-sdhi-pins-0 {
++			marvell,pins = "mpp56", "mpp57", "mpp58",
++				       "mpp59", "mpp60", "mpp61";
++			marvell,function = "sdio";
++		};
++
++		cp0_spi0_pins: cp0-spi-pins-0 {
++			marvell,pins = "mpp13", "mpp14", "mpp15", "mpp16";
++			marvell,function = "spi1";
++		};
++
++		cp0_sdhci_cd_pins_crb: cp0-sdhci-cd-pins-crb {
++			marvell,pins = "mpp55";
++			marvell,function = "gpio";
++		};
++	};
++};
++
++&cp0_usb3_0 {
++	status = "okay";
++	usb-phy = <&cp0_usb3_0_phy0>;
++	phy-names = "usb";
++};
++
++&cp0_usb3_1 {
++	status = "okay";
++	usb-phy = <&cp0_usb3_0_phy1>;
++	phy-names = "usb";
++};
+-- 
+2.25.1
+
diff --git a/patch/0017-Extend-driver-to-support-XMC-XM25QH256C-device.patch b/patch/0017-Extend-driver-to-support-XMC-XM25QH256C-device.patch
new file mode 100644
index 0000000..8cf6336
--- /dev/null
+++ b/patch/0017-Extend-driver-to-support-XMC-XM25QH256C-device.patch
@@ -0,0 +1,30 @@
+From a3f125fa447f51491391f5683ef6ca5bce36e97a Mon Sep 17 00:00:00 2001
+From: Owen Wu <twowen@gmail.com>
+Date: Tue, 15 Oct 2024 14:02:06 +0800
+Subject: [PATCH] Extend driver to support XMC XM25QH256C device.
+
+Add new component for alternative support
+
+Signed-off-by: Owen Wu <twowen@gmail.com>
+---
+ drivers/mtd/spi-nor/xmc.c | 4 ++++
+ 1 file changed, 4 insertions(+)
+
+diff --git a/drivers/mtd/spi-nor/xmc.c b/drivers/mtd/spi-nor/xmc.c
+index 051411e86..74fd4e284 100644
+--- a/drivers/mtd/spi-nor/xmc.c
++++ b/drivers/mtd/spi-nor/xmc.c
+@@ -16,6 +16,10 @@ static const struct flash_info xmc_nor_parts[] = {
+ 	{ "XM25QH128A", INFO(0x207018, 0, 64 * 1024, 256)
+ 		NO_SFDP_FLAGS(SECT_4K | SPI_NOR_DUAL_READ |
+ 			      SPI_NOR_QUAD_READ) },
++	{ "XM25QH256C", INFO(0x204019, 0, 64 * 1024, 512)
++		NO_SFDP_FLAGS(SECT_4K | SPI_NOR_DUAL_READ |
++			      SPI_NOR_QUAD_READ)
++			      FIXUP_FLAGS(SPI_NOR_4B_OPCODES) },
+ };
+ 
+ const struct spi_nor_manufacturer spi_nor_xmc = {
+-- 
+2.25.1
+
diff --git a/patch/series b/patch/series
index 43d9da2..568b947 100755
--- a/patch/series
+++ b/patch/series
@@ -177,6 +177,8 @@ cisco-npu-disable-other-bars.patch
 0010-dts-marvell-Add-support-for-7020-comexpress.patch
 0011-arm64-dts-marvell-Add-Nokia-7215-IXS-A1-board.patch
 0015-arm64-dts-marvell-Add-Supermicro-SSE-G3748-board.patch
+0016-arm64-dts-marvell-Add-Wistron-ES-1227-54TS-board.patch
+0017-Extend-driver-to-support-XMC-XM25QH256C-device.patch
 
 # amd-pensando elba support
 0000-Add-support-for-the-TI-TPS53659.patch
-- 
2.25.1

