ARM GAS  /tmp/ccmGvKjA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB132:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /tmp/ccmGvKjA.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim15;
  33:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
  34:Core/Src/tim.c **** TIM_HandleTypeDef htim20;
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c **** /* TIM1 init function */
  37:Core/Src/tim.c **** void MX_TIM1_Init(void)
  38:Core/Src/tim.c **** {
  29              		.loc 1 38 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 44 3 view .LVU1
  41              		.loc 1 44 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  45:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 45 3 is_stmt 1 view .LVU3
  48              		.loc 1 45 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0093     		str	r3, [sp]
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  48:Core/Src/tim.c **** 
  49:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  50:Core/Src/tim.c ****   htim1.Instance = TIM1;
  53              		.loc 1 50 3 is_stmt 1 view .LVU5
  54              		.loc 1 50 18 is_stmt 0 view .LVU6
  55 0016 1448     		ldr	r0, .L7
  56 0018 144A     		ldr	r2, .L7+4
  57 001a 0260     		str	r2, [r0]
  51:Core/Src/tim.c ****   htim1.Init.Prescaler = 9;
  58              		.loc 1 51 3 is_stmt 1 view .LVU7
  59              		.loc 1 51 24 is_stmt 0 view .LVU8
  60 001c 0922     		movs	r2, #9
  61 001e 4260     		str	r2, [r0, #4]
  52:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  62              		.loc 1 52 3 is_stmt 1 view .LVU9
  63              		.loc 1 52 26 is_stmt 0 view .LVU10
ARM GAS  /tmp/ccmGvKjA.s 			page 3


  64 0020 8360     		str	r3, [r0, #8]
  53:Core/Src/tim.c ****   htim1.Init.Period = 4999;
  65              		.loc 1 53 3 is_stmt 1 view .LVU11
  66              		.loc 1 53 21 is_stmt 0 view .LVU12
  67 0022 41F28732 		movw	r2, #4999
  68 0026 C260     		str	r2, [r0, #12]
  54:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  69              		.loc 1 54 3 is_stmt 1 view .LVU13
  70              		.loc 1 54 28 is_stmt 0 view .LVU14
  71 0028 0361     		str	r3, [r0, #16]
  55:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  72              		.loc 1 55 3 is_stmt 1 view .LVU15
  73              		.loc 1 55 32 is_stmt 0 view .LVU16
  74 002a 4361     		str	r3, [r0, #20]
  56:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  75              		.loc 1 56 3 is_stmt 1 view .LVU17
  76              		.loc 1 56 32 is_stmt 0 view .LVU18
  77 002c 8023     		movs	r3, #128
  78 002e 8361     		str	r3, [r0, #24]
  57:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  79              		.loc 1 57 3 is_stmt 1 view .LVU19
  80              		.loc 1 57 23 is_stmt 0 view .LVU20
  81 0030 0323     		movs	r3, #3
  82 0032 0393     		str	r3, [sp, #12]
  58:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  83              		.loc 1 58 3 is_stmt 1 view .LVU21
  59:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  84              		.loc 1 59 3 view .LVU22
  85              		.loc 1 59 24 is_stmt 0 view .LVU23
  86 0034 0123     		movs	r3, #1
  87 0036 0593     		str	r3, [sp, #20]
  60:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  88              		.loc 1 60 3 is_stmt 1 view .LVU24
  61:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  89              		.loc 1 61 3 view .LVU25
  62:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  90              		.loc 1 62 3 view .LVU26
  63:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  91              		.loc 1 63 3 view .LVU27
  92              		.loc 1 63 24 is_stmt 0 view .LVU28
  93 0038 0993     		str	r3, [sp, #36]
  64:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  94              		.loc 1 64 3 is_stmt 1 view .LVU29
  65:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  95              		.loc 1 65 3 view .LVU30
  66:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  96              		.loc 1 66 3 view .LVU31
  97              		.loc 1 66 7 is_stmt 0 view .LVU32
  98 003a 03A9     		add	r1, sp, #12
  99 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 100              	.LVL1:
 101              		.loc 1 66 6 discriminator 1 view .LVU33
 102 0040 58B9     		cbnz	r0, .L5
 103              	.L2:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccmGvKjA.s 			page 4


  70:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 104              		.loc 1 70 3 is_stmt 1 view .LVU34
 105              		.loc 1 70 37 is_stmt 0 view .LVU35
 106 0042 0023     		movs	r3, #0
 107 0044 0093     		str	r3, [sp]
  71:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 108              		.loc 1 71 3 is_stmt 1 view .LVU36
 109              		.loc 1 71 38 is_stmt 0 view .LVU37
 110 0046 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 111              		.loc 1 72 3 is_stmt 1 view .LVU38
 112              		.loc 1 72 33 is_stmt 0 view .LVU39
 113 0048 0293     		str	r3, [sp, #8]
  73:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 114              		.loc 1 73 3 is_stmt 1 view .LVU40
 115              		.loc 1 73 7 is_stmt 0 view .LVU41
 116 004a 6946     		mov	r1, sp
 117 004c 0648     		ldr	r0, .L7
 118 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 119              	.LVL2:
 120              		.loc 1 73 6 discriminator 1 view .LVU42
 121 0052 28B9     		cbnz	r0, .L6
 122              	.L1:
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c **** }
 123              		.loc 1 81 1 view .LVU43
 124 0054 0DB0     		add	sp, sp, #52
 125              	.LCFI2:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 4
 128              		@ sp needed
 129 0056 5DF804FB 		ldr	pc, [sp], #4
 130              	.L5:
 131              	.LCFI3:
 132              		.cfi_restore_state
  68:Core/Src/tim.c ****   }
 133              		.loc 1 68 5 is_stmt 1 view .LVU44
 134 005a FFF7FEFF 		bl	Error_Handler
 135              	.LVL3:
 136 005e F0E7     		b	.L2
 137              	.L6:
  75:Core/Src/tim.c ****   }
 138              		.loc 1 75 5 view .LVU45
 139 0060 FFF7FEFF 		bl	Error_Handler
 140              	.LVL4:
 141              		.loc 1 81 1 is_stmt 0 view .LVU46
 142 0064 F6E7     		b	.L1
 143              	.L8:
 144 0066 00BF     		.align	2
 145              	.L7:
 146 0068 00000000 		.word	htim1
ARM GAS  /tmp/ccmGvKjA.s 			page 5


 147 006c 002C0140 		.word	1073818624
 148              		.cfi_endproc
 149              	.LFE132:
 151              		.section	.text.MX_TIM6_Init,"ax",%progbits
 152              		.align	1
 153              		.global	MX_TIM6_Init
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	MX_TIM6_Init:
 159              	.LFB136:
  82:Core/Src/tim.c **** /* TIM2 init function */
  83:Core/Src/tim.c **** void MX_TIM2_Init(void)
  84:Core/Src/tim.c **** {
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  91:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  92:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  97:Core/Src/tim.c ****   htim2.Instance = TIM2;
  98:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
  99:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 100:Core/Src/tim.c ****   htim2.Init.Period = 4999;
 101:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 102:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 103:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 108:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 109:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 110:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 111:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 112:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 113:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 114:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 115:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 116:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****     Error_Handler();
 119:Core/Src/tim.c ****   }
 120:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 121:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 122:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 127:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
ARM GAS  /tmp/ccmGvKjA.s 			page 6


 128:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 129:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 130:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 137:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
 140:Core/Src/tim.c **** /* TIM3 init function */
 141:Core/Src/tim.c **** void MX_TIM3_Init(void)
 142:Core/Src/tim.c **** {
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 149:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 150:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 155:Core/Src/tim.c ****   htim3.Instance = TIM3;
 156:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 157:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 158:Core/Src/tim.c ****   htim3.Init.Period = 4999;
 159:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 160:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****     Error_Handler();
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 166:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 167:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 168:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 169:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 170:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 171:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 172:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 173:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 174:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****     Error_Handler();
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 179:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 180:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
ARM GAS  /tmp/ccmGvKjA.s 			page 7


 185:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 186:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 187:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 188:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 195:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** }
 198:Core/Src/tim.c **** /* TIM4 init function */
 199:Core/Src/tim.c **** void MX_TIM4_Init(void)
 200:Core/Src/tim.c **** {
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 207:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 208:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 213:Core/Src/tim.c ****   htim4.Instance = TIM4;
 214:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 215:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 216:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 217:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 218:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 219:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****     Error_Handler();
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 224:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 225:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 226:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 227:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 228:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 229:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 230:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 231:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 232:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 237:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 238:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****     Error_Handler();
 241:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccmGvKjA.s 			page 8


 242:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 243:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 244:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 245:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 246:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 247:Core/Src/tim.c ****   {
 248:Core/Src/tim.c ****     Error_Handler();
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 253:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** }
 256:Core/Src/tim.c **** /* TIM6 init function */
 257:Core/Src/tim.c **** void MX_TIM6_Init(void)
 258:Core/Src/tim.c **** {
 160              		.loc 1 258 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 16
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164 0000 00B5     		push	{lr}
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 14, -4
 168 0002 85B0     		sub	sp, sp, #20
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 24
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 264 3 view .LVU48
 172              		.loc 1 264 27 is_stmt 0 view .LVU49
 173 0004 0023     		movs	r3, #0
 174 0006 0193     		str	r3, [sp, #4]
 175 0008 0293     		str	r3, [sp, #8]
 176 000a 0393     		str	r3, [sp, #12]
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 269:Core/Src/tim.c ****   htim6.Instance = TIM6;
 177              		.loc 1 269 3 is_stmt 1 view .LVU50
 178              		.loc 1 269 18 is_stmt 0 view .LVU51
 179 000c 0E48     		ldr	r0, .L15
 180 000e 0F4A     		ldr	r2, .L15+4
 181 0010 0260     		str	r2, [r0]
 270:Core/Src/tim.c ****   htim6.Init.Prescaler = 84;
 182              		.loc 1 270 3 is_stmt 1 view .LVU52
 183              		.loc 1 270 24 is_stmt 0 view .LVU53
 184 0012 5422     		movs	r2, #84
 185 0014 4260     		str	r2, [r0, #4]
 271:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 271 3 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccmGvKjA.s 			page 9


 187              		.loc 1 271 26 is_stmt 0 view .LVU55
 188 0016 8360     		str	r3, [r0, #8]
 272:Core/Src/tim.c ****   htim6.Init.Period = 24;
 189              		.loc 1 272 3 is_stmt 1 view .LVU56
 190              		.loc 1 272 21 is_stmt 0 view .LVU57
 191 0018 1822     		movs	r2, #24
 192 001a C260     		str	r2, [r0, #12]
 273:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193              		.loc 1 273 3 is_stmt 1 view .LVU58
 194              		.loc 1 273 32 is_stmt 0 view .LVU59
 195 001c 8361     		str	r3, [r0, #24]
 274:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 196              		.loc 1 274 3 is_stmt 1 view .LVU60
 197              		.loc 1 274 7 is_stmt 0 view .LVU61
 198 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL5:
 200              		.loc 1 274 6 discriminator 1 view .LVU62
 201 0022 50B9     		cbnz	r0, .L13
 202              	.L10:
 275:Core/Src/tim.c ****   {
 276:Core/Src/tim.c ****     Error_Handler();
 277:Core/Src/tim.c ****   }
 278:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 203              		.loc 1 278 3 is_stmt 1 view .LVU63
 204              		.loc 1 278 37 is_stmt 0 view .LVU64
 205 0024 0023     		movs	r3, #0
 206 0026 0193     		str	r3, [sp, #4]
 279:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 207              		.loc 1 279 3 is_stmt 1 view .LVU65
 208              		.loc 1 279 33 is_stmt 0 view .LVU66
 209 0028 0393     		str	r3, [sp, #12]
 280:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 210              		.loc 1 280 3 is_stmt 1 view .LVU67
 211              		.loc 1 280 7 is_stmt 0 view .LVU68
 212 002a 01A9     		add	r1, sp, #4
 213 002c 0648     		ldr	r0, .L15
 214 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 215              	.LVL6:
 216              		.loc 1 280 6 discriminator 1 view .LVU69
 217 0032 28B9     		cbnz	r0, .L14
 218              	.L9:
 281:Core/Src/tim.c ****   {
 282:Core/Src/tim.c ****     Error_Handler();
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c **** }
 219              		.loc 1 288 1 view .LVU70
 220 0034 05B0     		add	sp, sp, #20
 221              	.LCFI6:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 4
 224              		@ sp needed
 225 0036 5DF804FB 		ldr	pc, [sp], #4
 226              	.L13:
ARM GAS  /tmp/ccmGvKjA.s 			page 10


 227              	.LCFI7:
 228              		.cfi_restore_state
 276:Core/Src/tim.c ****   }
 229              		.loc 1 276 5 is_stmt 1 view .LVU71
 230 003a FFF7FEFF 		bl	Error_Handler
 231              	.LVL7:
 232 003e F1E7     		b	.L10
 233              	.L14:
 282:Core/Src/tim.c ****   }
 234              		.loc 1 282 5 view .LVU72
 235 0040 FFF7FEFF 		bl	Error_Handler
 236              	.LVL8:
 237              		.loc 1 288 1 is_stmt 0 view .LVU73
 238 0044 F6E7     		b	.L9
 239              	.L16:
 240 0046 00BF     		.align	2
 241              	.L15:
 242 0048 00000000 		.word	htim6
 243 004c 00100040 		.word	1073745920
 244              		.cfi_endproc
 245              	.LFE136:
 247              		.section	.text.MX_TIM17_Init,"ax",%progbits
 248              		.align	1
 249              		.global	MX_TIM17_Init
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	MX_TIM17_Init:
 255              	.LFB138:
 289:Core/Src/tim.c **** /* TIM15 init function */
 290:Core/Src/tim.c **** void MX_TIM15_Init(void)
 291:Core/Src/tim.c **** {
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 0 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 0 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 298:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 299:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 1 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 1 */
 304:Core/Src/tim.c ****   htim15.Instance = TIM15;
 305:Core/Src/tim.c ****   htim15.Init.Prescaler = 9;
 306:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 307:Core/Src/tim.c ****   htim15.Init.Period = 4999;
 308:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 309:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 310:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 311:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 312:Core/Src/tim.c ****   {
 313:Core/Src/tim.c ****     Error_Handler();
 314:Core/Src/tim.c ****   }
 315:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 316:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccmGvKjA.s 			page 11


 317:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 318:Core/Src/tim.c ****   {
 319:Core/Src/tim.c ****     Error_Handler();
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 322:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 323:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 324:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 325:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 326:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 327:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 328:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 329:Core/Src/tim.c ****   {
 330:Core/Src/tim.c ****     Error_Handler();
 331:Core/Src/tim.c ****   }
 332:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 333:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 334:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 335:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 336:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 337:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 338:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 339:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 340:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 341:Core/Src/tim.c ****   {
 342:Core/Src/tim.c ****     Error_Handler();
 343:Core/Src/tim.c ****   }
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 2 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 2 */
 347:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim15);
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c **** }
 350:Core/Src/tim.c **** /* TIM17 init function */
 351:Core/Src/tim.c **** void MX_TIM17_Init(void)
 352:Core/Src/tim.c **** {
 256              		.loc 1 352 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 08B5     		push	{r3, lr}
 261              	.LCFI8:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 3, -8
 264              		.cfi_offset 14, -4
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
 361:Core/Src/tim.c ****   htim17.Instance = TIM17;
 265              		.loc 1 361 3 view .LVU75
 266              		.loc 1 361 19 is_stmt 0 view .LVU76
 267 0002 0948     		ldr	r0, .L21
ARM GAS  /tmp/ccmGvKjA.s 			page 12


 268 0004 094B     		ldr	r3, .L21+4
 269 0006 0360     		str	r3, [r0]
 362:Core/Src/tim.c ****   htim17.Init.Prescaler = 0;
 270              		.loc 1 362 3 is_stmt 1 view .LVU77
 271              		.loc 1 362 25 is_stmt 0 view .LVU78
 272 0008 0023     		movs	r3, #0
 273 000a 4360     		str	r3, [r0, #4]
 363:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 274              		.loc 1 363 3 is_stmt 1 view .LVU79
 275              		.loc 1 363 27 is_stmt 0 view .LVU80
 276 000c 8360     		str	r3, [r0, #8]
 364:Core/Src/tim.c ****   htim17.Init.Period = 65535;
 277              		.loc 1 364 3 is_stmt 1 view .LVU81
 278              		.loc 1 364 22 is_stmt 0 view .LVU82
 279 000e 4FF6FF72 		movw	r2, #65535
 280 0012 C260     		str	r2, [r0, #12]
 365:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 281              		.loc 1 365 3 is_stmt 1 view .LVU83
 282              		.loc 1 365 29 is_stmt 0 view .LVU84
 283 0014 0361     		str	r3, [r0, #16]
 366:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 284              		.loc 1 366 3 is_stmt 1 view .LVU85
 285              		.loc 1 366 33 is_stmt 0 view .LVU86
 286 0016 4361     		str	r3, [r0, #20]
 367:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 287              		.loc 1 367 3 is_stmt 1 view .LVU87
 288              		.loc 1 367 33 is_stmt 0 view .LVU88
 289 0018 8361     		str	r3, [r0, #24]
 368:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 290              		.loc 1 368 3 is_stmt 1 view .LVU89
 291              		.loc 1 368 7 is_stmt 0 view .LVU90
 292 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 293              	.LVL9:
 294              		.loc 1 368 6 discriminator 1 view .LVU91
 295 001e 00B9     		cbnz	r0, .L20
 296              	.L17:
 369:Core/Src/tim.c ****   {
 370:Core/Src/tim.c ****     Error_Handler();
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 373:Core/Src/tim.c **** 
 374:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c **** }
 297              		.loc 1 376 1 view .LVU92
 298 0020 08BD     		pop	{r3, pc}
 299              	.L20:
 370:Core/Src/tim.c ****   }
 300              		.loc 1 370 5 is_stmt 1 view .LVU93
 301 0022 FFF7FEFF 		bl	Error_Handler
 302              	.LVL10:
 303              		.loc 1 376 1 is_stmt 0 view .LVU94
 304 0026 FBE7     		b	.L17
 305              	.L22:
 306              		.align	2
 307              	.L21:
 308 0028 00000000 		.word	htim17
ARM GAS  /tmp/ccmGvKjA.s 			page 13


 309 002c 00480140 		.word	1073825792
 310              		.cfi_endproc
 311              	.LFE138:
 313              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_TIM_Encoder_MspInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	HAL_TIM_Encoder_MspInit:
 321              	.LVL11:
 322              	.LFB140:
 377:Core/Src/tim.c **** /* TIM20 init function */
 378:Core/Src/tim.c **** void MX_TIM20_Init(void)
 379:Core/Src/tim.c **** {
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_Init 0 */
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE END TIM20_Init 0 */
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 386:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 387:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_Init 1 */
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   /* USER CODE END TIM20_Init 1 */
 392:Core/Src/tim.c ****   htim20.Instance = TIM20;
 393:Core/Src/tim.c ****   htim20.Init.Prescaler = 169;
 394:Core/Src/tim.c ****   htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 395:Core/Src/tim.c ****   htim20.Init.Period = 19999;
 396:Core/Src/tim.c ****   htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 397:Core/Src/tim.c ****   htim20.Init.RepetitionCounter = 0;
 398:Core/Src/tim.c ****   htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 399:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 400:Core/Src/tim.c ****   {
 401:Core/Src/tim.c ****     Error_Handler();
 402:Core/Src/tim.c ****   }
 403:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 404:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 405:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 406:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 407:Core/Src/tim.c ****   {
 408:Core/Src/tim.c ****     Error_Handler();
 409:Core/Src/tim.c ****   }
 410:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 411:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 412:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 413:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 414:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 415:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 416:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 417:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 418:Core/Src/tim.c ****   {
 419:Core/Src/tim.c ****     Error_Handler();
 420:Core/Src/tim.c ****   }
 421:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  /tmp/ccmGvKjA.s 			page 14


 422:Core/Src/tim.c ****   {
 423:Core/Src/tim.c ****     Error_Handler();
 424:Core/Src/tim.c ****   }
 425:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 426:Core/Src/tim.c ****   {
 427:Core/Src/tim.c ****     Error_Handler();
 428:Core/Src/tim.c ****   }
 429:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 430:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 431:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 432:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 433:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 434:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 435:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 436:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 437:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 438:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 439:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 440:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 441:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 442:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 443:Core/Src/tim.c ****   {
 444:Core/Src/tim.c ****     Error_Handler();
 445:Core/Src/tim.c ****   }
 446:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_Init 2 */
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****   /* USER CODE END TIM20_Init 2 */
 449:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim20);
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c **** }
 452:Core/Src/tim.c **** 
 453:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 454:Core/Src/tim.c **** {
 323              		.loc 1 454 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 32
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 1 454 1 is_stmt 0 view .LVU96
 328 0000 00B5     		push	{lr}
 329              	.LCFI9:
 330              		.cfi_def_cfa_offset 4
 331              		.cfi_offset 14, -4
 332 0002 89B0     		sub	sp, sp, #36
 333              	.LCFI10:
 334              		.cfi_def_cfa_offset 40
 455:Core/Src/tim.c **** 
 456:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 335              		.loc 1 456 3 is_stmt 1 view .LVU97
 336              		.loc 1 456 20 is_stmt 0 view .LVU98
 337 0004 0023     		movs	r3, #0
 338 0006 0393     		str	r3, [sp, #12]
 339 0008 0493     		str	r3, [sp, #16]
 340 000a 0593     		str	r3, [sp, #20]
 341 000c 0693     		str	r3, [sp, #24]
 342 000e 0793     		str	r3, [sp, #28]
 457:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 343              		.loc 1 457 3 is_stmt 1 view .LVU99
ARM GAS  /tmp/ccmGvKjA.s 			page 15


 344              		.loc 1 457 23 is_stmt 0 view .LVU100
 345 0010 0268     		ldr	r2, [r0]
 346              		.loc 1 457 5 view .LVU101
 347 0012 1B4B     		ldr	r3, .L27
 348 0014 9A42     		cmp	r2, r3
 349 0016 02D0     		beq	.L26
 350              	.LVL12:
 351              	.L23:
 458:Core/Src/tim.c ****   {
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 462:Core/Src/tim.c ****     /* TIM1 clock enable */
 463:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 464:Core/Src/tim.c **** 
 465:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 466:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 467:Core/Src/tim.c ****     PC0     ------> TIM1_CH1
 468:Core/Src/tim.c ****     PC1     ------> TIM1_CH2
 469:Core/Src/tim.c ****     */
 470:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 471:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 472:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 473:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 474:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 475:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 476:Core/Src/tim.c **** 
 477:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 478:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 479:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 480:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 481:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 482:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 483:Core/Src/tim.c **** 
 484:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 485:Core/Src/tim.c ****   }
 486:Core/Src/tim.c **** }
 352              		.loc 1 486 1 view .LVU102
 353 0018 09B0     		add	sp, sp, #36
 354              	.LCFI11:
 355              		.cfi_remember_state
 356              		.cfi_def_cfa_offset 4
 357              		@ sp needed
 358 001a 5DF804FB 		ldr	pc, [sp], #4
 359              	.LVL13:
 360              	.L26:
 361              	.LCFI12:
 362              		.cfi_restore_state
 463:Core/Src/tim.c **** 
 363              		.loc 1 463 5 is_stmt 1 view .LVU103
 364              	.LBB2:
 463:Core/Src/tim.c **** 
 365              		.loc 1 463 5 view .LVU104
 463:Core/Src/tim.c **** 
 366              		.loc 1 463 5 view .LVU105
 367 001e 03F56443 		add	r3, r3, #58368
 368 0022 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/ccmGvKjA.s 			page 16


 369 0024 42F40062 		orr	r2, r2, #2048
 370 0028 1A66     		str	r2, [r3, #96]
 463:Core/Src/tim.c **** 
 371              		.loc 1 463 5 view .LVU106
 372 002a 1A6E     		ldr	r2, [r3, #96]
 373 002c 02F40062 		and	r2, r2, #2048
 374 0030 0192     		str	r2, [sp, #4]
 463:Core/Src/tim.c **** 
 375              		.loc 1 463 5 view .LVU107
 376 0032 019A     		ldr	r2, [sp, #4]
 377              	.LBE2:
 463:Core/Src/tim.c **** 
 378              		.loc 1 463 5 view .LVU108
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 379              		.loc 1 465 5 view .LVU109
 380              	.LBB3:
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 381              		.loc 1 465 5 view .LVU110
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 382              		.loc 1 465 5 view .LVU111
 383 0034 DA6C     		ldr	r2, [r3, #76]
 384 0036 42F00402 		orr	r2, r2, #4
 385 003a DA64     		str	r2, [r3, #76]
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 386              		.loc 1 465 5 view .LVU112
 387 003c DB6C     		ldr	r3, [r3, #76]
 388 003e 03F00403 		and	r3, r3, #4
 389 0042 0293     		str	r3, [sp, #8]
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 390              		.loc 1 465 5 view .LVU113
 391 0044 029B     		ldr	r3, [sp, #8]
 392              	.LBE3:
 465:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 393              		.loc 1 465 5 view .LVU114
 470:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 470 5 view .LVU115
 470:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395              		.loc 1 470 25 is_stmt 0 view .LVU116
 396 0046 0323     		movs	r3, #3
 397 0048 0393     		str	r3, [sp, #12]
 471:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 398              		.loc 1 471 5 is_stmt 1 view .LVU117
 471:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 399              		.loc 1 471 26 is_stmt 0 view .LVU118
 400 004a 0223     		movs	r3, #2
 401 004c 0493     		str	r3, [sp, #16]
 472:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402              		.loc 1 472 5 is_stmt 1 view .LVU119
 472:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 403              		.loc 1 472 26 is_stmt 0 view .LVU120
 404 004e 0122     		movs	r2, #1
 405 0050 0592     		str	r2, [sp, #20]
 473:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 406              		.loc 1 473 5 is_stmt 1 view .LVU121
 474:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 407              		.loc 1 474 5 view .LVU122
 474:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /tmp/ccmGvKjA.s 			page 17


 408              		.loc 1 474 31 is_stmt 0 view .LVU123
 409 0052 0793     		str	r3, [sp, #28]
 475:Core/Src/tim.c **** 
 410              		.loc 1 475 5 is_stmt 1 view .LVU124
 411 0054 03A9     		add	r1, sp, #12
 412 0056 0B48     		ldr	r0, .L27+4
 413              	.LVL14:
 475:Core/Src/tim.c **** 
 414              		.loc 1 475 5 is_stmt 0 view .LVU125
 415 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 416              	.LVL15:
 478:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 417              		.loc 1 478 5 is_stmt 1 view .LVU126
 418 005c 0022     		movs	r2, #0
 419 005e 0521     		movs	r1, #5
 420 0060 1820     		movs	r0, #24
 421 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 422              	.LVL16:
 479:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 423              		.loc 1 479 5 view .LVU127
 424 0066 1820     		movs	r0, #24
 425 0068 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 426              	.LVL17:
 480:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 427              		.loc 1 480 5 view .LVU128
 428 006c 0022     		movs	r2, #0
 429 006e 0521     		movs	r1, #5
 430 0070 1920     		movs	r0, #25
 431 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 432              	.LVL18:
 481:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 433              		.loc 1 481 5 view .LVU129
 434 0076 1920     		movs	r0, #25
 435 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 436              	.LVL19:
 437              		.loc 1 486 1 is_stmt 0 view .LVU130
 438 007c CCE7     		b	.L23
 439              	.L28:
 440 007e 00BF     		.align	2
 441              	.L27:
 442 0080 002C0140 		.word	1073818624
 443 0084 00080048 		.word	1207961600
 444              		.cfi_endproc
 445              	.LFE140:
 447              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 448              		.align	1
 449              		.global	HAL_TIM_PWM_MspInit
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	HAL_TIM_PWM_MspInit:
 455              	.LVL20:
 456              	.LFB141:
 487:Core/Src/tim.c **** 
 488:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 489:Core/Src/tim.c **** {
 457              		.loc 1 489 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmGvKjA.s 			page 18


 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 56
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461              		.loc 1 489 1 is_stmt 0 view .LVU132
 462 0000 30B5     		push	{r4, r5, lr}
 463              	.LCFI13:
 464              		.cfi_def_cfa_offset 12
 465              		.cfi_offset 4, -12
 466              		.cfi_offset 5, -8
 467              		.cfi_offset 14, -4
 468 0002 8FB0     		sub	sp, sp, #60
 469              	.LCFI14:
 470              		.cfi_def_cfa_offset 72
 490:Core/Src/tim.c **** 
 491:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 471              		.loc 1 491 3 is_stmt 1 view .LVU133
 472              		.loc 1 491 20 is_stmt 0 view .LVU134
 473 0004 0023     		movs	r3, #0
 474 0006 0993     		str	r3, [sp, #36]
 475 0008 0A93     		str	r3, [sp, #40]
 476 000a 0B93     		str	r3, [sp, #44]
 477 000c 0C93     		str	r3, [sp, #48]
 478 000e 0D93     		str	r3, [sp, #52]
 492:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 479              		.loc 1 492 3 is_stmt 1 view .LVU135
 480              		.loc 1 492 19 is_stmt 0 view .LVU136
 481 0010 0368     		ldr	r3, [r0]
 482              		.loc 1 492 5 view .LVU137
 483 0012 B3F1804F 		cmp	r3, #1073741824
 484 0016 0FD0     		beq	.L36
 493:Core/Src/tim.c ****   {
 494:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 495:Core/Src/tim.c **** 
 496:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 497:Core/Src/tim.c ****     /* TIM2 clock enable */
 498:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 499:Core/Src/tim.c **** 
 500:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 501:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 502:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 503:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 504:Core/Src/tim.c ****     */
 505:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 506:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 507:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 508:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 509:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 510:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 513:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 514:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 515:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 516:Core/Src/tim.c **** 
 517:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 518:Core/Src/tim.c ****   }
 519:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
ARM GAS  /tmp/ccmGvKjA.s 			page 19


 485              		.loc 1 519 8 is_stmt 1 view .LVU138
 486              		.loc 1 519 10 is_stmt 0 view .LVU139
 487 0018 694A     		ldr	r2, .L41
 488 001a 9342     		cmp	r3, r2
 489 001c 35D0     		beq	.L37
 520:Core/Src/tim.c ****   {
 521:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 524:Core/Src/tim.c ****     /* TIM3 clock enable */
 525:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 526:Core/Src/tim.c **** 
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 528:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 529:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 530:Core/Src/tim.c ****     PA4     ------> TIM3_CH2
 531:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 532:Core/Src/tim.c ****     */
 533:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 534:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 535:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 536:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 537:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 538:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 539:Core/Src/tim.c **** 
 540:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 541:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 542:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 543:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 544:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 545:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 546:Core/Src/tim.c **** 
 547:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 548:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 549:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 553:Core/Src/tim.c ****   }
 554:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 490              		.loc 1 554 8 is_stmt 1 view .LVU140
 491              		.loc 1 554 10 is_stmt 0 view .LVU141
 492 001e 694A     		ldr	r2, .L41+4
 493 0020 9342     		cmp	r3, r2
 494 0022 6ED0     		beq	.L38
 555:Core/Src/tim.c ****   {
 556:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 557:Core/Src/tim.c **** 
 558:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 559:Core/Src/tim.c ****     /* TIM4 clock enable */
 560:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 561:Core/Src/tim.c **** 
 562:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 563:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 564:Core/Src/tim.c ****     PA11     ------> TIM4_CH1
 565:Core/Src/tim.c ****     PA12     ------> TIM4_CH2
 566:Core/Src/tim.c ****     */
ARM GAS  /tmp/ccmGvKjA.s 			page 20


 567:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 568:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 569:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 570:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 571:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 572:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 573:Core/Src/tim.c **** 
 574:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 575:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 576:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 577:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 578:Core/Src/tim.c **** 
 579:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 580:Core/Src/tim.c ****   }
 581:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM15)
 495              		.loc 1 581 8 is_stmt 1 view .LVU142
 496              		.loc 1 581 10 is_stmt 0 view .LVU143
 497 0024 684A     		ldr	r2, .L41+8
 498 0026 9342     		cmp	r3, r2
 499 0028 00F09380 		beq	.L39
 582:Core/Src/tim.c ****   {
 583:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 584:Core/Src/tim.c **** 
 585:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 0 */
 586:Core/Src/tim.c ****     /* TIM15 clock enable */
 587:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 588:Core/Src/tim.c **** 
 589:Core/Src/tim.c ****     /* TIM15 interrupt Init */
 590:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 591:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 592:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 593:Core/Src/tim.c **** 
 594:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 1 */
 595:Core/Src/tim.c ****   }
 596:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM20)
 500              		.loc 1 596 8 is_stmt 1 view .LVU144
 501              		.loc 1 596 10 is_stmt 0 view .LVU145
 502 002c 674A     		ldr	r2, .L41+12
 503 002e 9342     		cmp	r3, r2
 504 0030 00F0A280 		beq	.L40
 505              	.LVL21:
 506              	.L29:
 597:Core/Src/tim.c ****   {
 598:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspInit 0 */
 599:Core/Src/tim.c **** 
 600:Core/Src/tim.c ****   /* USER CODE END TIM20_MspInit 0 */
 601:Core/Src/tim.c ****     /* TIM20 clock enable */
 602:Core/Src/tim.c ****     __HAL_RCC_TIM20_CLK_ENABLE();
 603:Core/Src/tim.c **** 
 604:Core/Src/tim.c ****     /* TIM20 interrupt Init */
 605:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM20_BRK_IRQn, 5, 0);
 606:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_BRK_IRQn);
 607:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM20_UP_IRQn, 5, 0);
 608:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 609:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM20_CC_IRQn, 5, 0);
 610:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_CC_IRQn);
 611:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspInit 1 */
ARM GAS  /tmp/ccmGvKjA.s 			page 21


 612:Core/Src/tim.c **** 
 613:Core/Src/tim.c ****   /* USER CODE END TIM20_MspInit 1 */
 614:Core/Src/tim.c ****   }
 615:Core/Src/tim.c **** }
 507              		.loc 1 615 1 view .LVU146
 508 0034 0FB0     		add	sp, sp, #60
 509              	.LCFI15:
 510              		.cfi_remember_state
 511              		.cfi_def_cfa_offset 12
 512              		@ sp needed
 513 0036 30BD     		pop	{r4, r5, pc}
 514              	.LVL22:
 515              	.L36:
 516              	.LCFI16:
 517              		.cfi_restore_state
 498:Core/Src/tim.c **** 
 518              		.loc 1 498 5 is_stmt 1 view .LVU147
 519              	.LBB4:
 498:Core/Src/tim.c **** 
 520              		.loc 1 498 5 view .LVU148
 498:Core/Src/tim.c **** 
 521              		.loc 1 498 5 view .LVU149
 522 0038 03F50433 		add	r3, r3, #135168
 523 003c 9A6D     		ldr	r2, [r3, #88]
 524 003e 42F00102 		orr	r2, r2, #1
 525 0042 9A65     		str	r2, [r3, #88]
 498:Core/Src/tim.c **** 
 526              		.loc 1 498 5 view .LVU150
 527 0044 9A6D     		ldr	r2, [r3, #88]
 528 0046 02F00102 		and	r2, r2, #1
 529 004a 0092     		str	r2, [sp]
 498:Core/Src/tim.c **** 
 530              		.loc 1 498 5 view .LVU151
 531 004c 009A     		ldr	r2, [sp]
 532              	.LBE4:
 498:Core/Src/tim.c **** 
 533              		.loc 1 498 5 view .LVU152
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 534              		.loc 1 500 5 view .LVU153
 535              	.LBB5:
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 536              		.loc 1 500 5 view .LVU154
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 537              		.loc 1 500 5 view .LVU155
 538 004e DA6C     		ldr	r2, [r3, #76]
 539 0050 42F00102 		orr	r2, r2, #1
 540 0054 DA64     		str	r2, [r3, #76]
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 541              		.loc 1 500 5 view .LVU156
 542 0056 DB6C     		ldr	r3, [r3, #76]
 543 0058 03F00103 		and	r3, r3, #1
 544 005c 0193     		str	r3, [sp, #4]
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 545              		.loc 1 500 5 view .LVU157
 546 005e 019B     		ldr	r3, [sp, #4]
 547              	.LBE5:
 500:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/ccmGvKjA.s 			page 22


 548              		.loc 1 500 5 view .LVU158
 505:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 549              		.loc 1 505 5 view .LVU159
 505:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 505 25 is_stmt 0 view .LVU160
 551 0060 0323     		movs	r3, #3
 552 0062 0993     		str	r3, [sp, #36]
 506:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 553              		.loc 1 506 5 is_stmt 1 view .LVU161
 506:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 554              		.loc 1 506 26 is_stmt 0 view .LVU162
 555 0064 0223     		movs	r3, #2
 556 0066 0A93     		str	r3, [sp, #40]
 507:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 557              		.loc 1 507 5 is_stmt 1 view .LVU163
 507:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 507 26 is_stmt 0 view .LVU164
 559 0068 0123     		movs	r3, #1
 560 006a 0B93     		str	r3, [sp, #44]
 508:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 561              		.loc 1 508 5 is_stmt 1 view .LVU165
 509:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 562              		.loc 1 509 5 view .LVU166
 509:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 563              		.loc 1 509 31 is_stmt 0 view .LVU167
 564 006c 0D93     		str	r3, [sp, #52]
 510:Core/Src/tim.c **** 
 565              		.loc 1 510 5 is_stmt 1 view .LVU168
 566 006e 09A9     		add	r1, sp, #36
 567 0070 4FF09040 		mov	r0, #1207959552
 568              	.LVL23:
 510:Core/Src/tim.c **** 
 569              		.loc 1 510 5 is_stmt 0 view .LVU169
 570 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 571              	.LVL24:
 513:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 572              		.loc 1 513 5 is_stmt 1 view .LVU170
 573 0078 0022     		movs	r2, #0
 574 007a 0521     		movs	r1, #5
 575 007c 1C20     		movs	r0, #28
 576 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 577              	.LVL25:
 514:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 578              		.loc 1 514 5 view .LVU171
 579 0082 1C20     		movs	r0, #28
 580 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 581              	.LVL26:
 582 0088 D4E7     		b	.L29
 583              	.LVL27:
 584              	.L37:
 525:Core/Src/tim.c **** 
 585              		.loc 1 525 5 view .LVU172
 586              	.LBB6:
 525:Core/Src/tim.c **** 
 587              		.loc 1 525 5 view .LVU173
 525:Core/Src/tim.c **** 
 588              		.loc 1 525 5 view .LVU174
ARM GAS  /tmp/ccmGvKjA.s 			page 23


 589 008a 514B     		ldr	r3, .L41+16
 590 008c 9A6D     		ldr	r2, [r3, #88]
 591 008e 42F00202 		orr	r2, r2, #2
 592 0092 9A65     		str	r2, [r3, #88]
 525:Core/Src/tim.c **** 
 593              		.loc 1 525 5 view .LVU175
 594 0094 9A6D     		ldr	r2, [r3, #88]
 595 0096 02F00202 		and	r2, r2, #2
 596 009a 0292     		str	r2, [sp, #8]
 525:Core/Src/tim.c **** 
 597              		.loc 1 525 5 view .LVU176
 598 009c 029A     		ldr	r2, [sp, #8]
 599              	.LBE6:
 525:Core/Src/tim.c **** 
 600              		.loc 1 525 5 view .LVU177
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 601              		.loc 1 527 5 view .LVU178
 602              	.LBB7:
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 603              		.loc 1 527 5 view .LVU179
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 604              		.loc 1 527 5 view .LVU180
 605 009e DA6C     		ldr	r2, [r3, #76]
 606 00a0 42F00102 		orr	r2, r2, #1
 607 00a4 DA64     		str	r2, [r3, #76]
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 608              		.loc 1 527 5 view .LVU181
 609 00a6 DA6C     		ldr	r2, [r3, #76]
 610 00a8 02F00102 		and	r2, r2, #1
 611 00ac 0392     		str	r2, [sp, #12]
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 612              		.loc 1 527 5 view .LVU182
 613 00ae 039A     		ldr	r2, [sp, #12]
 614              	.LBE7:
 527:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 615              		.loc 1 527 5 view .LVU183
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 616              		.loc 1 528 5 view .LVU184
 617              	.LBB8:
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 618              		.loc 1 528 5 view .LVU185
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 619              		.loc 1 528 5 view .LVU186
 620 00b0 DA6C     		ldr	r2, [r3, #76]
 621 00b2 42F00402 		orr	r2, r2, #4
 622 00b6 DA64     		str	r2, [r3, #76]
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 623              		.loc 1 528 5 view .LVU187
 624 00b8 DB6C     		ldr	r3, [r3, #76]
 625 00ba 03F00403 		and	r3, r3, #4
 626 00be 0493     		str	r3, [sp, #16]
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 627              		.loc 1 528 5 view .LVU188
 628 00c0 049B     		ldr	r3, [sp, #16]
 629              	.LBE8:
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 630              		.loc 1 528 5 view .LVU189
ARM GAS  /tmp/ccmGvKjA.s 			page 24


 533:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 631              		.loc 1 533 5 view .LVU190
 533:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632              		.loc 1 533 25 is_stmt 0 view .LVU191
 633 00c2 1023     		movs	r3, #16
 634 00c4 0993     		str	r3, [sp, #36]
 534:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 635              		.loc 1 534 5 is_stmt 1 view .LVU192
 534:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 636              		.loc 1 534 26 is_stmt 0 view .LVU193
 637 00c6 0224     		movs	r4, #2
 638 00c8 0A94     		str	r4, [sp, #40]
 535:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 639              		.loc 1 535 5 is_stmt 1 view .LVU194
 535:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 640              		.loc 1 535 26 is_stmt 0 view .LVU195
 641 00ca 0125     		movs	r5, #1
 642 00cc 0B95     		str	r5, [sp, #44]
 536:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 643              		.loc 1 536 5 is_stmt 1 view .LVU196
 537:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 644              		.loc 1 537 5 view .LVU197
 537:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 645              		.loc 1 537 31 is_stmt 0 view .LVU198
 646 00ce 0D94     		str	r4, [sp, #52]
 538:Core/Src/tim.c **** 
 647              		.loc 1 538 5 is_stmt 1 view .LVU199
 648 00d0 09A9     		add	r1, sp, #36
 649 00d2 4FF09040 		mov	r0, #1207959552
 650              	.LVL28:
 538:Core/Src/tim.c **** 
 651              		.loc 1 538 5 is_stmt 0 view .LVU200
 652 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 653              	.LVL29:
 540:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 654              		.loc 1 540 5 is_stmt 1 view .LVU201
 540:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 540 25 is_stmt 0 view .LVU202
 656 00da 4023     		movs	r3, #64
 657 00dc 0993     		str	r3, [sp, #36]
 541:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 658              		.loc 1 541 5 is_stmt 1 view .LVU203
 541:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 659              		.loc 1 541 26 is_stmt 0 view .LVU204
 660 00de 0A94     		str	r4, [sp, #40]
 542:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 661              		.loc 1 542 5 is_stmt 1 view .LVU205
 542:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 662              		.loc 1 542 26 is_stmt 0 view .LVU206
 663 00e0 0B95     		str	r5, [sp, #44]
 543:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 664              		.loc 1 543 5 is_stmt 1 view .LVU207
 543:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 665              		.loc 1 543 27 is_stmt 0 view .LVU208
 666 00e2 0025     		movs	r5, #0
 667 00e4 0C95     		str	r5, [sp, #48]
 544:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /tmp/ccmGvKjA.s 			page 25


 668              		.loc 1 544 5 is_stmt 1 view .LVU209
 544:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 669              		.loc 1 544 31 is_stmt 0 view .LVU210
 670 00e6 0D94     		str	r4, [sp, #52]
 545:Core/Src/tim.c **** 
 671              		.loc 1 545 5 is_stmt 1 view .LVU211
 672 00e8 09A9     		add	r1, sp, #36
 673 00ea 3A48     		ldr	r0, .L41+20
 674 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 675              	.LVL30:
 548:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 676              		.loc 1 548 5 view .LVU212
 677 00f0 2A46     		mov	r2, r5
 678 00f2 0521     		movs	r1, #5
 679 00f4 1D20     		movs	r0, #29
 680 00f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 681              	.LVL31:
 549:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 682              		.loc 1 549 5 view .LVU213
 683 00fa 1D20     		movs	r0, #29
 684 00fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 685              	.LVL32:
 686 0100 98E7     		b	.L29
 687              	.LVL33:
 688              	.L38:
 560:Core/Src/tim.c **** 
 689              		.loc 1 560 5 view .LVU214
 690              	.LBB9:
 560:Core/Src/tim.c **** 
 691              		.loc 1 560 5 view .LVU215
 560:Core/Src/tim.c **** 
 692              		.loc 1 560 5 view .LVU216
 693 0102 334B     		ldr	r3, .L41+16
 694 0104 9A6D     		ldr	r2, [r3, #88]
 695 0106 42F00402 		orr	r2, r2, #4
 696 010a 9A65     		str	r2, [r3, #88]
 560:Core/Src/tim.c **** 
 697              		.loc 1 560 5 view .LVU217
 698 010c 9A6D     		ldr	r2, [r3, #88]
 699 010e 02F00402 		and	r2, r2, #4
 700 0112 0592     		str	r2, [sp, #20]
 560:Core/Src/tim.c **** 
 701              		.loc 1 560 5 view .LVU218
 702 0114 059A     		ldr	r2, [sp, #20]
 703              	.LBE9:
 560:Core/Src/tim.c **** 
 704              		.loc 1 560 5 view .LVU219
 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 705              		.loc 1 562 5 view .LVU220
 706              	.LBB10:
 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 707              		.loc 1 562 5 view .LVU221
 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 708              		.loc 1 562 5 view .LVU222
 709 0116 DA6C     		ldr	r2, [r3, #76]
 710 0118 42F00102 		orr	r2, r2, #1
 711 011c DA64     		str	r2, [r3, #76]
ARM GAS  /tmp/ccmGvKjA.s 			page 26


 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 712              		.loc 1 562 5 view .LVU223
 713 011e DB6C     		ldr	r3, [r3, #76]
 714 0120 03F00103 		and	r3, r3, #1
 715 0124 0693     		str	r3, [sp, #24]
 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 716              		.loc 1 562 5 view .LVU224
 717 0126 069B     		ldr	r3, [sp, #24]
 718              	.LBE10:
 562:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 719              		.loc 1 562 5 view .LVU225
 567:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 720              		.loc 1 567 5 view .LVU226
 567:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 721              		.loc 1 567 25 is_stmt 0 view .LVU227
 722 0128 4FF4C053 		mov	r3, #6144
 723 012c 0993     		str	r3, [sp, #36]
 568:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 724              		.loc 1 568 5 is_stmt 1 view .LVU228
 568:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 725              		.loc 1 568 26 is_stmt 0 view .LVU229
 726 012e 0223     		movs	r3, #2
 727 0130 0A93     		str	r3, [sp, #40]
 569:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 728              		.loc 1 569 5 is_stmt 1 view .LVU230
 570:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 729              		.loc 1 570 5 view .LVU231
 571:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 730              		.loc 1 571 5 view .LVU232
 571:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 731              		.loc 1 571 31 is_stmt 0 view .LVU233
 732 0132 0A23     		movs	r3, #10
 733 0134 0D93     		str	r3, [sp, #52]
 572:Core/Src/tim.c **** 
 734              		.loc 1 572 5 is_stmt 1 view .LVU234
 735 0136 09A9     		add	r1, sp, #36
 736 0138 4FF09040 		mov	r0, #1207959552
 737              	.LVL34:
 572:Core/Src/tim.c **** 
 738              		.loc 1 572 5 is_stmt 0 view .LVU235
 739 013c FFF7FEFF 		bl	HAL_GPIO_Init
 740              	.LVL35:
 575:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 741              		.loc 1 575 5 is_stmt 1 view .LVU236
 742 0140 0022     		movs	r2, #0
 743 0142 0521     		movs	r1, #5
 744 0144 1E20     		movs	r0, #30
 745 0146 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 746              	.LVL36:
 576:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 747              		.loc 1 576 5 view .LVU237
 748 014a 1E20     		movs	r0, #30
 749 014c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 750              	.LVL37:
 751 0150 70E7     		b	.L29
 752              	.LVL38:
 753              	.L39:
ARM GAS  /tmp/ccmGvKjA.s 			page 27


 587:Core/Src/tim.c **** 
 754              		.loc 1 587 5 view .LVU238
 755              	.LBB11:
 587:Core/Src/tim.c **** 
 756              		.loc 1 587 5 view .LVU239
 587:Core/Src/tim.c **** 
 757              		.loc 1 587 5 view .LVU240
 758 0152 1F4B     		ldr	r3, .L41+16
 759 0154 1A6E     		ldr	r2, [r3, #96]
 760 0156 42F48032 		orr	r2, r2, #65536
 761 015a 1A66     		str	r2, [r3, #96]
 587:Core/Src/tim.c **** 
 762              		.loc 1 587 5 view .LVU241
 763 015c 1B6E     		ldr	r3, [r3, #96]
 764 015e 03F48033 		and	r3, r3, #65536
 765 0162 0793     		str	r3, [sp, #28]
 587:Core/Src/tim.c **** 
 766              		.loc 1 587 5 view .LVU242
 767 0164 079B     		ldr	r3, [sp, #28]
 768              	.LBE11:
 587:Core/Src/tim.c **** 
 769              		.loc 1 587 5 view .LVU243
 590:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 770              		.loc 1 590 5 view .LVU244
 771 0166 0022     		movs	r2, #0
 772 0168 0521     		movs	r1, #5
 773 016a 1820     		movs	r0, #24
 774              	.LVL39:
 590:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 775              		.loc 1 590 5 is_stmt 0 view .LVU245
 776 016c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 777              	.LVL40:
 591:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 778              		.loc 1 591 5 is_stmt 1 view .LVU246
 779 0170 1820     		movs	r0, #24
 780 0172 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 781              	.LVL41:
 782 0176 5DE7     		b	.L29
 783              	.LVL42:
 784              	.L40:
 602:Core/Src/tim.c **** 
 785              		.loc 1 602 5 view .LVU247
 786              	.LBB12:
 602:Core/Src/tim.c **** 
 787              		.loc 1 602 5 view .LVU248
 602:Core/Src/tim.c **** 
 788              		.loc 1 602 5 view .LVU249
 789 0178 154B     		ldr	r3, .L41+16
 790 017a 1A6E     		ldr	r2, [r3, #96]
 791 017c 42F48012 		orr	r2, r2, #1048576
 792 0180 1A66     		str	r2, [r3, #96]
 602:Core/Src/tim.c **** 
 793              		.loc 1 602 5 view .LVU250
 794 0182 1B6E     		ldr	r3, [r3, #96]
 795 0184 03F48013 		and	r3, r3, #1048576
 796 0188 0893     		str	r3, [sp, #32]
 602:Core/Src/tim.c **** 
ARM GAS  /tmp/ccmGvKjA.s 			page 28


 797              		.loc 1 602 5 view .LVU251
 798 018a 089B     		ldr	r3, [sp, #32]
 799              	.LBE12:
 602:Core/Src/tim.c **** 
 800              		.loc 1 602 5 view .LVU252
 605:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_BRK_IRQn);
 801              		.loc 1 605 5 view .LVU253
 802 018c 0022     		movs	r2, #0
 803 018e 0521     		movs	r1, #5
 804 0190 4D20     		movs	r0, #77
 805              	.LVL43:
 605:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_BRK_IRQn);
 806              		.loc 1 605 5 is_stmt 0 view .LVU254
 807 0192 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 808              	.LVL44:
 606:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM20_UP_IRQn, 5, 0);
 809              		.loc 1 606 5 is_stmt 1 view .LVU255
 810 0196 4D20     		movs	r0, #77
 811 0198 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 812              	.LVL45:
 607:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 813              		.loc 1 607 5 view .LVU256
 814 019c 0022     		movs	r2, #0
 815 019e 0521     		movs	r1, #5
 816 01a0 4E20     		movs	r0, #78
 817 01a2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 818              	.LVL46:
 608:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM20_CC_IRQn, 5, 0);
 819              		.loc 1 608 5 view .LVU257
 820 01a6 4E20     		movs	r0, #78
 821 01a8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 822              	.LVL47:
 609:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM20_CC_IRQn);
 823              		.loc 1 609 5 view .LVU258
 824 01ac 0022     		movs	r2, #0
 825 01ae 0521     		movs	r1, #5
 826 01b0 5020     		movs	r0, #80
 827 01b2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 828              	.LVL48:
 610:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspInit 1 */
 829              		.loc 1 610 5 view .LVU259
 830 01b6 5020     		movs	r0, #80
 831 01b8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 832              	.LVL49:
 833              		.loc 1 615 1 is_stmt 0 view .LVU260
 834 01bc 3AE7     		b	.L29
 835              	.L42:
 836 01be 00BF     		.align	2
 837              	.L41:
 838 01c0 00040040 		.word	1073742848
 839 01c4 00080040 		.word	1073743872
 840 01c8 00400140 		.word	1073823744
 841 01cc 00500140 		.word	1073827840
 842 01d0 00100240 		.word	1073876992
 843 01d4 00080048 		.word	1207961600
 844              		.cfi_endproc
 845              	.LFE141:
ARM GAS  /tmp/ccmGvKjA.s 			page 29


 847              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 848              		.align	1
 849              		.global	HAL_TIM_Base_MspInit
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 854              	HAL_TIM_Base_MspInit:
 855              	.LVL50:
 856              	.LFB142:
 616:Core/Src/tim.c **** 
 617:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 618:Core/Src/tim.c **** {
 857              		.loc 1 618 1 is_stmt 1 view -0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 8
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		.loc 1 618 1 is_stmt 0 view .LVU262
 862 0000 00B5     		push	{lr}
 863              	.LCFI17:
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 14, -4
 866 0002 83B0     		sub	sp, sp, #12
 867              	.LCFI18:
 868              		.cfi_def_cfa_offset 16
 619:Core/Src/tim.c **** 
 620:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 869              		.loc 1 620 3 is_stmt 1 view .LVU263
 870              		.loc 1 620 20 is_stmt 0 view .LVU264
 871 0004 0368     		ldr	r3, [r0]
 872              		.loc 1 620 5 view .LVU265
 873 0006 134A     		ldr	r2, .L49
 874 0008 9342     		cmp	r3, r2
 875 000a 05D0     		beq	.L47
 621:Core/Src/tim.c ****   {
 622:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 623:Core/Src/tim.c **** 
 624:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 625:Core/Src/tim.c ****     /* TIM6 clock enable */
 626:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 627:Core/Src/tim.c **** 
 628:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 629:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 630:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 631:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 632:Core/Src/tim.c **** 
 633:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 634:Core/Src/tim.c ****   }
 635:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 876              		.loc 1 635 8 is_stmt 1 view .LVU266
 877              		.loc 1 635 10 is_stmt 0 view .LVU267
 878 000c 124A     		ldr	r2, .L49+4
 879 000e 9342     		cmp	r3, r2
 880 0010 15D0     		beq	.L48
 881              	.LVL51:
 882              	.L43:
 636:Core/Src/tim.c ****   {
 637:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
ARM GAS  /tmp/ccmGvKjA.s 			page 30


 638:Core/Src/tim.c **** 
 639:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 640:Core/Src/tim.c ****     /* TIM17 clock enable */
 641:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 642:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 643:Core/Src/tim.c **** 
 644:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 645:Core/Src/tim.c ****   }
 646:Core/Src/tim.c **** }
 883              		.loc 1 646 1 view .LVU268
 884 0012 03B0     		add	sp, sp, #12
 885              	.LCFI19:
 886              		.cfi_remember_state
 887              		.cfi_def_cfa_offset 4
 888              		@ sp needed
 889 0014 5DF804FB 		ldr	pc, [sp], #4
 890              	.LVL52:
 891              	.L47:
 892              	.LCFI20:
 893              		.cfi_restore_state
 626:Core/Src/tim.c **** 
 894              		.loc 1 626 5 is_stmt 1 view .LVU269
 895              	.LBB13:
 626:Core/Src/tim.c **** 
 896              		.loc 1 626 5 view .LVU270
 626:Core/Src/tim.c **** 
 897              		.loc 1 626 5 view .LVU271
 898 0018 104B     		ldr	r3, .L49+8
 899 001a 9A6D     		ldr	r2, [r3, #88]
 900 001c 42F01002 		orr	r2, r2, #16
 901 0020 9A65     		str	r2, [r3, #88]
 626:Core/Src/tim.c **** 
 902              		.loc 1 626 5 view .LVU272
 903 0022 9B6D     		ldr	r3, [r3, #88]
 904 0024 03F01003 		and	r3, r3, #16
 905 0028 0093     		str	r3, [sp]
 626:Core/Src/tim.c **** 
 906              		.loc 1 626 5 view .LVU273
 907 002a 009B     		ldr	r3, [sp]
 908              	.LBE13:
 626:Core/Src/tim.c **** 
 909              		.loc 1 626 5 view .LVU274
 629:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 910              		.loc 1 629 5 view .LVU275
 911 002c 0022     		movs	r2, #0
 912 002e 0521     		movs	r1, #5
 913 0030 3620     		movs	r0, #54
 914              	.LVL53:
 629:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 915              		.loc 1 629 5 is_stmt 0 view .LVU276
 916 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 917              	.LVL54:
 630:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 918              		.loc 1 630 5 is_stmt 1 view .LVU277
 919 0036 3620     		movs	r0, #54
 920 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 921              	.LVL55:
ARM GAS  /tmp/ccmGvKjA.s 			page 31


 922 003c E9E7     		b	.L43
 923              	.LVL56:
 924              	.L48:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 925              		.loc 1 641 5 view .LVU278
 926              	.LBB14:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 927              		.loc 1 641 5 view .LVU279
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 928              		.loc 1 641 5 view .LVU280
 929 003e 074B     		ldr	r3, .L49+8
 930 0040 1A6E     		ldr	r2, [r3, #96]
 931 0042 42F48022 		orr	r2, r2, #262144
 932 0046 1A66     		str	r2, [r3, #96]
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 933              		.loc 1 641 5 view .LVU281
 934 0048 1B6E     		ldr	r3, [r3, #96]
 935 004a 03F48023 		and	r3, r3, #262144
 936 004e 0193     		str	r3, [sp, #4]
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 937              		.loc 1 641 5 view .LVU282
 938 0050 019B     		ldr	r3, [sp, #4]
 939              	.LBE14:
 641:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 940              		.loc 1 641 5 discriminator 1 view .LVU283
 941              		.loc 1 646 1 is_stmt 0 view .LVU284
 942 0052 DEE7     		b	.L43
 943              	.L50:
 944              		.align	2
 945              	.L49:
 946 0054 00100040 		.word	1073745920
 947 0058 00480140 		.word	1073825792
 948 005c 00100240 		.word	1073876992
 949              		.cfi_endproc
 950              	.LFE142:
 952              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 953              		.align	1
 954              		.global	HAL_TIM_MspPostInit
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	HAL_TIM_MspPostInit:
 960              	.LVL57:
 961              	.LFB143:
 647:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 648:Core/Src/tim.c **** {
 962              		.loc 1 648 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 48
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		.loc 1 648 1 is_stmt 0 view .LVU286
 967 0000 10B5     		push	{r4, lr}
 968              	.LCFI21:
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 4, -8
 971              		.cfi_offset 14, -4
 972 0002 8CB0     		sub	sp, sp, #48
ARM GAS  /tmp/ccmGvKjA.s 			page 32


 973              	.LCFI22:
 974              		.cfi_def_cfa_offset 56
 649:Core/Src/tim.c **** 
 650:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 975              		.loc 1 650 3 is_stmt 1 view .LVU287
 976              		.loc 1 650 20 is_stmt 0 view .LVU288
 977 0004 0023     		movs	r3, #0
 978 0006 0793     		str	r3, [sp, #28]
 979 0008 0893     		str	r3, [sp, #32]
 980 000a 0993     		str	r3, [sp, #36]
 981 000c 0A93     		str	r3, [sp, #40]
 982 000e 0B93     		str	r3, [sp, #44]
 651:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 983              		.loc 1 651 3 is_stmt 1 view .LVU289
 984              		.loc 1 651 15 is_stmt 0 view .LVU290
 985 0010 0368     		ldr	r3, [r0]
 986              		.loc 1 651 5 view .LVU291
 987 0012 B3F1804F 		cmp	r3, #1073741824
 988 0016 0DD0     		beq	.L58
 652:Core/Src/tim.c ****   {
 653:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 654:Core/Src/tim.c **** 
 655:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 656:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 657:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 658:Core/Src/tim.c ****     PA10     ------> TIM2_CH4
 659:Core/Src/tim.c ****     */
 660:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 661:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 662:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 664:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 665:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 666:Core/Src/tim.c **** 
 667:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 668:Core/Src/tim.c **** 
 669:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 670:Core/Src/tim.c ****   }
 671:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 989              		.loc 1 671 8 is_stmt 1 view .LVU292
 990              		.loc 1 671 10 is_stmt 0 view .LVU293
 991 0018 474A     		ldr	r2, .L63
 992 001a 9342     		cmp	r3, r2
 993 001c 22D0     		beq	.L59
 672:Core/Src/tim.c ****   {
 673:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 674:Core/Src/tim.c **** 
 675:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 676:Core/Src/tim.c **** 
 677:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 678:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 679:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 680:Core/Src/tim.c ****     */
 681:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 682:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 683:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 684:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccmGvKjA.s 			page 33


 685:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 686:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 687:Core/Src/tim.c **** 
 688:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 689:Core/Src/tim.c **** 
 690:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 691:Core/Src/tim.c ****   }
 692:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 994              		.loc 1 692 8 is_stmt 1 view .LVU294
 995              		.loc 1 692 10 is_stmt 0 view .LVU295
 996 001e 474A     		ldr	r2, .L63+4
 997 0020 9342     		cmp	r3, r2
 998 0022 33D0     		beq	.L60
 693:Core/Src/tim.c ****   {
 694:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 695:Core/Src/tim.c **** 
 696:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 697:Core/Src/tim.c **** 
 698:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 699:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 700:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 701:Core/Src/tim.c ****     */
 702:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 703:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 705:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 706:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 707:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 708:Core/Src/tim.c **** 
 709:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 710:Core/Src/tim.c **** 
 711:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 712:Core/Src/tim.c ****   }
 713:Core/Src/tim.c ****   else if(timHandle->Instance==TIM15)
 999              		.loc 1 713 8 is_stmt 1 view .LVU296
 1000              		.loc 1 713 10 is_stmt 0 view .LVU297
 1001 0024 464A     		ldr	r2, .L63+8
 1002 0026 9342     		cmp	r3, r2
 1003 0028 45D0     		beq	.L61
 714:Core/Src/tim.c ****   {
 715:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 716:Core/Src/tim.c **** 
 717:Core/Src/tim.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 718:Core/Src/tim.c **** 
 719:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 720:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 721:Core/Src/tim.c ****     PA2     ------> TIM15_CH1
 722:Core/Src/tim.c ****     */
 723:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 724:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 725:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 726:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 727:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 728:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 729:Core/Src/tim.c **** 
 730:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 731:Core/Src/tim.c **** 
ARM GAS  /tmp/ccmGvKjA.s 			page 34


 732:Core/Src/tim.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 733:Core/Src/tim.c ****   }
 734:Core/Src/tim.c ****   else if(timHandle->Instance==TIM20)
 1004              		.loc 1 734 8 is_stmt 1 view .LVU298
 1005              		.loc 1 734 10 is_stmt 0 view .LVU299
 1006 002a 464A     		ldr	r2, .L63+12
 1007 002c 9342     		cmp	r3, r2
 1008 002e 58D0     		beq	.L62
 1009              	.LVL58:
 1010              	.L51:
 735:Core/Src/tim.c ****   {
 736:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspPostInit 0 */
 737:Core/Src/tim.c **** 
 738:Core/Src/tim.c ****   /* USER CODE END TIM20_MspPostInit 0 */
 739:Core/Src/tim.c **** 
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 741:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 742:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 743:Core/Src/tim.c ****     PC2     ------> TIM20_CH2
 744:Core/Src/tim.c ****     PB2     ------> TIM20_CH1
 745:Core/Src/tim.c ****     PC8     ------> TIM20_CH3
 746:Core/Src/tim.c ****     */
 747:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8;
 748:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 749:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 750:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 751:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 752:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 753:Core/Src/tim.c **** 
 754:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 755:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 756:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 757:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 758:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 759:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 760:Core/Src/tim.c **** 
 761:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspPostInit 1 */
 762:Core/Src/tim.c **** 
 763:Core/Src/tim.c ****   /* USER CODE END TIM20_MspPostInit 1 */
 764:Core/Src/tim.c ****   }
 765:Core/Src/tim.c **** 
 766:Core/Src/tim.c **** }
 1011              		.loc 1 766 1 view .LVU300
 1012 0030 0CB0     		add	sp, sp, #48
 1013              	.LCFI23:
 1014              		.cfi_remember_state
 1015              		.cfi_def_cfa_offset 8
 1016              		@ sp needed
 1017 0032 10BD     		pop	{r4, pc}
 1018              	.LVL59:
 1019              	.L58:
 1020              	.LCFI24:
 1021              		.cfi_restore_state
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1022              		.loc 1 656 5 is_stmt 1 view .LVU301
 1023              	.LBB15:
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/ccmGvKjA.s 			page 35


 1024              		.loc 1 656 5 view .LVU302
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1025              		.loc 1 656 5 view .LVU303
 1026 0034 03F50433 		add	r3, r3, #135168
 1027 0038 DA6C     		ldr	r2, [r3, #76]
 1028 003a 42F00102 		orr	r2, r2, #1
 1029 003e DA64     		str	r2, [r3, #76]
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1030              		.loc 1 656 5 view .LVU304
 1031 0040 DB6C     		ldr	r3, [r3, #76]
 1032 0042 03F00103 		and	r3, r3, #1
 1033 0046 0193     		str	r3, [sp, #4]
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1034              		.loc 1 656 5 view .LVU305
 1035 0048 019B     		ldr	r3, [sp, #4]
 1036              	.LBE15:
 656:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 1037              		.loc 1 656 5 view .LVU306
 660:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1038              		.loc 1 660 5 view .LVU307
 660:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1039              		.loc 1 660 25 is_stmt 0 view .LVU308
 1040 004a 4FF48063 		mov	r3, #1024
 1041 004e 0793     		str	r3, [sp, #28]
 661:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1042              		.loc 1 661 5 is_stmt 1 view .LVU309
 661:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1043              		.loc 1 661 26 is_stmt 0 view .LVU310
 1044 0050 0223     		movs	r3, #2
 1045 0052 0893     		str	r3, [sp, #32]
 662:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1046              		.loc 1 662 5 is_stmt 1 view .LVU311
 663:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 1047              		.loc 1 663 5 view .LVU312
 664:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1048              		.loc 1 664 5 view .LVU313
 664:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1049              		.loc 1 664 31 is_stmt 0 view .LVU314
 1050 0054 0A23     		movs	r3, #10
 1051 0056 0B93     		str	r3, [sp, #44]
 665:Core/Src/tim.c **** 
 1052              		.loc 1 665 5 is_stmt 1 view .LVU315
 1053 0058 07A9     		add	r1, sp, #28
 1054 005a 4FF09040 		mov	r0, #1207959552
 1055              	.LVL60:
 665:Core/Src/tim.c **** 
 1056              		.loc 1 665 5 is_stmt 0 view .LVU316
 1057 005e FFF7FEFF 		bl	HAL_GPIO_Init
 1058              	.LVL61:
 1059 0062 E5E7     		b	.L51
 1060              	.LVL62:
 1061              	.L59:
 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1062              		.loc 1 677 5 is_stmt 1 view .LVU317
 1063              	.LBB16:
 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1064              		.loc 1 677 5 view .LVU318
ARM GAS  /tmp/ccmGvKjA.s 			page 36


 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1065              		.loc 1 677 5 view .LVU319
 1066 0064 384B     		ldr	r3, .L63+16
 1067 0066 DA6C     		ldr	r2, [r3, #76]
 1068 0068 42F00202 		orr	r2, r2, #2
 1069 006c DA64     		str	r2, [r3, #76]
 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1070              		.loc 1 677 5 view .LVU320
 1071 006e DB6C     		ldr	r3, [r3, #76]
 1072 0070 03F00203 		and	r3, r3, #2
 1073 0074 0293     		str	r3, [sp, #8]
 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1074              		.loc 1 677 5 view .LVU321
 1075 0076 029B     		ldr	r3, [sp, #8]
 1076              	.LBE16:
 677:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 1077              		.loc 1 677 5 view .LVU322
 681:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1078              		.loc 1 681 5 view .LVU323
 681:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1079              		.loc 1 681 25 is_stmt 0 view .LVU324
 1080 0078 0123     		movs	r3, #1
 1081 007a 0793     		str	r3, [sp, #28]
 682:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1082              		.loc 1 682 5 is_stmt 1 view .LVU325
 682:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1083              		.loc 1 682 26 is_stmt 0 view .LVU326
 1084 007c 0223     		movs	r3, #2
 1085 007e 0893     		str	r3, [sp, #32]
 683:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1086              		.loc 1 683 5 is_stmt 1 view .LVU327
 684:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1087              		.loc 1 684 5 view .LVU328
 685:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1088              		.loc 1 685 5 view .LVU329
 685:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1089              		.loc 1 685 31 is_stmt 0 view .LVU330
 1090 0080 0B93     		str	r3, [sp, #44]
 686:Core/Src/tim.c **** 
 1091              		.loc 1 686 5 is_stmt 1 view .LVU331
 1092 0082 07A9     		add	r1, sp, #28
 1093 0084 3148     		ldr	r0, .L63+20
 1094              	.LVL63:
 686:Core/Src/tim.c **** 
 1095              		.loc 1 686 5 is_stmt 0 view .LVU332
 1096 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 1097              	.LVL64:
 1098 008a D1E7     		b	.L51
 1099              	.LVL65:
 1100              	.L60:
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1101              		.loc 1 698 5 is_stmt 1 view .LVU333
 1102              	.LBB17:
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1103              		.loc 1 698 5 view .LVU334
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1104              		.loc 1 698 5 view .LVU335
ARM GAS  /tmp/ccmGvKjA.s 			page 37


 1105 008c 2E4B     		ldr	r3, .L63+16
 1106 008e DA6C     		ldr	r2, [r3, #76]
 1107 0090 42F00202 		orr	r2, r2, #2
 1108 0094 DA64     		str	r2, [r3, #76]
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1109              		.loc 1 698 5 view .LVU336
 1110 0096 DB6C     		ldr	r3, [r3, #76]
 1111 0098 03F00203 		and	r3, r3, #2
 1112 009c 0393     		str	r3, [sp, #12]
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1113              		.loc 1 698 5 view .LVU337
 1114 009e 039B     		ldr	r3, [sp, #12]
 1115              	.LBE17:
 698:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 1116              		.loc 1 698 5 view .LVU338
 702:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1117              		.loc 1 702 5 view .LVU339
 702:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1118              		.loc 1 702 25 is_stmt 0 view .LVU340
 1119 00a0 4FF40073 		mov	r3, #512
 1120 00a4 0793     		str	r3, [sp, #28]
 703:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1121              		.loc 1 703 5 is_stmt 1 view .LVU341
 703:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1122              		.loc 1 703 26 is_stmt 0 view .LVU342
 1123 00a6 0223     		movs	r3, #2
 1124 00a8 0893     		str	r3, [sp, #32]
 704:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1125              		.loc 1 704 5 is_stmt 1 view .LVU343
 705:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1126              		.loc 1 705 5 view .LVU344
 706:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1127              		.loc 1 706 5 view .LVU345
 706:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1128              		.loc 1 706 31 is_stmt 0 view .LVU346
 1129 00aa 0B93     		str	r3, [sp, #44]
 707:Core/Src/tim.c **** 
 1130              		.loc 1 707 5 is_stmt 1 view .LVU347
 1131 00ac 07A9     		add	r1, sp, #28
 1132 00ae 2748     		ldr	r0, .L63+20
 1133              	.LVL66:
 707:Core/Src/tim.c **** 
 1134              		.loc 1 707 5 is_stmt 0 view .LVU348
 1135 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1136              	.LVL67:
 1137 00b4 BCE7     		b	.L51
 1138              	.LVL68:
 1139              	.L61:
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1140              		.loc 1 719 5 is_stmt 1 view .LVU349
 1141              	.LBB18:
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1142              		.loc 1 719 5 view .LVU350
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1143              		.loc 1 719 5 view .LVU351
 1144 00b6 244B     		ldr	r3, .L63+16
 1145 00b8 DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/ccmGvKjA.s 			page 38


 1146 00ba 42F00102 		orr	r2, r2, #1
 1147 00be DA64     		str	r2, [r3, #76]
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1148              		.loc 1 719 5 view .LVU352
 1149 00c0 DB6C     		ldr	r3, [r3, #76]
 1150 00c2 03F00103 		and	r3, r3, #1
 1151 00c6 0493     		str	r3, [sp, #16]
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1152              		.loc 1 719 5 view .LVU353
 1153 00c8 049B     		ldr	r3, [sp, #16]
 1154              	.LBE18:
 719:Core/Src/tim.c ****     /**TIM15 GPIO Configuration
 1155              		.loc 1 719 5 view .LVU354
 723:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1156              		.loc 1 723 5 view .LVU355
 723:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1157              		.loc 1 723 25 is_stmt 0 view .LVU356
 1158 00ca 0423     		movs	r3, #4
 1159 00cc 0793     		str	r3, [sp, #28]
 724:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1160              		.loc 1 724 5 is_stmt 1 view .LVU357
 724:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1161              		.loc 1 724 26 is_stmt 0 view .LVU358
 1162 00ce 0223     		movs	r3, #2
 1163 00d0 0893     		str	r3, [sp, #32]
 725:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1164              		.loc 1 725 5 is_stmt 1 view .LVU359
 726:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 1165              		.loc 1 726 5 view .LVU360
 727:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1166              		.loc 1 727 5 view .LVU361
 727:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1167              		.loc 1 727 31 is_stmt 0 view .LVU362
 1168 00d2 0923     		movs	r3, #9
 1169 00d4 0B93     		str	r3, [sp, #44]
 728:Core/Src/tim.c **** 
 1170              		.loc 1 728 5 is_stmt 1 view .LVU363
 1171 00d6 07A9     		add	r1, sp, #28
 1172 00d8 4FF09040 		mov	r0, #1207959552
 1173              	.LVL69:
 728:Core/Src/tim.c **** 
 1174              		.loc 1 728 5 is_stmt 0 view .LVU364
 1175 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 1176              	.LVL70:
 1177 00e0 A6E7     		b	.L51
 1178              	.LVL71:
 1179              	.L62:
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1180              		.loc 1 740 5 is_stmt 1 view .LVU365
 1181              	.LBB19:
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1182              		.loc 1 740 5 view .LVU366
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1183              		.loc 1 740 5 view .LVU367
 1184 00e2 194B     		ldr	r3, .L63+16
 1185 00e4 DA6C     		ldr	r2, [r3, #76]
 1186 00e6 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccmGvKjA.s 			page 39


 1187 00ea DA64     		str	r2, [r3, #76]
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1188              		.loc 1 740 5 view .LVU368
 1189 00ec DA6C     		ldr	r2, [r3, #76]
 1190 00ee 02F00402 		and	r2, r2, #4
 1191 00f2 0592     		str	r2, [sp, #20]
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1192              		.loc 1 740 5 view .LVU369
 1193 00f4 059A     		ldr	r2, [sp, #20]
 1194              	.LBE19:
 740:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1195              		.loc 1 740 5 view .LVU370
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1196              		.loc 1 741 5 view .LVU371
 1197              	.LBB20:
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1198              		.loc 1 741 5 view .LVU372
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1199              		.loc 1 741 5 view .LVU373
 1200 00f6 DA6C     		ldr	r2, [r3, #76]
 1201 00f8 42F00202 		orr	r2, r2, #2
 1202 00fc DA64     		str	r2, [r3, #76]
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1203              		.loc 1 741 5 view .LVU374
 1204 00fe DB6C     		ldr	r3, [r3, #76]
 1205 0100 03F00203 		and	r3, r3, #2
 1206 0104 0693     		str	r3, [sp, #24]
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1207              		.loc 1 741 5 view .LVU375
 1208 0106 069B     		ldr	r3, [sp, #24]
 1209              	.LBE20:
 741:Core/Src/tim.c ****     /**TIM20 GPIO Configuration
 1210              		.loc 1 741 5 view .LVU376
 747:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1211              		.loc 1 747 5 view .LVU377
 747:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1212              		.loc 1 747 25 is_stmt 0 view .LVU378
 1213 0108 4FF48273 		mov	r3, #260
 1214 010c 0793     		str	r3, [sp, #28]
 748:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1215              		.loc 1 748 5 is_stmt 1 view .LVU379
 748:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1216              		.loc 1 748 26 is_stmt 0 view .LVU380
 1217 010e 0224     		movs	r4, #2
 1218 0110 0894     		str	r4, [sp, #32]
 749:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1219              		.loc 1 749 5 is_stmt 1 view .LVU381
 750:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 1220              		.loc 1 750 5 view .LVU382
 751:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1221              		.loc 1 751 5 view .LVU383
 751:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1222              		.loc 1 751 31 is_stmt 0 view .LVU384
 1223 0112 0623     		movs	r3, #6
 1224 0114 0B93     		str	r3, [sp, #44]
 752:Core/Src/tim.c **** 
 1225              		.loc 1 752 5 is_stmt 1 view .LVU385
ARM GAS  /tmp/ccmGvKjA.s 			page 40


 1226 0116 07A9     		add	r1, sp, #28
 1227 0118 0D48     		ldr	r0, .L63+24
 1228              	.LVL72:
 752:Core/Src/tim.c **** 
 1229              		.loc 1 752 5 is_stmt 0 view .LVU386
 1230 011a FFF7FEFF 		bl	HAL_GPIO_Init
 1231              	.LVL73:
 754:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1232              		.loc 1 754 5 is_stmt 1 view .LVU387
 754:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1233              		.loc 1 754 25 is_stmt 0 view .LVU388
 1234 011e 0423     		movs	r3, #4
 1235 0120 0793     		str	r3, [sp, #28]
 755:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1236              		.loc 1 755 5 is_stmt 1 view .LVU389
 755:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1237              		.loc 1 755 26 is_stmt 0 view .LVU390
 1238 0122 0894     		str	r4, [sp, #32]
 756:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1239              		.loc 1 756 5 is_stmt 1 view .LVU391
 756:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1240              		.loc 1 756 26 is_stmt 0 view .LVU392
 1241 0124 0023     		movs	r3, #0
 1242 0126 0993     		str	r3, [sp, #36]
 757:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 1243              		.loc 1 757 5 is_stmt 1 view .LVU393
 757:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 1244              		.loc 1 757 27 is_stmt 0 view .LVU394
 1245 0128 0A93     		str	r3, [sp, #40]
 758:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1246              		.loc 1 758 5 is_stmt 1 view .LVU395
 758:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1247              		.loc 1 758 31 is_stmt 0 view .LVU396
 1248 012a 0323     		movs	r3, #3
 1249 012c 0B93     		str	r3, [sp, #44]
 759:Core/Src/tim.c **** 
 1250              		.loc 1 759 5 is_stmt 1 view .LVU397
 1251 012e 07A9     		add	r1, sp, #28
 1252 0130 0648     		ldr	r0, .L63+20
 1253 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 1254              	.LVL74:
 1255              		.loc 1 766 1 is_stmt 0 view .LVU398
 1256 0136 7BE7     		b	.L51
 1257              	.L64:
 1258              		.align	2
 1259              	.L63:
 1260 0138 00040040 		.word	1073742848
 1261 013c 00080040 		.word	1073743872
 1262 0140 00400140 		.word	1073823744
 1263 0144 00500140 		.word	1073827840
 1264 0148 00100240 		.word	1073876992
 1265 014c 00040048 		.word	1207960576
 1266 0150 00080048 		.word	1207961600
 1267              		.cfi_endproc
 1268              	.LFE143:
 1270              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1271              		.align	1
ARM GAS  /tmp/ccmGvKjA.s 			page 41


 1272              		.global	MX_TIM2_Init
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	MX_TIM2_Init:
 1278              	.LFB133:
  84:Core/Src/tim.c **** 
 1279              		.loc 1 84 1 is_stmt 1 view -0
 1280              		.cfi_startproc
 1281              		@ args = 0, pretend = 0, frame = 80
 1282              		@ frame_needed = 0, uses_anonymous_args = 0
 1283 0000 00B5     		push	{lr}
 1284              	.LCFI25:
 1285              		.cfi_def_cfa_offset 4
 1286              		.cfi_offset 14, -4
 1287 0002 95B0     		sub	sp, sp, #84
 1288              	.LCFI26:
 1289              		.cfi_def_cfa_offset 88
  90:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1290              		.loc 1 90 3 view .LVU400
  90:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1291              		.loc 1 90 27 is_stmt 0 view .LVU401
 1292 0004 2422     		movs	r2, #36
 1293 0006 0021     		movs	r1, #0
 1294 0008 0BA8     		add	r0, sp, #44
 1295 000a FFF7FEFF 		bl	memset
 1296              	.LVL75:
  91:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1297              		.loc 1 91 3 is_stmt 1 view .LVU402
  91:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1298              		.loc 1 91 27 is_stmt 0 view .LVU403
 1299 000e 0023     		movs	r3, #0
 1300 0010 0893     		str	r3, [sp, #32]
 1301 0012 0993     		str	r3, [sp, #36]
 1302 0014 0A93     		str	r3, [sp, #40]
  92:Core/Src/tim.c **** 
 1303              		.loc 1 92 3 is_stmt 1 view .LVU404
  92:Core/Src/tim.c **** 
 1304              		.loc 1 92 22 is_stmt 0 view .LVU405
 1305 0016 0193     		str	r3, [sp, #4]
 1306 0018 0293     		str	r3, [sp, #8]
 1307 001a 0393     		str	r3, [sp, #12]
 1308 001c 0493     		str	r3, [sp, #16]
 1309 001e 0593     		str	r3, [sp, #20]
 1310 0020 0693     		str	r3, [sp, #24]
 1311 0022 0793     		str	r3, [sp, #28]
  97:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 1312              		.loc 1 97 3 is_stmt 1 view .LVU406
  97:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 1313              		.loc 1 97 18 is_stmt 0 view .LVU407
 1314 0024 2348     		ldr	r0, .L75
 1315 0026 4FF08042 		mov	r2, #1073741824
 1316 002a 0260     		str	r2, [r0]
  98:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1317              		.loc 1 98 3 is_stmt 1 view .LVU408
  98:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1318              		.loc 1 98 24 is_stmt 0 view .LVU409
ARM GAS  /tmp/ccmGvKjA.s 			page 42


 1319 002c 0922     		movs	r2, #9
 1320 002e 4260     		str	r2, [r0, #4]
  99:Core/Src/tim.c ****   htim2.Init.Period = 4999;
 1321              		.loc 1 99 3 is_stmt 1 view .LVU410
  99:Core/Src/tim.c ****   htim2.Init.Period = 4999;
 1322              		.loc 1 99 26 is_stmt 0 view .LVU411
 1323 0030 8360     		str	r3, [r0, #8]
 100:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1324              		.loc 1 100 3 is_stmt 1 view .LVU412
 100:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1325              		.loc 1 100 21 is_stmt 0 view .LVU413
 1326 0032 41F28732 		movw	r2, #4999
 1327 0036 C260     		str	r2, [r0, #12]
 101:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1328              		.loc 1 101 3 is_stmt 1 view .LVU414
 101:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1329              		.loc 1 101 28 is_stmt 0 view .LVU415
 1330 0038 0361     		str	r3, [r0, #16]
 102:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 1331              		.loc 1 102 3 is_stmt 1 view .LVU416
 102:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 1332              		.loc 1 102 32 is_stmt 0 view .LVU417
 1333 003a 8023     		movs	r3, #128
 1334 003c 8361     		str	r3, [r0, #24]
 103:Core/Src/tim.c ****   {
 1335              		.loc 1 103 3 is_stmt 1 view .LVU418
 103:Core/Src/tim.c ****   {
 1336              		.loc 1 103 7 is_stmt 0 view .LVU419
 1337 003e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1338              	.LVL76:
 103:Core/Src/tim.c ****   {
 1339              		.loc 1 103 6 discriminator 1 view .LVU420
 1340 0042 0028     		cmp	r0, #0
 1341 0044 2AD1     		bne	.L71
 1342              	.L66:
 107:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1343              		.loc 1 107 3 is_stmt 1 view .LVU421
 107:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1344              		.loc 1 107 23 is_stmt 0 view .LVU422
 1345 0046 0323     		movs	r3, #3
 1346 0048 0B93     		str	r3, [sp, #44]
 108:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1347              		.loc 1 108 3 is_stmt 1 view .LVU423
 108:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1348              		.loc 1 108 23 is_stmt 0 view .LVU424
 1349 004a 0023     		movs	r3, #0
 1350 004c 0C93     		str	r3, [sp, #48]
 109:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1351              		.loc 1 109 3 is_stmt 1 view .LVU425
 109:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1352              		.loc 1 109 24 is_stmt 0 view .LVU426
 1353 004e 0122     		movs	r2, #1
 1354 0050 0D92     		str	r2, [sp, #52]
 110:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1355              		.loc 1 110 3 is_stmt 1 view .LVU427
 110:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1356              		.loc 1 110 24 is_stmt 0 view .LVU428
ARM GAS  /tmp/ccmGvKjA.s 			page 43


 1357 0052 0E93     		str	r3, [sp, #56]
 111:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1358              		.loc 1 111 3 is_stmt 1 view .LVU429
 111:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1359              		.loc 1 111 21 is_stmt 0 view .LVU430
 1360 0054 0F93     		str	r3, [sp, #60]
 112:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1361              		.loc 1 112 3 is_stmt 1 view .LVU431
 112:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1362              		.loc 1 112 23 is_stmt 0 view .LVU432
 1363 0056 1093     		str	r3, [sp, #64]
 113:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1364              		.loc 1 113 3 is_stmt 1 view .LVU433
 113:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1365              		.loc 1 113 24 is_stmt 0 view .LVU434
 1366 0058 1192     		str	r2, [sp, #68]
 114:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1367              		.loc 1 114 3 is_stmt 1 view .LVU435
 114:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1368              		.loc 1 114 24 is_stmt 0 view .LVU436
 1369 005a 1293     		str	r3, [sp, #72]
 115:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 1370              		.loc 1 115 3 is_stmt 1 view .LVU437
 115:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 1371              		.loc 1 115 21 is_stmt 0 view .LVU438
 1372 005c 1393     		str	r3, [sp, #76]
 116:Core/Src/tim.c ****   {
 1373              		.loc 1 116 3 is_stmt 1 view .LVU439
 116:Core/Src/tim.c ****   {
 1374              		.loc 1 116 7 is_stmt 0 view .LVU440
 1375 005e 0BA9     		add	r1, sp, #44
 1376 0060 1448     		ldr	r0, .L75
 1377 0062 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1378              	.LVL77:
 116:Core/Src/tim.c ****   {
 1379              		.loc 1 116 6 discriminator 1 view .LVU441
 1380 0066 E0B9     		cbnz	r0, .L72
 1381              	.L67:
 120:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1382              		.loc 1 120 3 is_stmt 1 view .LVU442
 120:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1383              		.loc 1 120 37 is_stmt 0 view .LVU443
 1384 0068 0023     		movs	r3, #0
 1385 006a 0893     		str	r3, [sp, #32]
 121:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1386              		.loc 1 121 3 is_stmt 1 view .LVU444
 121:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1387              		.loc 1 121 33 is_stmt 0 view .LVU445
 1388 006c 0A93     		str	r3, [sp, #40]
 122:Core/Src/tim.c ****   {
 1389              		.loc 1 122 3 is_stmt 1 view .LVU446
 122:Core/Src/tim.c ****   {
 1390              		.loc 1 122 7 is_stmt 0 view .LVU447
 1391 006e 08A9     		add	r1, sp, #32
 1392 0070 1048     		ldr	r0, .L75
 1393 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1394              	.LVL78:
ARM GAS  /tmp/ccmGvKjA.s 			page 44


 122:Core/Src/tim.c ****   {
 1395              		.loc 1 122 6 discriminator 1 view .LVU448
 1396 0076 B8B9     		cbnz	r0, .L73
 1397              	.L68:
 126:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1398              		.loc 1 126 3 is_stmt 1 view .LVU449
 126:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1399              		.loc 1 126 20 is_stmt 0 view .LVU450
 1400 0078 6023     		movs	r3, #96
 1401 007a 0193     		str	r3, [sp, #4]
 127:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1402              		.loc 1 127 3 is_stmt 1 view .LVU451
 127:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1403              		.loc 1 127 19 is_stmt 0 view .LVU452
 1404 007c 0023     		movs	r3, #0
 1405 007e 0293     		str	r3, [sp, #8]
 128:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1406              		.loc 1 128 3 is_stmt 1 view .LVU453
 128:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1407              		.loc 1 128 24 is_stmt 0 view .LVU454
 1408 0080 0393     		str	r3, [sp, #12]
 129:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1409              		.loc 1 129 3 is_stmt 1 view .LVU455
 129:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1410              		.loc 1 129 24 is_stmt 0 view .LVU456
 1411 0082 0593     		str	r3, [sp, #20]
 130:Core/Src/tim.c ****   {
 1412              		.loc 1 130 3 is_stmt 1 view .LVU457
 130:Core/Src/tim.c ****   {
 1413              		.loc 1 130 7 is_stmt 0 view .LVU458
 1414 0084 0C22     		movs	r2, #12
 1415 0086 01A9     		add	r1, sp, #4
 1416 0088 0A48     		ldr	r0, .L75
 1417 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1418              	.LVL79:
 130:Core/Src/tim.c ****   {
 1419              		.loc 1 130 6 discriminator 1 view .LVU459
 1420 008e 70B9     		cbnz	r0, .L74
 1421              	.L69:
 137:Core/Src/tim.c **** 
 1422              		.loc 1 137 3 is_stmt 1 view .LVU460
 1423 0090 0848     		ldr	r0, .L75
 1424 0092 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1425              	.LVL80:
 139:Core/Src/tim.c **** /* TIM3 init function */
 1426              		.loc 1 139 1 is_stmt 0 view .LVU461
 1427 0096 15B0     		add	sp, sp, #84
 1428              	.LCFI27:
 1429              		.cfi_remember_state
 1430              		.cfi_def_cfa_offset 4
 1431              		@ sp needed
 1432 0098 5DF804FB 		ldr	pc, [sp], #4
 1433              	.L71:
 1434              	.LCFI28:
 1435              		.cfi_restore_state
 105:Core/Src/tim.c ****   }
 1436              		.loc 1 105 5 is_stmt 1 view .LVU462
ARM GAS  /tmp/ccmGvKjA.s 			page 45


 1437 009c FFF7FEFF 		bl	Error_Handler
 1438              	.LVL81:
 1439 00a0 D1E7     		b	.L66
 1440              	.L72:
 118:Core/Src/tim.c ****   }
 1441              		.loc 1 118 5 view .LVU463
 1442 00a2 FFF7FEFF 		bl	Error_Handler
 1443              	.LVL82:
 1444 00a6 DFE7     		b	.L67
 1445              	.L73:
 124:Core/Src/tim.c ****   }
 1446              		.loc 1 124 5 view .LVU464
 1447 00a8 FFF7FEFF 		bl	Error_Handler
 1448              	.LVL83:
 1449 00ac E4E7     		b	.L68
 1450              	.L74:
 132:Core/Src/tim.c ****   }
 1451              		.loc 1 132 5 view .LVU465
 1452 00ae FFF7FEFF 		bl	Error_Handler
 1453              	.LVL84:
 1454 00b2 EDE7     		b	.L69
 1455              	.L76:
 1456              		.align	2
 1457              	.L75:
 1458 00b4 00000000 		.word	htim2
 1459              		.cfi_endproc
 1460              	.LFE133:
 1462              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1463              		.align	1
 1464              		.global	MX_TIM3_Init
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1469              	MX_TIM3_Init:
 1470              	.LFB134:
 142:Core/Src/tim.c **** 
 1471              		.loc 1 142 1 view -0
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 80
 1474              		@ frame_needed = 0, uses_anonymous_args = 0
 1475 0000 00B5     		push	{lr}
 1476              	.LCFI29:
 1477              		.cfi_def_cfa_offset 4
 1478              		.cfi_offset 14, -4
 1479 0002 95B0     		sub	sp, sp, #84
 1480              	.LCFI30:
 1481              		.cfi_def_cfa_offset 88
 148:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1482              		.loc 1 148 3 view .LVU467
 148:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1483              		.loc 1 148 27 is_stmt 0 view .LVU468
 1484 0004 2422     		movs	r2, #36
 1485 0006 0021     		movs	r1, #0
 1486 0008 0BA8     		add	r0, sp, #44
 1487 000a FFF7FEFF 		bl	memset
 1488              	.LVL85:
 149:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /tmp/ccmGvKjA.s 			page 46


 1489              		.loc 1 149 3 is_stmt 1 view .LVU469
 149:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1490              		.loc 1 149 27 is_stmt 0 view .LVU470
 1491 000e 0023     		movs	r3, #0
 1492 0010 0893     		str	r3, [sp, #32]
 1493 0012 0993     		str	r3, [sp, #36]
 1494 0014 0A93     		str	r3, [sp, #40]
 150:Core/Src/tim.c **** 
 1495              		.loc 1 150 3 is_stmt 1 view .LVU471
 150:Core/Src/tim.c **** 
 1496              		.loc 1 150 22 is_stmt 0 view .LVU472
 1497 0016 0193     		str	r3, [sp, #4]
 1498 0018 0293     		str	r3, [sp, #8]
 1499 001a 0393     		str	r3, [sp, #12]
 1500 001c 0493     		str	r3, [sp, #16]
 1501 001e 0593     		str	r3, [sp, #20]
 1502 0020 0693     		str	r3, [sp, #24]
 1503 0022 0793     		str	r3, [sp, #28]
 155:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1504              		.loc 1 155 3 is_stmt 1 view .LVU473
 155:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1505              		.loc 1 155 18 is_stmt 0 view .LVU474
 1506 0024 2248     		ldr	r0, .L87
 1507 0026 234A     		ldr	r2, .L87+4
 1508 0028 0260     		str	r2, [r0]
 156:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1509              		.loc 1 156 3 is_stmt 1 view .LVU475
 156:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1510              		.loc 1 156 24 is_stmt 0 view .LVU476
 1511 002a 4360     		str	r3, [r0, #4]
 157:Core/Src/tim.c ****   htim3.Init.Period = 4999;
 1512              		.loc 1 157 3 is_stmt 1 view .LVU477
 157:Core/Src/tim.c ****   htim3.Init.Period = 4999;
 1513              		.loc 1 157 26 is_stmt 0 view .LVU478
 1514 002c 8360     		str	r3, [r0, #8]
 158:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1515              		.loc 1 158 3 is_stmt 1 view .LVU479
 158:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1516              		.loc 1 158 21 is_stmt 0 view .LVU480
 1517 002e 41F28732 		movw	r2, #4999
 1518 0032 C260     		str	r2, [r0, #12]
 159:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1519              		.loc 1 159 3 is_stmt 1 view .LVU481
 159:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1520              		.loc 1 159 28 is_stmt 0 view .LVU482
 1521 0034 0361     		str	r3, [r0, #16]
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1522              		.loc 1 160 3 is_stmt 1 view .LVU483
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1523              		.loc 1 160 32 is_stmt 0 view .LVU484
 1524 0036 8023     		movs	r3, #128
 1525 0038 8361     		str	r3, [r0, #24]
 161:Core/Src/tim.c ****   {
 1526              		.loc 1 161 3 is_stmt 1 view .LVU485
 161:Core/Src/tim.c ****   {
 1527              		.loc 1 161 7 is_stmt 0 view .LVU486
 1528 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  /tmp/ccmGvKjA.s 			page 47


 1529              	.LVL86:
 161:Core/Src/tim.c ****   {
 1530              		.loc 1 161 6 discriminator 1 view .LVU487
 1531 003e 0028     		cmp	r0, #0
 1532 0040 2AD1     		bne	.L83
 1533              	.L78:
 165:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1534              		.loc 1 165 3 is_stmt 1 view .LVU488
 165:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1535              		.loc 1 165 23 is_stmt 0 view .LVU489
 1536 0042 0323     		movs	r3, #3
 1537 0044 0B93     		str	r3, [sp, #44]
 166:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1538              		.loc 1 166 3 is_stmt 1 view .LVU490
 166:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1539              		.loc 1 166 23 is_stmt 0 view .LVU491
 1540 0046 0023     		movs	r3, #0
 1541 0048 0C93     		str	r3, [sp, #48]
 167:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1542              		.loc 1 167 3 is_stmt 1 view .LVU492
 167:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1543              		.loc 1 167 24 is_stmt 0 view .LVU493
 1544 004a 0122     		movs	r2, #1
 1545 004c 0D92     		str	r2, [sp, #52]
 168:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1546              		.loc 1 168 3 is_stmt 1 view .LVU494
 168:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1547              		.loc 1 168 24 is_stmt 0 view .LVU495
 1548 004e 0E93     		str	r3, [sp, #56]
 169:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1549              		.loc 1 169 3 is_stmt 1 view .LVU496
 169:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1550              		.loc 1 169 21 is_stmt 0 view .LVU497
 1551 0050 0F93     		str	r3, [sp, #60]
 170:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1552              		.loc 1 170 3 is_stmt 1 view .LVU498
 170:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1553              		.loc 1 170 23 is_stmt 0 view .LVU499
 1554 0052 1093     		str	r3, [sp, #64]
 171:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1555              		.loc 1 171 3 is_stmt 1 view .LVU500
 171:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1556              		.loc 1 171 24 is_stmt 0 view .LVU501
 1557 0054 1192     		str	r2, [sp, #68]
 172:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1558              		.loc 1 172 3 is_stmt 1 view .LVU502
 172:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1559              		.loc 1 172 24 is_stmt 0 view .LVU503
 1560 0056 1293     		str	r3, [sp, #72]
 173:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 1561              		.loc 1 173 3 is_stmt 1 view .LVU504
 173:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 1562              		.loc 1 173 21 is_stmt 0 view .LVU505
 1563 0058 1393     		str	r3, [sp, #76]
 174:Core/Src/tim.c ****   {
 1564              		.loc 1 174 3 is_stmt 1 view .LVU506
 174:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccmGvKjA.s 			page 48


 1565              		.loc 1 174 7 is_stmt 0 view .LVU507
 1566 005a 0BA9     		add	r1, sp, #44
 1567 005c 1448     		ldr	r0, .L87
 1568 005e FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1569              	.LVL87:
 174:Core/Src/tim.c ****   {
 1570              		.loc 1 174 6 discriminator 1 view .LVU508
 1571 0062 E0B9     		cbnz	r0, .L84
 1572              	.L79:
 178:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1573              		.loc 1 178 3 is_stmt 1 view .LVU509
 178:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1574              		.loc 1 178 37 is_stmt 0 view .LVU510
 1575 0064 0023     		movs	r3, #0
 1576 0066 0893     		str	r3, [sp, #32]
 179:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1577              		.loc 1 179 3 is_stmt 1 view .LVU511
 179:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1578              		.loc 1 179 33 is_stmt 0 view .LVU512
 1579 0068 0A93     		str	r3, [sp, #40]
 180:Core/Src/tim.c ****   {
 1580              		.loc 1 180 3 is_stmt 1 view .LVU513
 180:Core/Src/tim.c ****   {
 1581              		.loc 1 180 7 is_stmt 0 view .LVU514
 1582 006a 08A9     		add	r1, sp, #32
 1583 006c 1048     		ldr	r0, .L87
 1584 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1585              	.LVL88:
 180:Core/Src/tim.c ****   {
 1586              		.loc 1 180 6 discriminator 1 view .LVU515
 1587 0072 B8B9     		cbnz	r0, .L85
 1588              	.L80:
 184:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1589              		.loc 1 184 3 is_stmt 1 view .LVU516
 184:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1590              		.loc 1 184 20 is_stmt 0 view .LVU517
 1591 0074 6023     		movs	r3, #96
 1592 0076 0193     		str	r3, [sp, #4]
 185:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1593              		.loc 1 185 3 is_stmt 1 view .LVU518
 185:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1594              		.loc 1 185 19 is_stmt 0 view .LVU519
 1595 0078 0023     		movs	r3, #0
 1596 007a 0293     		str	r3, [sp, #8]
 186:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1597              		.loc 1 186 3 is_stmt 1 view .LVU520
 186:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1598              		.loc 1 186 24 is_stmt 0 view .LVU521
 1599 007c 0393     		str	r3, [sp, #12]
 187:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1600              		.loc 1 187 3 is_stmt 1 view .LVU522
 187:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1601              		.loc 1 187 24 is_stmt 0 view .LVU523
 1602 007e 0593     		str	r3, [sp, #20]
 188:Core/Src/tim.c ****   {
 1603              		.loc 1 188 3 is_stmt 1 view .LVU524
 188:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccmGvKjA.s 			page 49


 1604              		.loc 1 188 7 is_stmt 0 view .LVU525
 1605 0080 0822     		movs	r2, #8
 1606 0082 01A9     		add	r1, sp, #4
 1607 0084 0A48     		ldr	r0, .L87
 1608 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1609              	.LVL89:
 188:Core/Src/tim.c ****   {
 1610              		.loc 1 188 6 discriminator 1 view .LVU526
 1611 008a 70B9     		cbnz	r0, .L86
 1612              	.L81:
 195:Core/Src/tim.c **** 
 1613              		.loc 1 195 3 is_stmt 1 view .LVU527
 1614 008c 0848     		ldr	r0, .L87
 1615 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1616              	.LVL90:
 197:Core/Src/tim.c **** /* TIM4 init function */
 1617              		.loc 1 197 1 is_stmt 0 view .LVU528
 1618 0092 15B0     		add	sp, sp, #84
 1619              	.LCFI31:
 1620              		.cfi_remember_state
 1621              		.cfi_def_cfa_offset 4
 1622              		@ sp needed
 1623 0094 5DF804FB 		ldr	pc, [sp], #4
 1624              	.L83:
 1625              	.LCFI32:
 1626              		.cfi_restore_state
 163:Core/Src/tim.c ****   }
 1627              		.loc 1 163 5 is_stmt 1 view .LVU529
 1628 0098 FFF7FEFF 		bl	Error_Handler
 1629              	.LVL91:
 1630 009c D1E7     		b	.L78
 1631              	.L84:
 176:Core/Src/tim.c ****   }
 1632              		.loc 1 176 5 view .LVU530
 1633 009e FFF7FEFF 		bl	Error_Handler
 1634              	.LVL92:
 1635 00a2 DFE7     		b	.L79
 1636              	.L85:
 182:Core/Src/tim.c ****   }
 1637              		.loc 1 182 5 view .LVU531
 1638 00a4 FFF7FEFF 		bl	Error_Handler
 1639              	.LVL93:
 1640 00a8 E4E7     		b	.L80
 1641              	.L86:
 190:Core/Src/tim.c ****   }
 1642              		.loc 1 190 5 view .LVU532
 1643 00aa FFF7FEFF 		bl	Error_Handler
 1644              	.LVL94:
 1645 00ae EDE7     		b	.L81
 1646              	.L88:
 1647              		.align	2
 1648              	.L87:
 1649 00b0 00000000 		.word	htim3
 1650 00b4 00040040 		.word	1073742848
 1651              		.cfi_endproc
 1652              	.LFE134:
 1654              		.section	.text.MX_TIM4_Init,"ax",%progbits
ARM GAS  /tmp/ccmGvKjA.s 			page 50


 1655              		.align	1
 1656              		.global	MX_TIM4_Init
 1657              		.syntax unified
 1658              		.thumb
 1659              		.thumb_func
 1661              	MX_TIM4_Init:
 1662              	.LFB135:
 200:Core/Src/tim.c **** 
 1663              		.loc 1 200 1 view -0
 1664              		.cfi_startproc
 1665              		@ args = 0, pretend = 0, frame = 80
 1666              		@ frame_needed = 0, uses_anonymous_args = 0
 1667 0000 00B5     		push	{lr}
 1668              	.LCFI33:
 1669              		.cfi_def_cfa_offset 4
 1670              		.cfi_offset 14, -4
 1671 0002 95B0     		sub	sp, sp, #84
 1672              	.LCFI34:
 1673              		.cfi_def_cfa_offset 88
 206:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1674              		.loc 1 206 3 view .LVU534
 206:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1675              		.loc 1 206 27 is_stmt 0 view .LVU535
 1676 0004 2422     		movs	r2, #36
 1677 0006 0021     		movs	r1, #0
 1678 0008 0BA8     		add	r0, sp, #44
 1679 000a FFF7FEFF 		bl	memset
 1680              	.LVL95:
 207:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1681              		.loc 1 207 3 is_stmt 1 view .LVU536
 207:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1682              		.loc 1 207 27 is_stmt 0 view .LVU537
 1683 000e 0023     		movs	r3, #0
 1684 0010 0893     		str	r3, [sp, #32]
 1685 0012 0993     		str	r3, [sp, #36]
 1686 0014 0A93     		str	r3, [sp, #40]
 208:Core/Src/tim.c **** 
 1687              		.loc 1 208 3 is_stmt 1 view .LVU538
 208:Core/Src/tim.c **** 
 1688              		.loc 1 208 22 is_stmt 0 view .LVU539
 1689 0016 0193     		str	r3, [sp, #4]
 1690 0018 0293     		str	r3, [sp, #8]
 1691 001a 0393     		str	r3, [sp, #12]
 1692 001c 0493     		str	r3, [sp, #16]
 1693 001e 0593     		str	r3, [sp, #20]
 1694 0020 0693     		str	r3, [sp, #24]
 1695 0022 0793     		str	r3, [sp, #28]
 213:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1696              		.loc 1 213 3 is_stmt 1 view .LVU540
 213:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1697              		.loc 1 213 18 is_stmt 0 view .LVU541
 1698 0024 2348     		ldr	r0, .L99
 1699 0026 244A     		ldr	r2, .L99+4
 1700 0028 0260     		str	r2, [r0]
 214:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1701              		.loc 1 214 3 is_stmt 1 view .LVU542
 214:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccmGvKjA.s 			page 51


 1702              		.loc 1 214 24 is_stmt 0 view .LVU543
 1703 002a 4360     		str	r3, [r0, #4]
 215:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1704              		.loc 1 215 3 is_stmt 1 view .LVU544
 215:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1705              		.loc 1 215 26 is_stmt 0 view .LVU545
 1706 002c 8360     		str	r3, [r0, #8]
 216:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1707              		.loc 1 216 3 is_stmt 1 view .LVU546
 216:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1708              		.loc 1 216 21 is_stmt 0 view .LVU547
 1709 002e 4FF6FF72 		movw	r2, #65535
 1710 0032 C260     		str	r2, [r0, #12]
 217:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1711              		.loc 1 217 3 is_stmt 1 view .LVU548
 217:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1712              		.loc 1 217 28 is_stmt 0 view .LVU549
 1713 0034 0361     		str	r3, [r0, #16]
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1714              		.loc 1 218 3 is_stmt 1 view .LVU550
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1715              		.loc 1 218 32 is_stmt 0 view .LVU551
 1716 0036 8023     		movs	r3, #128
 1717 0038 8361     		str	r3, [r0, #24]
 219:Core/Src/tim.c ****   {
 1718              		.loc 1 219 3 is_stmt 1 view .LVU552
 219:Core/Src/tim.c ****   {
 1719              		.loc 1 219 7 is_stmt 0 view .LVU553
 1720 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1721              	.LVL96:
 219:Core/Src/tim.c ****   {
 1722              		.loc 1 219 6 discriminator 1 view .LVU554
 1723 003e 0028     		cmp	r0, #0
 1724 0040 2CD1     		bne	.L95
 1725              	.L90:
 223:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1726              		.loc 1 223 3 is_stmt 1 view .LVU555
 223:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 1727              		.loc 1 223 23 is_stmt 0 view .LVU556
 1728 0042 0323     		movs	r3, #3
 1729 0044 0B93     		str	r3, [sp, #44]
 224:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1730              		.loc 1 224 3 is_stmt 1 view .LVU557
 224:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 1731              		.loc 1 224 23 is_stmt 0 view .LVU558
 1732 0046 0023     		movs	r3, #0
 1733 0048 0C93     		str	r3, [sp, #48]
 225:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1734              		.loc 1 225 3 is_stmt 1 view .LVU559
 225:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 1735              		.loc 1 225 24 is_stmt 0 view .LVU560
 1736 004a 0122     		movs	r2, #1
 1737 004c 0D92     		str	r2, [sp, #52]
 226:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1738              		.loc 1 226 3 is_stmt 1 view .LVU561
 226:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 1739              		.loc 1 226 24 is_stmt 0 view .LVU562
ARM GAS  /tmp/ccmGvKjA.s 			page 52


 1740 004e 0E93     		str	r3, [sp, #56]
 227:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1741              		.loc 1 227 3 is_stmt 1 view .LVU563
 227:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 1742              		.loc 1 227 21 is_stmt 0 view .LVU564
 1743 0050 0F93     		str	r3, [sp, #60]
 228:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1744              		.loc 1 228 3 is_stmt 1 view .LVU565
 228:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 1745              		.loc 1 228 23 is_stmt 0 view .LVU566
 1746 0052 1093     		str	r3, [sp, #64]
 229:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1747              		.loc 1 229 3 is_stmt 1 view .LVU567
 229:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 1748              		.loc 1 229 24 is_stmt 0 view .LVU568
 1749 0054 1192     		str	r2, [sp, #68]
 230:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1750              		.loc 1 230 3 is_stmt 1 view .LVU569
 230:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 1751              		.loc 1 230 24 is_stmt 0 view .LVU570
 1752 0056 1293     		str	r3, [sp, #72]
 231:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 1753              		.loc 1 231 3 is_stmt 1 view .LVU571
 231:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 1754              		.loc 1 231 21 is_stmt 0 view .LVU572
 1755 0058 1393     		str	r3, [sp, #76]
 232:Core/Src/tim.c ****   {
 1756              		.loc 1 232 3 is_stmt 1 view .LVU573
 232:Core/Src/tim.c ****   {
 1757              		.loc 1 232 7 is_stmt 0 view .LVU574
 1758 005a 0BA9     		add	r1, sp, #44
 1759 005c 1548     		ldr	r0, .L99
 1760 005e FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 1761              	.LVL97:
 232:Core/Src/tim.c ****   {
 1762              		.loc 1 232 6 discriminator 1 view .LVU575
 1763 0062 F0B9     		cbnz	r0, .L96
 1764              	.L91:
 236:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1765              		.loc 1 236 3 is_stmt 1 view .LVU576
 236:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1766              		.loc 1 236 37 is_stmt 0 view .LVU577
 1767 0064 0023     		movs	r3, #0
 1768 0066 0893     		str	r3, [sp, #32]
 237:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1769              		.loc 1 237 3 is_stmt 1 view .LVU578
 237:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1770              		.loc 1 237 33 is_stmt 0 view .LVU579
 1771 0068 0A93     		str	r3, [sp, #40]
 238:Core/Src/tim.c ****   {
 1772              		.loc 1 238 3 is_stmt 1 view .LVU580
 238:Core/Src/tim.c ****   {
 1773              		.loc 1 238 7 is_stmt 0 view .LVU581
 1774 006a 08A9     		add	r1, sp, #32
 1775 006c 1148     		ldr	r0, .L99
 1776 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1777              	.LVL98:
ARM GAS  /tmp/ccmGvKjA.s 			page 53


 238:Core/Src/tim.c ****   {
 1778              		.loc 1 238 6 discriminator 1 view .LVU582
 1779 0072 C8B9     		cbnz	r0, .L97
 1780              	.L92:
 242:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1781              		.loc 1 242 3 is_stmt 1 view .LVU583
 242:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1782              		.loc 1 242 20 is_stmt 0 view .LVU584
 1783 0074 6023     		movs	r3, #96
 1784 0076 0193     		str	r3, [sp, #4]
 243:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1785              		.loc 1 243 3 is_stmt 1 view .LVU585
 243:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1786              		.loc 1 243 19 is_stmt 0 view .LVU586
 1787 0078 0023     		movs	r3, #0
 1788 007a 0293     		str	r3, [sp, #8]
 244:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1789              		.loc 1 244 3 is_stmt 1 view .LVU587
 244:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1790              		.loc 1 244 24 is_stmt 0 view .LVU588
 1791 007c 0393     		str	r3, [sp, #12]
 245:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1792              		.loc 1 245 3 is_stmt 1 view .LVU589
 245:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1793              		.loc 1 245 24 is_stmt 0 view .LVU590
 1794 007e 0423     		movs	r3, #4
 1795 0080 0593     		str	r3, [sp, #20]
 246:Core/Src/tim.c ****   {
 1796              		.loc 1 246 3 is_stmt 1 view .LVU591
 246:Core/Src/tim.c ****   {
 1797              		.loc 1 246 7 is_stmt 0 view .LVU592
 1798 0082 0C22     		movs	r2, #12
 1799 0084 0DEB0301 		add	r1, sp, r3
 1800 0088 0A48     		ldr	r0, .L99
 1801 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1802              	.LVL99:
 246:Core/Src/tim.c ****   {
 1803              		.loc 1 246 6 discriminator 1 view .LVU593
 1804 008e 70B9     		cbnz	r0, .L98
 1805              	.L93:
 253:Core/Src/tim.c **** 
 1806              		.loc 1 253 3 is_stmt 1 view .LVU594
 1807 0090 0848     		ldr	r0, .L99
 1808 0092 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1809              	.LVL100:
 255:Core/Src/tim.c **** /* TIM6 init function */
 1810              		.loc 1 255 1 is_stmt 0 view .LVU595
 1811 0096 15B0     		add	sp, sp, #84
 1812              	.LCFI35:
 1813              		.cfi_remember_state
 1814              		.cfi_def_cfa_offset 4
 1815              		@ sp needed
 1816 0098 5DF804FB 		ldr	pc, [sp], #4
 1817              	.L95:
 1818              	.LCFI36:
 1819              		.cfi_restore_state
 221:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccmGvKjA.s 			page 54


 1820              		.loc 1 221 5 is_stmt 1 view .LVU596
 1821 009c FFF7FEFF 		bl	Error_Handler
 1822              	.LVL101:
 1823 00a0 CFE7     		b	.L90
 1824              	.L96:
 234:Core/Src/tim.c ****   }
 1825              		.loc 1 234 5 view .LVU597
 1826 00a2 FFF7FEFF 		bl	Error_Handler
 1827              	.LVL102:
 1828 00a6 DDE7     		b	.L91
 1829              	.L97:
 240:Core/Src/tim.c ****   }
 1830              		.loc 1 240 5 view .LVU598
 1831 00a8 FFF7FEFF 		bl	Error_Handler
 1832              	.LVL103:
 1833 00ac E2E7     		b	.L92
 1834              	.L98:
 248:Core/Src/tim.c ****   }
 1835              		.loc 1 248 5 view .LVU599
 1836 00ae FFF7FEFF 		bl	Error_Handler
 1837              	.LVL104:
 1838 00b2 EDE7     		b	.L93
 1839              	.L100:
 1840              		.align	2
 1841              	.L99:
 1842 00b4 00000000 		.word	htim4
 1843 00b8 00080040 		.word	1073743872
 1844              		.cfi_endproc
 1845              	.LFE135:
 1847              		.section	.text.MX_TIM15_Init,"ax",%progbits
 1848              		.align	1
 1849              		.global	MX_TIM15_Init
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1854              	MX_TIM15_Init:
 1855              	.LFB137:
 291:Core/Src/tim.c **** 
 1856              		.loc 1 291 1 view -0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 96
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 1860 0000 10B5     		push	{r4, lr}
 1861              	.LCFI37:
 1862              		.cfi_def_cfa_offset 8
 1863              		.cfi_offset 4, -8
 1864              		.cfi_offset 14, -4
 1865 0002 98B0     		sub	sp, sp, #96
 1866              	.LCFI38:
 1867              		.cfi_def_cfa_offset 104
 297:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1868              		.loc 1 297 3 view .LVU601
 297:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1869              		.loc 1 297 27 is_stmt 0 view .LVU602
 1870 0004 0024     		movs	r4, #0
 1871 0006 1594     		str	r4, [sp, #84]
 1872 0008 1694     		str	r4, [sp, #88]
ARM GAS  /tmp/ccmGvKjA.s 			page 55


 1873 000a 1794     		str	r4, [sp, #92]
 298:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1874              		.loc 1 298 3 is_stmt 1 view .LVU603
 298:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1875              		.loc 1 298 22 is_stmt 0 view .LVU604
 1876 000c 0E94     		str	r4, [sp, #56]
 1877 000e 0F94     		str	r4, [sp, #60]
 1878 0010 1094     		str	r4, [sp, #64]
 1879 0012 1194     		str	r4, [sp, #68]
 1880 0014 1294     		str	r4, [sp, #72]
 1881 0016 1394     		str	r4, [sp, #76]
 1882 0018 1494     		str	r4, [sp, #80]
 299:Core/Src/tim.c **** 
 1883              		.loc 1 299 3 is_stmt 1 view .LVU605
 299:Core/Src/tim.c **** 
 1884              		.loc 1 299 34 is_stmt 0 view .LVU606
 1885 001a 3422     		movs	r2, #52
 1886 001c 2146     		mov	r1, r4
 1887 001e 01A8     		add	r0, sp, #4
 1888 0020 FFF7FEFF 		bl	memset
 1889              	.LVL105:
 304:Core/Src/tim.c ****   htim15.Init.Prescaler = 9;
 1890              		.loc 1 304 3 is_stmt 1 view .LVU607
 304:Core/Src/tim.c ****   htim15.Init.Prescaler = 9;
 1891              		.loc 1 304 19 is_stmt 0 view .LVU608
 1892 0024 2348     		ldr	r0, .L111
 1893 0026 244B     		ldr	r3, .L111+4
 1894 0028 0360     		str	r3, [r0]
 305:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 1895              		.loc 1 305 3 is_stmt 1 view .LVU609
 305:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 1896              		.loc 1 305 25 is_stmt 0 view .LVU610
 1897 002a 0923     		movs	r3, #9
 1898 002c 4360     		str	r3, [r0, #4]
 306:Core/Src/tim.c ****   htim15.Init.Period = 4999;
 1899              		.loc 1 306 3 is_stmt 1 view .LVU611
 306:Core/Src/tim.c ****   htim15.Init.Period = 4999;
 1900              		.loc 1 306 27 is_stmt 0 view .LVU612
 1901 002e 8460     		str	r4, [r0, #8]
 307:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1902              		.loc 1 307 3 is_stmt 1 view .LVU613
 307:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1903              		.loc 1 307 22 is_stmt 0 view .LVU614
 1904 0030 41F28733 		movw	r3, #4999
 1905 0034 C360     		str	r3, [r0, #12]
 308:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 1906              		.loc 1 308 3 is_stmt 1 view .LVU615
 308:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 1907              		.loc 1 308 29 is_stmt 0 view .LVU616
 1908 0036 0461     		str	r4, [r0, #16]
 309:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1909              		.loc 1 309 3 is_stmt 1 view .LVU617
 309:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1910              		.loc 1 309 33 is_stmt 0 view .LVU618
 1911 0038 4461     		str	r4, [r0, #20]
 310:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 1912              		.loc 1 310 3 is_stmt 1 view .LVU619
ARM GAS  /tmp/ccmGvKjA.s 			page 56


 310:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 1913              		.loc 1 310 33 is_stmt 0 view .LVU620
 1914 003a 8023     		movs	r3, #128
 1915 003c 8361     		str	r3, [r0, #24]
 311:Core/Src/tim.c ****   {
 1916              		.loc 1 311 3 is_stmt 1 view .LVU621
 311:Core/Src/tim.c ****   {
 1917              		.loc 1 311 7 is_stmt 0 view .LVU622
 1918 003e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1919              	.LVL106:
 311:Core/Src/tim.c ****   {
 1920              		.loc 1 311 6 discriminator 1 view .LVU623
 1921 0042 0028     		cmp	r0, #0
 1922 0044 2AD1     		bne	.L107
 1923              	.L102:
 315:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1924              		.loc 1 315 3 is_stmt 1 view .LVU624
 315:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1925              		.loc 1 315 37 is_stmt 0 view .LVU625
 1926 0046 0023     		movs	r3, #0
 1927 0048 1593     		str	r3, [sp, #84]
 316:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 1928              		.loc 1 316 3 is_stmt 1 view .LVU626
 316:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 1929              		.loc 1 316 33 is_stmt 0 view .LVU627
 1930 004a 1793     		str	r3, [sp, #92]
 317:Core/Src/tim.c ****   {
 1931              		.loc 1 317 3 is_stmt 1 view .LVU628
 317:Core/Src/tim.c ****   {
 1932              		.loc 1 317 7 is_stmt 0 view .LVU629
 1933 004c 15A9     		add	r1, sp, #84
 1934 004e 1948     		ldr	r0, .L111
 1935 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1936              	.LVL107:
 317:Core/Src/tim.c ****   {
 1937              		.loc 1 317 6 discriminator 1 view .LVU630
 1938 0054 28BB     		cbnz	r0, .L108
 1939              	.L103:
 321:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1940              		.loc 1 321 3 is_stmt 1 view .LVU631
 321:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1941              		.loc 1 321 20 is_stmt 0 view .LVU632
 1942 0056 6023     		movs	r3, #96
 1943 0058 0E93     		str	r3, [sp, #56]
 322:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1944              		.loc 1 322 3 is_stmt 1 view .LVU633
 322:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1945              		.loc 1 322 19 is_stmt 0 view .LVU634
 1946 005a 0022     		movs	r2, #0
 1947 005c 0F92     		str	r2, [sp, #60]
 323:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1948              		.loc 1 323 3 is_stmt 1 view .LVU635
 323:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1949              		.loc 1 323 24 is_stmt 0 view .LVU636
 1950 005e 1092     		str	r2, [sp, #64]
 324:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1951              		.loc 1 324 3 is_stmt 1 view .LVU637
ARM GAS  /tmp/ccmGvKjA.s 			page 57


 324:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1952              		.loc 1 324 25 is_stmt 0 view .LVU638
 1953 0060 1192     		str	r2, [sp, #68]
 325:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1954              		.loc 1 325 3 is_stmt 1 view .LVU639
 325:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1955              		.loc 1 325 24 is_stmt 0 view .LVU640
 1956 0062 1292     		str	r2, [sp, #72]
 326:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1957              		.loc 1 326 3 is_stmt 1 view .LVU641
 326:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1958              		.loc 1 326 25 is_stmt 0 view .LVU642
 1959 0064 1392     		str	r2, [sp, #76]
 327:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1960              		.loc 1 327 3 is_stmt 1 view .LVU643
 327:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1961              		.loc 1 327 26 is_stmt 0 view .LVU644
 1962 0066 1492     		str	r2, [sp, #80]
 328:Core/Src/tim.c ****   {
 1963              		.loc 1 328 3 is_stmt 1 view .LVU645
 328:Core/Src/tim.c ****   {
 1964              		.loc 1 328 7 is_stmt 0 view .LVU646
 1965 0068 0EA9     		add	r1, sp, #56
 1966 006a 1248     		ldr	r0, .L111
 1967 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1968              	.LVL108:
 328:Core/Src/tim.c ****   {
 1969              		.loc 1 328 6 discriminator 1 view .LVU647
 1970 0070 D0B9     		cbnz	r0, .L109
 1971              	.L104:
 332:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1972              		.loc 1 332 3 is_stmt 1 view .LVU648
 332:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1973              		.loc 1 332 40 is_stmt 0 view .LVU649
 1974 0072 0023     		movs	r3, #0
 1975 0074 0193     		str	r3, [sp, #4]
 333:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1976              		.loc 1 333 3 is_stmt 1 view .LVU650
 333:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1977              		.loc 1 333 41 is_stmt 0 view .LVU651
 1978 0076 0293     		str	r3, [sp, #8]
 334:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1979              		.loc 1 334 3 is_stmt 1 view .LVU652
 334:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1980              		.loc 1 334 34 is_stmt 0 view .LVU653
 1981 0078 0393     		str	r3, [sp, #12]
 335:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1982              		.loc 1 335 3 is_stmt 1 view .LVU654
 335:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1983              		.loc 1 335 33 is_stmt 0 view .LVU655
 1984 007a 0493     		str	r3, [sp, #16]
 336:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1985              		.loc 1 336 3 is_stmt 1 view .LVU656
 336:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1986              		.loc 1 336 35 is_stmt 0 view .LVU657
 1987 007c 0593     		str	r3, [sp, #20]
 337:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
ARM GAS  /tmp/ccmGvKjA.s 			page 58


 1988              		.loc 1 337 3 is_stmt 1 view .LVU658
 337:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1989              		.loc 1 337 38 is_stmt 0 view .LVU659
 1990 007e 4FF40052 		mov	r2, #8192
 1991 0082 0692     		str	r2, [sp, #24]
 338:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1992              		.loc 1 338 3 is_stmt 1 view .LVU660
 338:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1993              		.loc 1 338 36 is_stmt 0 view .LVU661
 1994 0084 0793     		str	r3, [sp, #28]
 339:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 1995              		.loc 1 339 3 is_stmt 1 view .LVU662
 339:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 1996              		.loc 1 339 40 is_stmt 0 view .LVU663
 1997 0086 0D93     		str	r3, [sp, #52]
 340:Core/Src/tim.c ****   {
 1998              		.loc 1 340 3 is_stmt 1 view .LVU664
 340:Core/Src/tim.c ****   {
 1999              		.loc 1 340 7 is_stmt 0 view .LVU665
 2000 0088 01A9     		add	r1, sp, #4
 2001 008a 0A48     		ldr	r0, .L111
 2002 008c FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2003              	.LVL109:
 340:Core/Src/tim.c ****   {
 2004              		.loc 1 340 6 discriminator 1 view .LVU666
 2005 0090 68B9     		cbnz	r0, .L110
 2006              	.L105:
 347:Core/Src/tim.c **** 
 2007              		.loc 1 347 3 is_stmt 1 view .LVU667
 2008 0092 0848     		ldr	r0, .L111
 2009 0094 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2010              	.LVL110:
 349:Core/Src/tim.c **** /* TIM17 init function */
 2011              		.loc 1 349 1 is_stmt 0 view .LVU668
 2012 0098 18B0     		add	sp, sp, #96
 2013              	.LCFI39:
 2014              		.cfi_remember_state
 2015              		.cfi_def_cfa_offset 8
 2016              		@ sp needed
 2017 009a 10BD     		pop	{r4, pc}
 2018              	.L107:
 2019              	.LCFI40:
 2020              		.cfi_restore_state
 313:Core/Src/tim.c ****   }
 2021              		.loc 1 313 5 is_stmt 1 view .LVU669
 2022 009c FFF7FEFF 		bl	Error_Handler
 2023              	.LVL111:
 2024 00a0 D1E7     		b	.L102
 2025              	.L108:
 319:Core/Src/tim.c ****   }
 2026              		.loc 1 319 5 view .LVU670
 2027 00a2 FFF7FEFF 		bl	Error_Handler
 2028              	.LVL112:
 2029 00a6 D6E7     		b	.L103
 2030              	.L109:
 330:Core/Src/tim.c ****   }
 2031              		.loc 1 330 5 view .LVU671
ARM GAS  /tmp/ccmGvKjA.s 			page 59


 2032 00a8 FFF7FEFF 		bl	Error_Handler
 2033              	.LVL113:
 2034 00ac E1E7     		b	.L104
 2035              	.L110:
 342:Core/Src/tim.c ****   }
 2036              		.loc 1 342 5 view .LVU672
 2037 00ae FFF7FEFF 		bl	Error_Handler
 2038              	.LVL114:
 2039 00b2 EEE7     		b	.L105
 2040              	.L112:
 2041              		.align	2
 2042              	.L111:
 2043 00b4 00000000 		.word	htim15
 2044 00b8 00400140 		.word	1073823744
 2045              		.cfi_endproc
 2046              	.LFE137:
 2048              		.section	.text.MX_TIM20_Init,"ax",%progbits
 2049              		.align	1
 2050              		.global	MX_TIM20_Init
 2051              		.syntax unified
 2052              		.thumb
 2053              		.thumb_func
 2055              	MX_TIM20_Init:
 2056              	.LFB139:
 379:Core/Src/tim.c **** 
 2057              		.loc 1 379 1 view -0
 2058              		.cfi_startproc
 2059              		@ args = 0, pretend = 0, frame = 96
 2060              		@ frame_needed = 0, uses_anonymous_args = 0
 2061 0000 10B5     		push	{r4, lr}
 2062              	.LCFI41:
 2063              		.cfi_def_cfa_offset 8
 2064              		.cfi_offset 4, -8
 2065              		.cfi_offset 14, -4
 2066 0002 98B0     		sub	sp, sp, #96
 2067              	.LCFI42:
 2068              		.cfi_def_cfa_offset 104
 385:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2069              		.loc 1 385 3 view .LVU674
 385:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2070              		.loc 1 385 27 is_stmt 0 view .LVU675
 2071 0004 0024     		movs	r4, #0
 2072 0006 1594     		str	r4, [sp, #84]
 2073 0008 1694     		str	r4, [sp, #88]
 2074 000a 1794     		str	r4, [sp, #92]
 386:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2075              		.loc 1 386 3 is_stmt 1 view .LVU676
 386:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2076              		.loc 1 386 22 is_stmt 0 view .LVU677
 2077 000c 0E94     		str	r4, [sp, #56]
 2078 000e 0F94     		str	r4, [sp, #60]
 2079 0010 1094     		str	r4, [sp, #64]
 2080 0012 1194     		str	r4, [sp, #68]
 2081 0014 1294     		str	r4, [sp, #72]
 2082 0016 1394     		str	r4, [sp, #76]
 2083 0018 1494     		str	r4, [sp, #80]
 387:Core/Src/tim.c **** 
ARM GAS  /tmp/ccmGvKjA.s 			page 60


 2084              		.loc 1 387 3 is_stmt 1 view .LVU678
 387:Core/Src/tim.c **** 
 2085              		.loc 1 387 34 is_stmt 0 view .LVU679
 2086 001a 3422     		movs	r2, #52
 2087 001c 2146     		mov	r1, r4
 2088 001e 01A8     		add	r0, sp, #4
 2089 0020 FFF7FEFF 		bl	memset
 2090              	.LVL115:
 392:Core/Src/tim.c ****   htim20.Init.Prescaler = 169;
 2091              		.loc 1 392 3 is_stmt 1 view .LVU680
 392:Core/Src/tim.c ****   htim20.Init.Prescaler = 169;
 2092              		.loc 1 392 19 is_stmt 0 view .LVU681
 2093 0024 3148     		ldr	r0, .L127
 2094 0026 324B     		ldr	r3, .L127+4
 2095 0028 0360     		str	r3, [r0]
 393:Core/Src/tim.c ****   htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 2096              		.loc 1 393 3 is_stmt 1 view .LVU682
 393:Core/Src/tim.c ****   htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 2097              		.loc 1 393 25 is_stmt 0 view .LVU683
 2098 002a A923     		movs	r3, #169
 2099 002c 4360     		str	r3, [r0, #4]
 394:Core/Src/tim.c ****   htim20.Init.Period = 19999;
 2100              		.loc 1 394 3 is_stmt 1 view .LVU684
 394:Core/Src/tim.c ****   htim20.Init.Period = 19999;
 2101              		.loc 1 394 27 is_stmt 0 view .LVU685
 2102 002e 8460     		str	r4, [r0, #8]
 395:Core/Src/tim.c ****   htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2103              		.loc 1 395 3 is_stmt 1 view .LVU686
 395:Core/Src/tim.c ****   htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2104              		.loc 1 395 22 is_stmt 0 view .LVU687
 2105 0030 44F61F63 		movw	r3, #19999
 2106 0034 C360     		str	r3, [r0, #12]
 396:Core/Src/tim.c ****   htim20.Init.RepetitionCounter = 0;
 2107              		.loc 1 396 3 is_stmt 1 view .LVU688
 396:Core/Src/tim.c ****   htim20.Init.RepetitionCounter = 0;
 2108              		.loc 1 396 29 is_stmt 0 view .LVU689
 2109 0036 0461     		str	r4, [r0, #16]
 397:Core/Src/tim.c ****   htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 2110              		.loc 1 397 3 is_stmt 1 view .LVU690
 397:Core/Src/tim.c ****   htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 2111              		.loc 1 397 33 is_stmt 0 view .LVU691
 2112 0038 4461     		str	r4, [r0, #20]
 398:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 2113              		.loc 1 398 3 is_stmt 1 view .LVU692
 398:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 2114              		.loc 1 398 33 is_stmt 0 view .LVU693
 2115 003a 8023     		movs	r3, #128
 2116 003c 8361     		str	r3, [r0, #24]
 399:Core/Src/tim.c ****   {
 2117              		.loc 1 399 3 is_stmt 1 view .LVU694
 399:Core/Src/tim.c ****   {
 2118              		.loc 1 399 7 is_stmt 0 view .LVU695
 2119 003e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2120              	.LVL116:
 399:Core/Src/tim.c ****   {
 2121              		.loc 1 399 6 discriminator 1 view .LVU696
 2122 0042 0028     		cmp	r0, #0
ARM GAS  /tmp/ccmGvKjA.s 			page 61


 2123 0044 40D1     		bne	.L121
 2124              	.L114:
 403:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2125              		.loc 1 403 3 is_stmt 1 view .LVU697
 403:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2126              		.loc 1 403 37 is_stmt 0 view .LVU698
 2127 0046 0023     		movs	r3, #0
 2128 0048 1593     		str	r3, [sp, #84]
 404:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2129              		.loc 1 404 3 is_stmt 1 view .LVU699
 404:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2130              		.loc 1 404 38 is_stmt 0 view .LVU700
 2131 004a 1693     		str	r3, [sp, #88]
 405:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 2132              		.loc 1 405 3 is_stmt 1 view .LVU701
 405:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 2133              		.loc 1 405 33 is_stmt 0 view .LVU702
 2134 004c 1793     		str	r3, [sp, #92]
 406:Core/Src/tim.c ****   {
 2135              		.loc 1 406 3 is_stmt 1 view .LVU703
 406:Core/Src/tim.c ****   {
 2136              		.loc 1 406 7 is_stmt 0 view .LVU704
 2137 004e 15A9     		add	r1, sp, #84
 2138 0050 2648     		ldr	r0, .L127
 2139 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2140              	.LVL117:
 406:Core/Src/tim.c ****   {
 2141              		.loc 1 406 6 discriminator 1 view .LVU705
 2142 0056 0028     		cmp	r0, #0
 2143 0058 39D1     		bne	.L122
 2144              	.L115:
 410:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 2145              		.loc 1 410 3 is_stmt 1 view .LVU706
 410:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 2146              		.loc 1 410 20 is_stmt 0 view .LVU707
 2147 005a 6023     		movs	r3, #96
 2148 005c 0E93     		str	r3, [sp, #56]
 411:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2149              		.loc 1 411 3 is_stmt 1 view .LVU708
 411:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2150              		.loc 1 411 19 is_stmt 0 view .LVU709
 2151 005e 0022     		movs	r2, #0
 2152 0060 0F92     		str	r2, [sp, #60]
 412:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2153              		.loc 1 412 3 is_stmt 1 view .LVU710
 412:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2154              		.loc 1 412 24 is_stmt 0 view .LVU711
 2155 0062 1092     		str	r2, [sp, #64]
 413:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2156              		.loc 1 413 3 is_stmt 1 view .LVU712
 413:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2157              		.loc 1 413 25 is_stmt 0 view .LVU713
 2158 0064 1192     		str	r2, [sp, #68]
 414:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2159              		.loc 1 414 3 is_stmt 1 view .LVU714
 414:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2160              		.loc 1 414 24 is_stmt 0 view .LVU715
ARM GAS  /tmp/ccmGvKjA.s 			page 62


 2161 0066 1292     		str	r2, [sp, #72]
 415:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2162              		.loc 1 415 3 is_stmt 1 view .LVU716
 415:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2163              		.loc 1 415 25 is_stmt 0 view .LVU717
 2164 0068 1392     		str	r2, [sp, #76]
 416:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2165              		.loc 1 416 3 is_stmt 1 view .LVU718
 416:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2166              		.loc 1 416 26 is_stmt 0 view .LVU719
 2167 006a 1492     		str	r2, [sp, #80]
 417:Core/Src/tim.c ****   {
 2168              		.loc 1 417 3 is_stmt 1 view .LVU720
 417:Core/Src/tim.c ****   {
 2169              		.loc 1 417 7 is_stmt 0 view .LVU721
 2170 006c 0EA9     		add	r1, sp, #56
 2171 006e 1F48     		ldr	r0, .L127
 2172 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2173              	.LVL118:
 417:Core/Src/tim.c ****   {
 2174              		.loc 1 417 6 discriminator 1 view .LVU722
 2175 0074 0028     		cmp	r0, #0
 2176 0076 2DD1     		bne	.L123
 2177              	.L116:
 421:Core/Src/tim.c ****   {
 2178              		.loc 1 421 3 is_stmt 1 view .LVU723
 421:Core/Src/tim.c ****   {
 2179              		.loc 1 421 7 is_stmt 0 view .LVU724
 2180 0078 0422     		movs	r2, #4
 2181 007a 0EA9     		add	r1, sp, #56
 2182 007c 1B48     		ldr	r0, .L127
 2183 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2184              	.LVL119:
 421:Core/Src/tim.c ****   {
 2185              		.loc 1 421 6 discriminator 1 view .LVU725
 2186 0082 50BB     		cbnz	r0, .L124
 2187              	.L117:
 425:Core/Src/tim.c ****   {
 2188              		.loc 1 425 3 is_stmt 1 view .LVU726
 425:Core/Src/tim.c ****   {
 2189              		.loc 1 425 7 is_stmt 0 view .LVU727
 2190 0084 0822     		movs	r2, #8
 2191 0086 0EA9     		add	r1, sp, #56
 2192 0088 1848     		ldr	r0, .L127
 2193 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2194              	.LVL120:
 425:Core/Src/tim.c ****   {
 2195              		.loc 1 425 6 discriminator 1 view .LVU728
 2196 008e 38BB     		cbnz	r0, .L125
 2197              	.L118:
 429:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2198              		.loc 1 429 3 is_stmt 1 view .LVU729
 429:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2199              		.loc 1 429 40 is_stmt 0 view .LVU730
 2200 0090 0023     		movs	r3, #0
 2201 0092 0193     		str	r3, [sp, #4]
 430:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  /tmp/ccmGvKjA.s 			page 63


 2202              		.loc 1 430 3 is_stmt 1 view .LVU731
 430:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2203              		.loc 1 430 41 is_stmt 0 view .LVU732
 2204 0094 0293     		str	r3, [sp, #8]
 431:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2205              		.loc 1 431 3 is_stmt 1 view .LVU733
 431:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2206              		.loc 1 431 34 is_stmt 0 view .LVU734
 2207 0096 0393     		str	r3, [sp, #12]
 432:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2208              		.loc 1 432 3 is_stmt 1 view .LVU735
 432:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2209              		.loc 1 432 33 is_stmt 0 view .LVU736
 2210 0098 0493     		str	r3, [sp, #16]
 433:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2211              		.loc 1 433 3 is_stmt 1 view .LVU737
 433:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2212              		.loc 1 433 35 is_stmt 0 view .LVU738
 2213 009a 0593     		str	r3, [sp, #20]
 434:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2214              		.loc 1 434 3 is_stmt 1 view .LVU739
 434:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2215              		.loc 1 434 38 is_stmt 0 view .LVU740
 2216 009c 4FF40052 		mov	r2, #8192
 2217 00a0 0692     		str	r2, [sp, #24]
 435:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 2218              		.loc 1 435 3 is_stmt 1 view .LVU741
 435:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 2219              		.loc 1 435 36 is_stmt 0 view .LVU742
 2220 00a2 0793     		str	r3, [sp, #28]
 436:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2221              		.loc 1 436 3 is_stmt 1 view .LVU743
 436:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2222              		.loc 1 436 36 is_stmt 0 view .LVU744
 2223 00a4 0893     		str	r3, [sp, #32]
 437:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2224              		.loc 1 437 3 is_stmt 1 view .LVU745
 437:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2225              		.loc 1 437 36 is_stmt 0 view .LVU746
 2226 00a6 0993     		str	r3, [sp, #36]
 438:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2227              		.loc 1 438 3 is_stmt 1 view .LVU747
 438:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2228              		.loc 1 438 39 is_stmt 0 view .LVU748
 2229 00a8 4FF00072 		mov	r2, #33554432
 2230 00ac 0A92     		str	r2, [sp, #40]
 439:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2231              		.loc 1 439 3 is_stmt 1 view .LVU749
 439:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2232              		.loc 1 439 37 is_stmt 0 view .LVU750
 2233 00ae 0B93     		str	r3, [sp, #44]
 440:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2234              		.loc 1 440 3 is_stmt 1 view .LVU751
 440:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2235              		.loc 1 440 37 is_stmt 0 view .LVU752
 2236 00b0 0C93     		str	r3, [sp, #48]
 441:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
ARM GAS  /tmp/ccmGvKjA.s 			page 64


 2237              		.loc 1 441 3 is_stmt 1 view .LVU753
 441:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 2238              		.loc 1 441 40 is_stmt 0 view .LVU754
 2239 00b2 0D93     		str	r3, [sp, #52]
 442:Core/Src/tim.c ****   {
 2240              		.loc 1 442 3 is_stmt 1 view .LVU755
 442:Core/Src/tim.c ****   {
 2241              		.loc 1 442 7 is_stmt 0 view .LVU756
 2242 00b4 01A9     		add	r1, sp, #4
 2243 00b6 0D48     		ldr	r0, .L127
 2244 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2245              	.LVL121:
 442:Core/Src/tim.c ****   {
 2246              		.loc 1 442 6 discriminator 1 view .LVU757
 2247 00bc 98B9     		cbnz	r0, .L126
 2248              	.L119:
 449:Core/Src/tim.c **** 
 2249              		.loc 1 449 3 is_stmt 1 view .LVU758
 2250 00be 0B48     		ldr	r0, .L127
 2251 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2252              	.LVL122:
 451:Core/Src/tim.c **** 
 2253              		.loc 1 451 1 is_stmt 0 view .LVU759
 2254 00c4 18B0     		add	sp, sp, #96
 2255              	.LCFI43:
 2256              		.cfi_remember_state
 2257              		.cfi_def_cfa_offset 8
 2258              		@ sp needed
 2259 00c6 10BD     		pop	{r4, pc}
 2260              	.L121:
 2261              	.LCFI44:
 2262              		.cfi_restore_state
 401:Core/Src/tim.c ****   }
 2263              		.loc 1 401 5 is_stmt 1 view .LVU760
 2264 00c8 FFF7FEFF 		bl	Error_Handler
 2265              	.LVL123:
 2266 00cc BBE7     		b	.L114
 2267              	.L122:
 408:Core/Src/tim.c ****   }
 2268              		.loc 1 408 5 view .LVU761
 2269 00ce FFF7FEFF 		bl	Error_Handler
 2270              	.LVL124:
 2271 00d2 C2E7     		b	.L115
 2272              	.L123:
 419:Core/Src/tim.c ****   }
 2273              		.loc 1 419 5 view .LVU762
 2274 00d4 FFF7FEFF 		bl	Error_Handler
 2275              	.LVL125:
 2276 00d8 CEE7     		b	.L116
 2277              	.L124:
 423:Core/Src/tim.c ****   }
 2278              		.loc 1 423 5 view .LVU763
 2279 00da FFF7FEFF 		bl	Error_Handler
 2280              	.LVL126:
 2281 00de D1E7     		b	.L117
 2282              	.L125:
 427:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccmGvKjA.s 			page 65


 2283              		.loc 1 427 5 view .LVU764
 2284 00e0 FFF7FEFF 		bl	Error_Handler
 2285              	.LVL127:
 2286 00e4 D4E7     		b	.L118
 2287              	.L126:
 444:Core/Src/tim.c ****   }
 2288              		.loc 1 444 5 view .LVU765
 2289 00e6 FFF7FEFF 		bl	Error_Handler
 2290              	.LVL128:
 2291 00ea E8E7     		b	.L119
 2292              	.L128:
 2293              		.align	2
 2294              	.L127:
 2295 00ec 00000000 		.word	htim20
 2296 00f0 00500140 		.word	1073827840
 2297              		.cfi_endproc
 2298              	.LFE139:
 2300              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 2301              		.align	1
 2302              		.global	HAL_TIM_Encoder_MspDeInit
 2303              		.syntax unified
 2304              		.thumb
 2305              		.thumb_func
 2307              	HAL_TIM_Encoder_MspDeInit:
 2308              	.LVL129:
 2309              	.LFB144:
 767:Core/Src/tim.c **** 
 768:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 769:Core/Src/tim.c **** {
 2310              		.loc 1 769 1 view -0
 2311              		.cfi_startproc
 2312              		@ args = 0, pretend = 0, frame = 0
 2313              		@ frame_needed = 0, uses_anonymous_args = 0
 2314              		.loc 1 769 1 is_stmt 0 view .LVU767
 2315 0000 08B5     		push	{r3, lr}
 2316              	.LCFI45:
 2317              		.cfi_def_cfa_offset 8
 2318              		.cfi_offset 3, -8
 2319              		.cfi_offset 14, -4
 770:Core/Src/tim.c **** 
 771:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 2320              		.loc 1 771 3 is_stmt 1 view .LVU768
 2321              		.loc 1 771 23 is_stmt 0 view .LVU769
 2322 0002 0268     		ldr	r2, [r0]
 2323              		.loc 1 771 5 view .LVU770
 2324 0004 084B     		ldr	r3, .L133
 2325 0006 9A42     		cmp	r2, r3
 2326 0008 00D0     		beq	.L132
 2327              	.LVL130:
 2328              	.L129:
 772:Core/Src/tim.c ****   {
 773:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 774:Core/Src/tim.c **** 
 775:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 776:Core/Src/tim.c ****     /* Peripheral clock disable */
 777:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 778:Core/Src/tim.c **** 
ARM GAS  /tmp/ccmGvKjA.s 			page 66


 779:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 780:Core/Src/tim.c ****     PC0     ------> TIM1_CH1
 781:Core/Src/tim.c ****     PC1     ------> TIM1_CH2
 782:Core/Src/tim.c ****     */
 783:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 784:Core/Src/tim.c **** 
 785:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 786:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 787:Core/Src/tim.c ****     /**
 788:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 789:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 790:Core/Src/tim.c ****     */
 791:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 792:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 793:Core/Src/tim.c **** 
 794:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 795:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 796:Core/Src/tim.c **** 
 797:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 798:Core/Src/tim.c ****   }
 799:Core/Src/tim.c **** }
 2329              		.loc 1 799 1 view .LVU771
 2330 000a 08BD     		pop	{r3, pc}
 2331              	.LVL131:
 2332              	.L132:
 777:Core/Src/tim.c **** 
 2333              		.loc 1 777 5 is_stmt 1 view .LVU772
 2334 000c 074A     		ldr	r2, .L133+4
 2335 000e 136E     		ldr	r3, [r2, #96]
 2336 0010 23F40063 		bic	r3, r3, #2048
 2337 0014 1366     		str	r3, [r2, #96]
 783:Core/Src/tim.c **** 
 2338              		.loc 1 783 5 view .LVU773
 2339 0016 0321     		movs	r1, #3
 2340 0018 0548     		ldr	r0, .L133+8
 2341              	.LVL132:
 783:Core/Src/tim.c **** 
 2342              		.loc 1 783 5 is_stmt 0 view .LVU774
 2343 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2344              	.LVL133:
 794:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 2345              		.loc 1 794 5 is_stmt 1 view .LVU775
 2346 001e 1920     		movs	r0, #25
 2347 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2348              	.LVL134:
 2349              		.loc 1 799 1 is_stmt 0 view .LVU776
 2350 0024 F1E7     		b	.L129
 2351              	.L134:
 2352 0026 00BF     		.align	2
 2353              	.L133:
 2354 0028 002C0140 		.word	1073818624
 2355 002c 00100240 		.word	1073876992
 2356 0030 00080048 		.word	1207961600
 2357              		.cfi_endproc
 2358              	.LFE144:
 2360              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 2361              		.align	1
ARM GAS  /tmp/ccmGvKjA.s 			page 67


 2362              		.global	HAL_TIM_PWM_MspDeInit
 2363              		.syntax unified
 2364              		.thumb
 2365              		.thumb_func
 2367              	HAL_TIM_PWM_MspDeInit:
 2368              	.LVL135:
 2369              	.LFB145:
 800:Core/Src/tim.c **** 
 801:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 802:Core/Src/tim.c **** {
 2370              		.loc 1 802 1 is_stmt 1 view -0
 2371              		.cfi_startproc
 2372              		@ args = 0, pretend = 0, frame = 0
 2373              		@ frame_needed = 0, uses_anonymous_args = 0
 2374              		.loc 1 802 1 is_stmt 0 view .LVU778
 2375 0000 08B5     		push	{r3, lr}
 2376              	.LCFI46:
 2377              		.cfi_def_cfa_offset 8
 2378              		.cfi_offset 3, -8
 2379              		.cfi_offset 14, -4
 803:Core/Src/tim.c **** 
 804:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 2380              		.loc 1 804 3 is_stmt 1 view .LVU779
 2381              		.loc 1 804 19 is_stmt 0 view .LVU780
 2382 0002 0368     		ldr	r3, [r0]
 2383              		.loc 1 804 5 view .LVU781
 2384 0004 B3F1804F 		cmp	r3, #1073741824
 2385 0008 0CD0     		beq	.L142
 805:Core/Src/tim.c ****   {
 806:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 807:Core/Src/tim.c **** 
 808:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 809:Core/Src/tim.c ****     /* Peripheral clock disable */
 810:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 811:Core/Src/tim.c **** 
 812:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 813:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 814:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 815:Core/Src/tim.c ****     PA10     ------> TIM2_CH4
 816:Core/Src/tim.c ****     */
 817:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10);
 818:Core/Src/tim.c **** 
 819:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 820:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 821:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 822:Core/Src/tim.c **** 
 823:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 824:Core/Src/tim.c ****   }
 825:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 2386              		.loc 1 825 8 is_stmt 1 view .LVU782
 2387              		.loc 1 825 10 is_stmt 0 view .LVU783
 2388 000a 2F4A     		ldr	r2, .L147
 2389 000c 9342     		cmp	r3, r2
 2390 000e 18D0     		beq	.L143
 826:Core/Src/tim.c ****   {
 827:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 828:Core/Src/tim.c **** 
ARM GAS  /tmp/ccmGvKjA.s 			page 68


 829:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 830:Core/Src/tim.c ****     /* Peripheral clock disable */
 831:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 832:Core/Src/tim.c **** 
 833:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 834:Core/Src/tim.c ****     PA4     ------> TIM3_CH2
 835:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 836:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 837:Core/Src/tim.c ****     */
 838:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 839:Core/Src/tim.c **** 
 840:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 841:Core/Src/tim.c **** 
 842:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 843:Core/Src/tim.c **** 
 844:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 845:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 846:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 847:Core/Src/tim.c **** 
 848:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 849:Core/Src/tim.c ****   }
 850:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 2391              		.loc 1 850 8 is_stmt 1 view .LVU784
 2392              		.loc 1 850 10 is_stmt 0 view .LVU785
 2393 0010 2E4A     		ldr	r2, .L147+4
 2394 0012 9342     		cmp	r3, r2
 2395 0014 2CD0     		beq	.L144
 851:Core/Src/tim.c ****   {
 852:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 853:Core/Src/tim.c **** 
 854:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 855:Core/Src/tim.c ****     /* Peripheral clock disable */
 856:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 857:Core/Src/tim.c **** 
 858:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 859:Core/Src/tim.c ****     PA11     ------> TIM4_CH1
 860:Core/Src/tim.c ****     PA12     ------> TIM4_CH2
 861:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 862:Core/Src/tim.c ****     */
 863:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 864:Core/Src/tim.c **** 
 865:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 866:Core/Src/tim.c **** 
 867:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 868:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 869:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 870:Core/Src/tim.c **** 
 871:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 872:Core/Src/tim.c ****   }
 873:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM15)
 2396              		.loc 1 873 8 is_stmt 1 view .LVU786
 2397              		.loc 1 873 10 is_stmt 0 view .LVU787
 2398 0016 2E4A     		ldr	r2, .L147+8
 2399 0018 9342     		cmp	r3, r2
 2400 001a 3ED0     		beq	.L145
 874:Core/Src/tim.c ****   {
 875:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
ARM GAS  /tmp/ccmGvKjA.s 			page 69


 876:Core/Src/tim.c **** 
 877:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 878:Core/Src/tim.c ****     /* Peripheral clock disable */
 879:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 880:Core/Src/tim.c **** 
 881:Core/Src/tim.c ****     /* TIM15 interrupt Deinit */
 882:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 883:Core/Src/tim.c ****     /**
 884:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 885:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 886:Core/Src/tim.c ****     */
 887:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 888:Core/Src/tim.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 889:Core/Src/tim.c **** 
 890:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 891:Core/Src/tim.c **** 
 892:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 893:Core/Src/tim.c ****   }
 894:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM20)
 2401              		.loc 1 894 8 is_stmt 1 view .LVU788
 2402              		.loc 1 894 10 is_stmt 0 view .LVU789
 2403 001c 2D4A     		ldr	r2, .L147+12
 2404 001e 9342     		cmp	r3, r2
 2405 0020 42D0     		beq	.L146
 2406              	.LVL136:
 2407              	.L135:
 895:Core/Src/tim.c ****   {
 896:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspDeInit 0 */
 897:Core/Src/tim.c **** 
 898:Core/Src/tim.c ****   /* USER CODE END TIM20_MspDeInit 0 */
 899:Core/Src/tim.c ****     /* Peripheral clock disable */
 900:Core/Src/tim.c ****     __HAL_RCC_TIM20_CLK_DISABLE();
 901:Core/Src/tim.c **** 
 902:Core/Src/tim.c ****     /* TIM20 interrupt Deinit */
 903:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_BRK_IRQn);
 904:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_UP_IRQn);
 905:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_CC_IRQn);
 906:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspDeInit 1 */
 907:Core/Src/tim.c **** 
 908:Core/Src/tim.c ****   /* USER CODE END TIM20_MspDeInit 1 */
 909:Core/Src/tim.c ****   }
 910:Core/Src/tim.c **** }
 2408              		.loc 1 910 1 view .LVU790
 2409 0022 08BD     		pop	{r3, pc}
 2410              	.LVL137:
 2411              	.L142:
 810:Core/Src/tim.c **** 
 2412              		.loc 1 810 5 is_stmt 1 view .LVU791
 2413 0024 2C4A     		ldr	r2, .L147+16
 2414 0026 936D     		ldr	r3, [r2, #88]
 2415 0028 23F00103 		bic	r3, r3, #1
 2416 002c 9365     		str	r3, [r2, #88]
 817:Core/Src/tim.c **** 
 2417              		.loc 1 817 5 view .LVU792
 2418 002e 40F20341 		movw	r1, #1027
 2419 0032 4FF09040 		mov	r0, #1207959552
 2420              	.LVL138:
ARM GAS  /tmp/ccmGvKjA.s 			page 70


 817:Core/Src/tim.c **** 
 2421              		.loc 1 817 5 is_stmt 0 view .LVU793
 2422 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2423              	.LVL139:
 820:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 2424              		.loc 1 820 5 is_stmt 1 view .LVU794
 2425 003a 1C20     		movs	r0, #28
 2426 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2427              	.LVL140:
 2428 0040 EFE7     		b	.L135
 2429              	.LVL141:
 2430              	.L143:
 831:Core/Src/tim.c **** 
 2431              		.loc 1 831 5 view .LVU795
 2432 0042 02F50332 		add	r2, r2, #134144
 2433 0046 936D     		ldr	r3, [r2, #88]
 2434 0048 23F00203 		bic	r3, r3, #2
 2435 004c 9365     		str	r3, [r2, #88]
 838:Core/Src/tim.c **** 
 2436              		.loc 1 838 5 view .LVU796
 2437 004e 1021     		movs	r1, #16
 2438 0050 4FF09040 		mov	r0, #1207959552
 2439              	.LVL142:
 838:Core/Src/tim.c **** 
 2440              		.loc 1 838 5 is_stmt 0 view .LVU797
 2441 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2442              	.LVL143:
 840:Core/Src/tim.c **** 
 2443              		.loc 1 840 5 is_stmt 1 view .LVU798
 2444 0058 0121     		movs	r1, #1
 2445 005a 2048     		ldr	r0, .L147+20
 2446 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2447              	.LVL144:
 842:Core/Src/tim.c **** 
 2448              		.loc 1 842 5 view .LVU799
 2449 0060 4021     		movs	r1, #64
 2450 0062 1F48     		ldr	r0, .L147+24
 2451 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2452              	.LVL145:
 845:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2453              		.loc 1 845 5 view .LVU800
 2454 0068 1D20     		movs	r0, #29
 2455 006a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2456              	.LVL146:
 2457 006e D8E7     		b	.L135
 2458              	.LVL147:
 2459              	.L144:
 856:Core/Src/tim.c **** 
 2460              		.loc 1 856 5 view .LVU801
 2461 0070 02F50232 		add	r2, r2, #133120
 2462 0074 936D     		ldr	r3, [r2, #88]
 2463 0076 23F00403 		bic	r3, r3, #4
 2464 007a 9365     		str	r3, [r2, #88]
 863:Core/Src/tim.c **** 
 2465              		.loc 1 863 5 view .LVU802
 2466 007c 4FF4C051 		mov	r1, #6144
 2467 0080 4FF09040 		mov	r0, #1207959552
ARM GAS  /tmp/ccmGvKjA.s 			page 71


 2468              	.LVL148:
 863:Core/Src/tim.c **** 
 2469              		.loc 1 863 5 is_stmt 0 view .LVU803
 2470 0084 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2471              	.LVL149:
 865:Core/Src/tim.c **** 
 2472              		.loc 1 865 5 is_stmt 1 view .LVU804
 2473 0088 4FF40071 		mov	r1, #512
 2474 008c 1348     		ldr	r0, .L147+20
 2475 008e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2476              	.LVL150:
 868:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 2477              		.loc 1 868 5 view .LVU805
 2478 0092 1E20     		movs	r0, #30
 2479 0094 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2480              	.LVL151:
 2481 0098 C3E7     		b	.L135
 2482              	.LVL152:
 2483              	.L145:
 879:Core/Src/tim.c **** 
 2484              		.loc 1 879 5 view .LVU806
 2485 009a 02F55042 		add	r2, r2, #53248
 2486 009e 136E     		ldr	r3, [r2, #96]
 2487 00a0 23F48033 		bic	r3, r3, #65536
 2488 00a4 1366     		str	r3, [r2, #96]
 2489 00a6 BCE7     		b	.L135
 2490              	.L146:
 900:Core/Src/tim.c **** 
 2491              		.loc 1 900 5 view .LVU807
 2492 00a8 02F54042 		add	r2, r2, #49152
 2493 00ac 136E     		ldr	r3, [r2, #96]
 2494 00ae 23F48013 		bic	r3, r3, #1048576
 2495 00b2 1366     		str	r3, [r2, #96]
 903:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_UP_IRQn);
 2496              		.loc 1 903 5 view .LVU808
 2497 00b4 4D20     		movs	r0, #77
 2498              	.LVL153:
 903:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_UP_IRQn);
 2499              		.loc 1 903 5 is_stmt 0 view .LVU809
 2500 00b6 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2501              	.LVL154:
 904:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM20_CC_IRQn);
 2502              		.loc 1 904 5 is_stmt 1 view .LVU810
 2503 00ba 4E20     		movs	r0, #78
 2504 00bc FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2505              	.LVL155:
 905:Core/Src/tim.c ****   /* USER CODE BEGIN TIM20_MspDeInit 1 */
 2506              		.loc 1 905 5 view .LVU811
 2507 00c0 5020     		movs	r0, #80
 2508 00c2 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2509              	.LVL156:
 2510              		.loc 1 910 1 is_stmt 0 view .LVU812
 2511 00c6 ACE7     		b	.L135
 2512              	.L148:
 2513              		.align	2
 2514              	.L147:
 2515 00c8 00040040 		.word	1073742848
ARM GAS  /tmp/ccmGvKjA.s 			page 72


 2516 00cc 00080040 		.word	1073743872
 2517 00d0 00400140 		.word	1073823744
 2518 00d4 00500140 		.word	1073827840
 2519 00d8 00100240 		.word	1073876992
 2520 00dc 00040048 		.word	1207960576
 2521 00e0 00080048 		.word	1207961600
 2522              		.cfi_endproc
 2523              	.LFE145:
 2525              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2526              		.align	1
 2527              		.global	HAL_TIM_Base_MspDeInit
 2528              		.syntax unified
 2529              		.thumb
 2530              		.thumb_func
 2532              	HAL_TIM_Base_MspDeInit:
 2533              	.LVL157:
 2534              	.LFB146:
 911:Core/Src/tim.c **** 
 912:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 913:Core/Src/tim.c **** {
 2535              		.loc 1 913 1 is_stmt 1 view -0
 2536              		.cfi_startproc
 2537              		@ args = 0, pretend = 0, frame = 0
 2538              		@ frame_needed = 0, uses_anonymous_args = 0
 2539              		.loc 1 913 1 is_stmt 0 view .LVU814
 2540 0000 08B5     		push	{r3, lr}
 2541              	.LCFI47:
 2542              		.cfi_def_cfa_offset 8
 2543              		.cfi_offset 3, -8
 2544              		.cfi_offset 14, -4
 914:Core/Src/tim.c **** 
 915:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 2545              		.loc 1 915 3 is_stmt 1 view .LVU815
 2546              		.loc 1 915 20 is_stmt 0 view .LVU816
 2547 0002 0368     		ldr	r3, [r0]
 2548              		.loc 1 915 5 view .LVU817
 2549 0004 0B4A     		ldr	r2, .L155
 2550 0006 9342     		cmp	r3, r2
 2551 0008 03D0     		beq	.L153
 916:Core/Src/tim.c ****   {
 917:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 918:Core/Src/tim.c **** 
 919:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 920:Core/Src/tim.c ****     /* Peripheral clock disable */
 921:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 922:Core/Src/tim.c **** 
 923:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 924:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 925:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 926:Core/Src/tim.c **** 
 927:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 928:Core/Src/tim.c ****   }
 929:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 2552              		.loc 1 929 8 is_stmt 1 view .LVU818
 2553              		.loc 1 929 10 is_stmt 0 view .LVU819
 2554 000a 0B4A     		ldr	r2, .L155+4
 2555 000c 9342     		cmp	r3, r2
ARM GAS  /tmp/ccmGvKjA.s 			page 73


 2556 000e 0AD0     		beq	.L154
 2557              	.LVL158:
 2558              	.L149:
 930:Core/Src/tim.c ****   {
 931:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 932:Core/Src/tim.c **** 
 933:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 934:Core/Src/tim.c ****     /* Peripheral clock disable */
 935:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 936:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 937:Core/Src/tim.c **** 
 938:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 939:Core/Src/tim.c ****   }
 940:Core/Src/tim.c **** }
 2559              		.loc 1 940 1 view .LVU820
 2560 0010 08BD     		pop	{r3, pc}
 2561              	.LVL159:
 2562              	.L153:
 921:Core/Src/tim.c **** 
 2563              		.loc 1 921 5 is_stmt 1 view .LVU821
 2564 0012 02F50032 		add	r2, r2, #131072
 2565 0016 936D     		ldr	r3, [r2, #88]
 2566 0018 23F01003 		bic	r3, r3, #16
 2567 001c 9365     		str	r3, [r2, #88]
 924:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 2568              		.loc 1 924 5 view .LVU822
 2569 001e 3620     		movs	r0, #54
 2570              	.LVL160:
 924:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 2571              		.loc 1 924 5 is_stmt 0 view .LVU823
 2572 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2573              	.LVL161:
 2574 0024 F4E7     		b	.L149
 2575              	.LVL162:
 2576              	.L154:
 935:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 2577              		.loc 1 935 5 is_stmt 1 view .LVU824
 2578 0026 02F54842 		add	r2, r2, #51200
 2579 002a 136E     		ldr	r3, [r2, #96]
 2580 002c 23F48023 		bic	r3, r3, #262144
 2581 0030 1366     		str	r3, [r2, #96]
 2582              		.loc 1 940 1 is_stmt 0 view .LVU825
 2583 0032 EDE7     		b	.L149
 2584              	.L156:
 2585              		.align	2
 2586              	.L155:
 2587 0034 00100040 		.word	1073745920
 2588 0038 00480140 		.word	1073825792
 2589              		.cfi_endproc
 2590              	.LFE146:
 2592              		.global	htim20
 2593              		.section	.bss.htim20,"aw",%nobits
 2594              		.align	2
 2597              	htim20:
 2598 0000 00000000 		.space	76
 2598      00000000 
 2598      00000000 
ARM GAS  /tmp/ccmGvKjA.s 			page 74


 2598      00000000 
 2598      00000000 
 2599              		.global	htim17
 2600              		.section	.bss.htim17,"aw",%nobits
 2601              		.align	2
 2604              	htim17:
 2605 0000 00000000 		.space	76
 2605      00000000 
 2605      00000000 
 2605      00000000 
 2605      00000000 
 2606              		.global	htim15
 2607              		.section	.bss.htim15,"aw",%nobits
 2608              		.align	2
 2611              	htim15:
 2612 0000 00000000 		.space	76
 2612      00000000 
 2612      00000000 
 2612      00000000 
 2612      00000000 
 2613              		.global	htim6
 2614              		.section	.bss.htim6,"aw",%nobits
 2615              		.align	2
 2618              	htim6:
 2619 0000 00000000 		.space	76
 2619      00000000 
 2619      00000000 
 2619      00000000 
 2619      00000000 
 2620              		.global	htim4
 2621              		.section	.bss.htim4,"aw",%nobits
 2622              		.align	2
 2625              	htim4:
 2626 0000 00000000 		.space	76
 2626      00000000 
 2626      00000000 
 2626      00000000 
 2626      00000000 
 2627              		.global	htim3
 2628              		.section	.bss.htim3,"aw",%nobits
 2629              		.align	2
 2632              	htim3:
 2633 0000 00000000 		.space	76
 2633      00000000 
 2633      00000000 
 2633      00000000 
 2633      00000000 
 2634              		.global	htim2
 2635              		.section	.bss.htim2,"aw",%nobits
 2636              		.align	2
 2639              	htim2:
 2640 0000 00000000 		.space	76
 2640      00000000 
 2640      00000000 
 2640      00000000 
 2640      00000000 
 2641              		.global	htim1
ARM GAS  /tmp/ccmGvKjA.s 			page 75


 2642              		.section	.bss.htim1,"aw",%nobits
 2643              		.align	2
 2646              	htim1:
 2647 0000 00000000 		.space	76
 2647      00000000 
 2647      00000000 
 2647      00000000 
 2647      00000000 
 2648              		.text
 2649              	.Letext0:
 2650              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 2651              		.file 3 "/home/yml/mondrian/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 2652              		.file 4 "/home/yml/mondrian/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 2653              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 2654              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 2655              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 2656              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 2657              		.file 9 "Core/Inc/tim.h"
 2658              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 2659              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 2660              		.file 12 "Core/Inc/main.h"
 2661              		.file 13 "<built-in>"
ARM GAS  /tmp/ccmGvKjA.s 			page 76


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccmGvKjA.s:21     .text.MX_TIM1_Init:00000000 $t
     /tmp/ccmGvKjA.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccmGvKjA.s:146    .text.MX_TIM1_Init:00000068 $d
     /tmp/ccmGvKjA.s:2646   .bss.htim1:00000000 htim1
     /tmp/ccmGvKjA.s:152    .text.MX_TIM6_Init:00000000 $t
     /tmp/ccmGvKjA.s:158    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
     /tmp/ccmGvKjA.s:242    .text.MX_TIM6_Init:00000048 $d
     /tmp/ccmGvKjA.s:2618   .bss.htim6:00000000 htim6
     /tmp/ccmGvKjA.s:248    .text.MX_TIM17_Init:00000000 $t
     /tmp/ccmGvKjA.s:254    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
     /tmp/ccmGvKjA.s:308    .text.MX_TIM17_Init:00000028 $d
     /tmp/ccmGvKjA.s:2604   .bss.htim17:00000000 htim17
     /tmp/ccmGvKjA.s:314    .text.HAL_TIM_Encoder_MspInit:00000000 $t
     /tmp/ccmGvKjA.s:320    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
     /tmp/ccmGvKjA.s:442    .text.HAL_TIM_Encoder_MspInit:00000080 $d
     /tmp/ccmGvKjA.s:448    .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccmGvKjA.s:454    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccmGvKjA.s:838    .text.HAL_TIM_PWM_MspInit:000001c0 $d
     /tmp/ccmGvKjA.s:848    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccmGvKjA.s:854    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccmGvKjA.s:946    .text.HAL_TIM_Base_MspInit:00000054 $d
     /tmp/ccmGvKjA.s:953    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccmGvKjA.s:959    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccmGvKjA.s:1260   .text.HAL_TIM_MspPostInit:00000138 $d
     /tmp/ccmGvKjA.s:1271   .text.MX_TIM2_Init:00000000 $t
     /tmp/ccmGvKjA.s:1277   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccmGvKjA.s:1458   .text.MX_TIM2_Init:000000b4 $d
     /tmp/ccmGvKjA.s:2639   .bss.htim2:00000000 htim2
     /tmp/ccmGvKjA.s:1463   .text.MX_TIM3_Init:00000000 $t
     /tmp/ccmGvKjA.s:1469   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccmGvKjA.s:1649   .text.MX_TIM3_Init:000000b0 $d
     /tmp/ccmGvKjA.s:2632   .bss.htim3:00000000 htim3
     /tmp/ccmGvKjA.s:1655   .text.MX_TIM4_Init:00000000 $t
     /tmp/ccmGvKjA.s:1661   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
     /tmp/ccmGvKjA.s:1842   .text.MX_TIM4_Init:000000b4 $d
     /tmp/ccmGvKjA.s:2625   .bss.htim4:00000000 htim4
     /tmp/ccmGvKjA.s:1848   .text.MX_TIM15_Init:00000000 $t
     /tmp/ccmGvKjA.s:1854   .text.MX_TIM15_Init:00000000 MX_TIM15_Init
     /tmp/ccmGvKjA.s:2043   .text.MX_TIM15_Init:000000b4 $d
     /tmp/ccmGvKjA.s:2611   .bss.htim15:00000000 htim15
     /tmp/ccmGvKjA.s:2049   .text.MX_TIM20_Init:00000000 $t
     /tmp/ccmGvKjA.s:2055   .text.MX_TIM20_Init:00000000 MX_TIM20_Init
     /tmp/ccmGvKjA.s:2295   .text.MX_TIM20_Init:000000ec $d
     /tmp/ccmGvKjA.s:2597   .bss.htim20:00000000 htim20
     /tmp/ccmGvKjA.s:2301   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
     /tmp/ccmGvKjA.s:2307   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccmGvKjA.s:2354   .text.HAL_TIM_Encoder_MspDeInit:00000028 $d
     /tmp/ccmGvKjA.s:2361   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccmGvKjA.s:2367   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccmGvKjA.s:2515   .text.HAL_TIM_PWM_MspDeInit:000000c8 $d
     /tmp/ccmGvKjA.s:2526   .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccmGvKjA.s:2532   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccmGvKjA.s:2587   .text.HAL_TIM_Base_MspDeInit:00000034 $d
     /tmp/ccmGvKjA.s:2594   .bss.htim20:00000000 $d
     /tmp/ccmGvKjA.s:2601   .bss.htim17:00000000 $d
ARM GAS  /tmp/ccmGvKjA.s 			page 77


     /tmp/ccmGvKjA.s:2608   .bss.htim15:00000000 $d
     /tmp/ccmGvKjA.s:2615   .bss.htim6:00000000 $d
     /tmp/ccmGvKjA.s:2622   .bss.htim4:00000000 $d
     /tmp/ccmGvKjA.s:2629   .bss.htim3:00000000 $d
     /tmp/ccmGvKjA.s:2636   .bss.htim2:00000000 $d
     /tmp/ccmGvKjA.s:2643   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
