# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-16.10"
attribute \cells_not_processed 1
module \mul_sync_reset_test
  attribute \src "dut.sv:7.5-15.8"
  wire width 9 $0\p[8:0]
  wire width 9 $auto$expression.cpp:1550:import_operation$1
  attribute \src "dut.sv:1.39-1.40"
  wire width 6 input 3 \a
  attribute \src "dut.sv:1.42-1.43"
  wire width 3 input 4 \b
  attribute \src "dut.sv:1.29-1.32"
  wire input 1 \clk
  attribute \src "dut.sv:1.45-1.46"
  wire width 9 output 5 \p
  attribute \src "dut.sv:1.34-1.37"
  wire input 2 \rst
  cell $mul $mul$dut.sv:13$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1550:import_operation$1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:7.5-15.8"
  process $proc$dut.sv:7$1
    assign $0\p[8:0] \p
    attribute \src "dut.sv:32.9-36.12"
    switch \rst
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\p[8:0] 9'000000000
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\p[8:0] $auto$expression.cpp:1550:import_operation$1
    end
    sync posedge \clk
      update \p $0\p[8:0]
  end
end
