<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>design.m4out.tlv -> design.sv & design_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "design.m4out.tlv -> design.sv & design_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['design.m4out.tlv', 0, 295, 8156, 0, 82, 3836, 242, 404, 'opacity: 0.1', 17333, 'opacity: 0.1', 14562, 'opacity: 0.1'],
      ['design.sv', 0, 295, 37203, 19529, 0, 1591, 0, 453, 'opacity: 0.1', 18138, 'opacity: 0.1', 17294, 'opacity: 0.1'],
      ['design_gen.sv', 0, 0, 0, 2323, 12424, 739, 20146, 0, 'opacity: 0.1', 7363, 'opacity: 0.1', 10959, 'opacity: 0.1'],
      ['SV Total', 0, 295, 37203, 21852, 12424, 2330, 20146, 453, 'opacity: 0.1', 25501, 'opacity: 0.1', 28253, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['#505050', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', '#a07090', '#707070', '#7090a0'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM).
// Redwood EDA, LLC does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


// For silencing unused signal messages.
</span><span class="tlx_structure">`define BOGUS_USE(ignore)


</span><span class="tlx_comments">// For X injection on assignments, disableable using `define SP_PHYS.
</span><span class="tlx_structure">`ifdef WHEN
   $warning(&quot;WHEN macro redefined.&quot;);
`endif
`ifdef SP_PHYS
   `define WHEN(valid_sig)
`else
   `define WHEN(valid_sig) !valid_sig ? 'x :
`endif


genvar entry, other_vc, prio, vc, xx, yy;


</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For &gt;yy&gt;xx|tb_gen&gt;flit$dest_x.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_GEN_Flit_dest_x_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [1-1:0] Yy_Xx_TB_GEN_Flit_dest_x_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_GEN_Flit_dest_x_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$dest_y.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_GEN_Flit_dest_y_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [1-1:0] Yy_Xx_TB_GEN_Flit_dest_y_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_GEN_Flit_dest_y_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$flit_cnt.
</span><span class="tlx_declarations">logic [3:0] w_Yy_Xx_TB_GEN_Flit_flit_cnt_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [3:0] Yy_Xx_TB_GEN_Flit_flit_cnt_a1 [1:0][1:0];
logic [3:0] Yy_Xx_TB_GEN_Flit_flit_cnt_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$pkt_cnt.
</span><span class="tlx_declarations">logic [7:0] w_Yy_Xx_TB_GEN_Flit_pkt_cnt_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [7:0] Yy_Xx_TB_GEN_Flit_pkt_cnt_a1 [1:0][1:0];
logic [7:0] Yy_Xx_TB_GEN_Flit_pkt_cnt_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$src_x.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_GEN_Flit_src_x_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [1-1:0] Yy_Xx_TB_GEN_Flit_src_x_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_GEN_Flit_src_x_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$src_y.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_GEN_Flit_src_y_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [1-1:0] Yy_Xx_TB_GEN_Flit_src_y_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_GEN_Flit_src_y_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_gen&gt;flit$vc.
</span><span class="tlx_declarations">logic [2-1:0] w_Yy_Xx_TB_GEN_Flit_vc_a1 [1:0][1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [2-1:0] Yy_Xx_TB_GEN_Flit_vc_a1 [1:0][1:0];
logic [2-1:0] Yy_Xx_TB_GEN_Flit_vc_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$dest_x.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_OUT_Flit_dest_x_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_OUT_Flit_dest_x_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$dest_y.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_OUT_Flit_dest_y_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_OUT_Flit_dest_y_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$flit_cnt.
</span><span class="tlx_declarations">logic [3:0] w_Yy_Xx_TB_OUT_Flit_flit_cnt_a1 [1:0][1:0];
logic [3:0] Yy_Xx_TB_OUT_Flit_flit_cnt_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$pkt_cnt.
</span><span class="tlx_declarations">logic [7:0] w_Yy_Xx_TB_OUT_Flit_pkt_cnt_a1 [1:0][1:0];
logic [7:0] Yy_Xx_TB_OUT_Flit_pkt_cnt_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$src_x.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_OUT_Flit_src_x_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_OUT_Flit_src_x_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$src_y.
</span><span class="tlx_declarations">logic [1-1:0] w_Yy_Xx_TB_OUT_Flit_src_y_a1 [1:0][1:0];
logic [1-1:0] Yy_Xx_TB_OUT_Flit_src_y_a2 [1:0][1:0];

</span><span class="tlx_comments">// For &gt;yy&gt;xx|tb_out&gt;flit$vc.
</span><span class="tlx_declarations">logic [2-1:0] w_Yy_Xx_TB_OUT_Flit_vc_a1 [1:0][1:0];
logic [2-1:0] Yy_Xx_TB_OUT_Flit_vc_a2 [1:0][1:0];

</span><span class="tlx_comments">// For |reset$reset.
</span><span class="tlx_declarations">logic RESET_reset_n1;
logic RESET_reset_a0;
logic RESET_reset_a1;

</span><span class="tlx_comments">// For |tb_gen$CycCnt.
</span><span class="tlx_declarations">logic [15:0] TB_GEN_CycCnt_n2;
logic [15:0] TB_GEN_CycCnt_n1;
logic [15:0] TB_GEN_CycCnt_a0;
logic [15:0] TB_GEN_CycCnt_a1;
logic [15:0] TB_GEN_CycCnt_a2;

</span><span class="tlx_comments">// For |tb_gen$inj_cnt.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_GEN_inj_cnt_a1;
logic [(1 + 1)-1:0] TB_GEN_inj_cnt_a2;

</span><span class="tlx_comments">// For |tb_gen$inj_sum.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_GEN_inj_sum_a1;

</span><span class="tlx_comments">// For |tb_gen&gt;yy$inj_row_sum.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_GEN_Yy_inj_row_sum_a1 [1:0];

</span><span class="tlx_comments">// For |tb_out$FlitsInFlight.
</span><span class="tlx_declarations">logic [31:0] TB_OUT_FlitsInFlight_a1;
logic [31:0] TB_OUT_FlitsInFlight_a2;

</span><span class="tlx_comments">// For |tb_out$eject_cnt.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_OUT_eject_cnt_a2;

</span><span class="tlx_comments">// For |tb_out$eject_sum.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_OUT_eject_sum_a2;

</span><span class="tlx_comments">// For |tb_out$reset.
</span><span class="tlx_declarations">logic TB_OUT_reset_a1;
logic TB_OUT_reset_a2;

</span><span class="tlx_comments">// For |tb_out&gt;yy$eject_row_sum.
</span><span class="tlx_declarations">logic [(1 + 1)-1:0] TB_OUT_Yy_eject_row_sum_a2 [1:0];

</span><span class="tlx_comments">
//
// Scope: &gt;yy[1:0]
//

//
// Scope: &gt;yy&gt;xx[1:0]
//

//
// Scope: &gt;yy&gt;xx|netwk_inject
//

//
// Scope: &gt;yy&gt;xx|netwk_inject&gt;fifos_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1 [1:0][1:0];

</span><span class="tlx_comments">//
// Scope: &gt;yy&gt;xx|tb_gen
//

// Clock signals.
</span><span class="tlx_validity">logic clkF_Yy_Xx_TB_GEN_reset_or_head_a2 [1:0][1:0];
logic clkF_Yy_Xx_TB_GEN_reset_or_trans_valid_a2 [1:0][1:0];
logic clkP_Yy_Xx_TB_GEN_trans_valid_a2 [1:0][1:0];

</span><span class="tlx_comments">//
// Scope: &gt;yy&gt;xx|tb_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_Yy_Xx_TB_OUT_trans_valid_a2 [1:0][1:0];

</span><span class="tlx_comments">//
// Scope: &gt;yy&gt;xx|tb_out&gt;fifos_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1 [1:0][1:0];

</span><span class="tlx_comments">

   //
   // Scope: &gt;yy[1:0]
   //
   </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : gen_Yy
</span><span class="tlx_comments">
      //
      // Scope: &gt;xx[1:0]
      //
      </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : gen_Xx
</span><span class="tlx_comments">
         //
         // Scope: &gt;vc[3:0]
         //
         </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : gen_Vc
</span><span class="tlx_comments">
            //
            // Scope: |netwk_eject
            //

               // Staging of $two_valid.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_two_valid_a2[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_two_valid_a1[vc];

               </span><span class="tlx_comments">// Staging of $valid_count.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_valid_count_a2[$clog2((6)+1)-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_valid_count_a1[$clog2((6)+1)-1:0];


               </span><span class="tlx_comments">//
               // Scope: &gt;entry[(6)-1:0]
               //
               </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4gen_NETWK_EJECT_Entry
</span><span class="tlx_comments">                  // Staging of $state.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_state_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_state_a1[entry];


                  </span><span class="tlx_comments">//
                  // Scope: &gt;flit
                  //

                     // Staging of $data.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_data_a2[7:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_data_a1[7:0];

                     </span><span class="tlx_comments">// Staging of $dest_x.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_dest_x_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_dest_x_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $dest_y.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_dest_y_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_dest_y_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $flit_cnt.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_flit_cnt_a2[3:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_flit_cnt_a1[3:0];

                     </span><span class="tlx_comments">// Staging of $head.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_Flit_head_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_Flit_head_a1[entry];

                     </span><span class="tlx_comments">// Staging of $pkt_cnt.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_pkt_cnt_a2[7:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_pkt_cnt_a1[7:0];

                     </span><span class="tlx_comments">// Staging of $src_x.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_src_x_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_src_x_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $src_y.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_src_y_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_src_y_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $tail.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_Flit_tail_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Entry_Flit_tail_a1[entry];

                     </span><span class="tlx_comments">// Staging of $vc.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_vc_a2[2-1:0] &lt;= b_Yy[yy].b_Xx[xx].g_Vc[vc].L4d_NETWK_EJECT_Entry[entry].Flit_vc_a1[2-1:0];


               </span><span class="tlx_structure">end

               </span><span class="tlx_comments">//
               // Scope: &gt;flit
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_data_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_data_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_dest_x_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_dest_x_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_dest_y_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_dest_y_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_flit_cnt_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_flit_cnt_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_Flit_head_a1[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_EJECT_Flit_head_a1[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_pkt_cnt_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_pkt_cnt_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_src_x_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_src_x_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_src_y_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_src_y_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_Flit_tail_a1[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_EJECT_Flit_tail_a1[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].NETWK_EJECT_Flit_vc_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_EJECT_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_NETWK_EJECT_Flit_vc_a1;



            </span><span class="tlx_comments">//
            // Scope: |netwk_inject
            //

               // Staging of $Prio.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Prio_a0[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Prio_n1[vc];

               </span><span class="tlx_comments">// Staging of $has_credit.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_has_credit_a1[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_has_credit_a0[vc];

               </span><span class="tlx_comments">// Staging of $trans_valid.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a1[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc];


               </span><span class="tlx_comments">//
               // Scope: &gt;fifo_head
               //


                  //
                  // Scope: &gt;flit
                  //

                     // Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_data_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_dest_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_dest_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_flit_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_FifoHead_Flit_head_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_src_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_src_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_FifoHead_Flit_tail_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_FifoHead_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_FifoHead_Flit_vc_a0;



               </span><span class="tlx_comments">//
               // Scope: &gt;flit
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_data_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_dest_x_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_dest_y_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_flit_cnt_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_Flit_head_a0[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_pkt_cnt_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_src_x_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_src_y_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_Flit_tail_a0[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Flit_vc_a0;


               </span><span class="tlx_comments">//
               // Scope: &gt;head
               //


                  //
                  // Scope: &gt;flit
                  //

                     // Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_data_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_dest_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_dest_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_flit_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_Head_Flit_head_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_pkt_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_src_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_src_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_NETWK_INJECT_Head_Flit_tail_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].NETWK_INJECT_Head_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_NETWK_INJECT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_NETWK_INJECT_Head_Flit_vc_a0;



               </span><span class="tlx_comments">//
               // Scope: &gt;other_vc[3:0]
               //
               </span><span class="tlx_structure">for (other_vc = 0; other_vc &lt;= 3; other_vc++) begin : L4gen_NETWK_INJECT_OtherVc
</span><span class="tlx_comments">                  // Staging of $SamePrio.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].c_Vc[vc].NETWK_INJECT_OtherVc_SamePrio_a0[other_vc] &lt;= b_Yy[yy].b_Xx[xx].c_Vc[vc].NETWK_INJECT_OtherVc_SamePrio_n1[other_vc];

               </span><span class="tlx_structure">end

               </span><span class="tlx_comments">//
               // Scope: &gt;prio[1:0]
               //
               </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : L4gen_NETWK_INJECT_Prio
</span><span class="tlx_comments">                  // Staging of $Match.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].c_Vc[vc].NETWK_INJECT_Prio_Match_a0[prio] &lt;= b_Yy[yy].b_Xx[xx].c_Vc[vc].NETWK_INJECT_Prio_Match_n1[prio];

               </span><span class="tlx_structure">end


            </span><span class="tlx_comments">//
            // Scope: |tb_gen
            //

               // Staging of $two_valid.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_TB_GEN_two_valid_a2[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_TB_GEN_two_valid_a1[vc];

               </span><span class="tlx_comments">// Staging of $valid_count.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_valid_count_a2[$clog2((6)+1)-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_valid_count_a1[$clog2((6)+1)-1:0];


               </span><span class="tlx_comments">//
               // Scope: &gt;entry[(6)-1:0]
               //
               </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4gen_TB_GEN_Entry
</span><span class="tlx_comments">                  // Staging of $state.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_state_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_state_a1[entry];


                  </span><span class="tlx_comments">//
                  // Scope: &gt;flit
                  //

                     // Staging of $data.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_data_a2[7:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_data_a1[7:0];

                     </span><span class="tlx_comments">// Staging of $dest_x.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_dest_x_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_dest_x_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $dest_y.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_dest_y_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_dest_y_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $flit_cnt.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_flit_cnt_a2[3:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_flit_cnt_a1[3:0];

                     </span><span class="tlx_comments">// Staging of $head.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_Flit_head_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_Flit_head_a1[entry];

                     </span><span class="tlx_comments">// Staging of $pkt_cnt.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_pkt_cnt_a2[7:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_pkt_cnt_a1[7:0];

                     </span><span class="tlx_comments">// Staging of $src_x.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_src_x_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_src_x_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $src_y.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_src_y_a2[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_src_y_a1[1-1:0];

                     </span><span class="tlx_comments">// Staging of $tail.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_Flit_tail_a2[entry] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Entry_Flit_tail_a1[entry];

                     </span><span class="tlx_comments">// Staging of $vc.
                     </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_vc_a2[2-1:0] &lt;= b_Yy[yy].b_Xx[xx].b_Vc[vc].L4d_TB_GEN_Entry[entry].Flit_vc_a1[2-1:0];


               </span><span class="tlx_structure">end

               </span><span class="tlx_comments">//
               // Scope: &gt;flit
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_data_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_data_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_dest_x_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_dest_x_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_dest_y_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_dest_y_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_flit_cnt_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_flit_cnt_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_GEN_Flit_head_a1[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_GEN_Flit_head_a1[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_pkt_cnt_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_pkt_cnt_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_src_x_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_src_x_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_src_y_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_src_y_a1;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_GEN_Flit_tail_a1[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_GEN_Flit_tail_a1[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].b_Vc[vc].TB_GEN_Flit_vc_a1 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_GEN_trans_valid_a1[vc]) b_Yy[yy].b_Xx[xx].b_Vc[vc].w_TB_GEN_Flit_vc_a1;



            </span><span class="tlx_comments">//
            // Scope: |tb_out
            //

               // Staging of $Prio.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Prio_a0[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Prio_n1[vc];

               </span><span class="tlx_comments">// Staging of $has_credit.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].i_Vc[vc].TB_OUT_has_credit_a1[0:0] &lt;= b_Yy[yy].b_Xx[xx].i_Vc[vc].TB_OUT_has_credit_a0[0:0];

               </span><span class="tlx_comments">// Staging of $trans_valid.
               </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a1[vc] &lt;= b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc];


               </span><span class="tlx_comments">//
               // Scope: &gt;fifo_head
               //


                  //
                  // Scope: &gt;flit
                  //

                     // Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_data_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_dest_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_dest_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_flit_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_FifoHead_Flit_head_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_pkt_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_src_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_src_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_FifoHead_Flit_tail_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_FifoHead_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_FifoHead_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_FifoHead_Flit_vc_a0;



               </span><span class="tlx_comments">//
               // Scope: &gt;flit
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_data_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_dest_x_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_dest_y_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_flit_cnt_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_Flit_head_a0[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_pkt_cnt_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_src_x_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_src_y_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_Flit_tail_a0[vc];
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_trans_valid_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Flit_vc_a0;


               </span><span class="tlx_comments">//
               // Scope: &gt;head
               //


                  //
                  // Scope: &gt;flit
                  //

                     // Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_data_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_data_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_dest_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_dest_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_dest_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_dest_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_flit_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_flit_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_Flit_head_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_Head_Flit_head_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_pkt_cnt_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_pkt_cnt_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_src_x_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_src_x_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_src_y_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_src_y_a0;
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_Flit_tail_a0[vc] = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].w_Vc_TB_OUT_Head_Flit_tail_a0[vc];
                     </span><span class="tlx_comments">// Inject X when invalid.
                     </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].g_Vc[vc].TB_OUT_Head_Flit_vc_a0 = `WHEN(b_Yy[yy].b_Xx[xx].Vc_TB_OUT_Head_trans_avail_a0[vc]) b_Yy[yy].b_Xx[xx].g_Vc[vc].w_TB_OUT_Head_Flit_vc_a0;



               </span><span class="tlx_comments">//
               // Scope: &gt;other_vc[3:0]
               //
               </span><span class="tlx_structure">for (other_vc = 0; other_vc &lt;= 3; other_vc++) begin : L4gen_TB_OUT_OtherVc
</span><span class="tlx_comments">                  // Staging of $SamePrio.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].h_Vc[vc].TB_OUT_OtherVc_SamePrio_a0[other_vc] &lt;= b_Yy[yy].b_Xx[xx].h_Vc[vc].TB_OUT_OtherVc_SamePrio_n1[other_vc];

               </span><span class="tlx_structure">end

               </span><span class="tlx_comments">//
               // Scope: &gt;prio[1:0]
               //
               </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : L4gen_TB_OUT_Prio
</span><span class="tlx_comments">                  // Staging of $Match.
                  </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].b_Xx[xx].h_Vc[vc].TB_OUT_Prio_Match_a0[prio] &lt;= b_Yy[yy].b_Xx[xx].h_Vc[vc].TB_OUT_Prio_Match_n1[prio];

               </span><span class="tlx_structure">end

         end

         </span><span class="tlx_comments">//
         // Scope: |netwk_eject
         //


            //
            // Scope: &gt;flit
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_data_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_data_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_dest_x_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_dest_x_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_dest_y_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_dest_y_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_flit_cnt_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_flit_cnt_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_NETWK_EJECT_Flit_head_a1[xx] = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_NETWK_EJECT_Flit_head_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_pkt_cnt_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_pkt_cnt_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_src_x_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_src_x_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_src_y_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_src_y_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_NETWK_EJECT_Flit_tail_a1[xx] = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_NETWK_EJECT_Flit_tail_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_EJECT_Flit_vc_a1 = `WHEN(b_Yy[yy].Xx_NETWK_EJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_EJECT_Flit_vc_a1;



         </span><span class="tlx_comments">//
         // Scope: |netwk_inject
         //

            // Staging of $fifo_trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].Xx_NETWK_INJECT_fifo_trans_avail_a1[xx] &lt;= b_Yy[yy].Xx_NETWK_INJECT_fifo_trans_avail_a0[xx];


            </span><span class="tlx_comments">//
            // Scope: &gt;fifos_out
            //

               // Staging of $data.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_data_a1[7:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_data_a0[7:0];

               </span><span class="tlx_comments">// Staging of $dest_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_dest_x_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_dest_x_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $dest_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_dest_y_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_dest_y_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $flit_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_flit_cnt_a1[3:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_flit_cnt_a0[3:0];

               </span><span class="tlx_comments">// Staging of $head.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].Xx_NETWK_INJECT_FifosOut_head_a1[xx] &lt;= b_Yy[yy].w_Xx_NETWK_INJECT_FifosOut_head_a0[xx];

               </span><span class="tlx_comments">// Staging of $pkt_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_pkt_cnt_a1[7:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_pkt_cnt_a0[7:0];

               </span><span class="tlx_comments">// Staging of $src_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_src_x_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_src_x_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $src_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_src_y_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_src_y_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $tail.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].Xx_NETWK_INJECT_FifosOut_tail_a1[xx] &lt;= b_Yy[yy].w_Xx_NETWK_INJECT_FifosOut_tail_a0[xx];

               </span><span class="tlx_comments">// Staging of $vc.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].NETWK_INJECT_FifosOut_vc_a1[2-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_FifosOut_vc_a0[2-1:0];



            </span><span class="tlx_comments">//
            // Scope: &gt;flit
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_data_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_data_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_dest_x_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_dest_x_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_dest_y_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_dest_y_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_flit_cnt_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_flit_cnt_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_NETWK_INJECT_Flit_head_a1[xx] = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_NETWK_INJECT_Flit_head_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_pkt_cnt_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_pkt_cnt_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_src_x_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_src_x_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_src_y_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_src_y_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_NETWK_INJECT_Flit_tail_a1[xx] = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_NETWK_INJECT_Flit_tail_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].NETWK_INJECT_Flit_vc_a1 = `WHEN(b_Yy[yy].Xx_NETWK_INJECT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_NETWK_INJECT_Flit_vc_a1;



         </span><span class="tlx_comments">//
         // Scope: |tb_gen
         //

            // Staging of $FlitCnt.
            </span><span class="tlx_staging">always_ff @(posedge clkF_Yy_Xx_TB_GEN_reset_or_trans_valid_a2[yy][xx]) Yy[yy].Xx[xx].TB_GEN_FlitCnt_a1[3:0] &lt;= Yy[yy].Xx[xx].w_TB_GEN_FlitCnt_a0[3:0];

            </span><span class="tlx_comments">// Staging of $MidPacket.
            </span><span class="tlx_staging">always_ff @(posedge clk) Yy[yy].Xx_TB_GEN_MidPacket_a1[xx] &lt;= Yy[yy].Xx_TB_GEN_MidPacket_a0[xx];

            </span><span class="tlx_comments">// Staging of $PktCnt.
            </span><span class="tlx_staging">always_ff @(posedge clkF_Yy_Xx_TB_GEN_reset_or_head_a2[yy][xx]) Yy[yy].Xx[xx].TB_GEN_PktCnt_a1[7:0] &lt;= Yy[yy].Xx[xx].w_TB_GEN_PktCnt_a0[7:0];


            </span><span class="tlx_comments">//
            // Scope: &gt;flit
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign Yy[yy].Xx[xx].TB_GEN_Flit_data_a1 = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) Yy[yy].Xx[xx].w_TB_GEN_Flit_data_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $dest_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_dest_x_a2[yy][xx][1-1:0] &lt;= Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy[yy].Xx[xx].TB_GEN_Flit_dest_x_rand_a1 = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) Yy[yy].Xx[xx].w_TB_GEN_Flit_dest_x_rand_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $dest_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_dest_y_a2[yy][xx][1-1:0] &lt;= Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy[yy].Xx[xx].TB_GEN_Flit_dest_y_rand_a1 = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) Yy[yy].Xx[xx].w_TB_GEN_Flit_dest_y_rand_a1;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $flit_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_flit_cnt_a2[yy][xx][3:0] &lt;= Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx][3:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy[yy].Xx_TB_GEN_Flit_head_a1[xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) Yy[yy].w_Xx_TB_GEN_Flit_head_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $pkt_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_pkt_cnt_a2[yy][xx][7:0] &lt;= Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx][7:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $src_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_src_x_a2[yy][xx][1-1:0] &lt;= Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $src_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_src_y_a2[yy][xx][1-1:0] &lt;= Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy[yy].Xx_TB_GEN_Flit_tail_a1[xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) Yy[yy].w_Xx_TB_GEN_Flit_tail_a1[xx];
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx] = `WHEN(Yy[yy].Xx_TB_GEN_trans_valid_a1[xx]) w_Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx];
               </span><span class="tlx_comments">// Staging of $vc.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx]) Yy_Xx_TB_GEN_Flit_vc_a2[yy][xx][2-1:0] &lt;= Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx][2-1:0];




         </span><span class="tlx_comments">//
         // Scope: |tb_out
         //

            // Staging of $fifo_trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].Xx_TB_OUT_fifo_trans_avail_a1[xx] &lt;= b_Yy[yy].Xx_TB_OUT_fifo_trans_avail_a0[xx];

            </span><span class="tlx_comments">// Staging of $trans_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) b_Yy[yy].Xx_TB_OUT_trans_valid_a2[xx] &lt;= b_Yy[yy].Xx_TB_OUT_trans_valid_a1[xx];


            </span><span class="tlx_comments">//
            // Scope: &gt;fifos_out
            //

               // Staging of $data.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_data_a1[7:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_data_a0[7:0];

               </span><span class="tlx_comments">// Staging of $dest_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_dest_x_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_dest_x_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $dest_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_dest_y_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_dest_y_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $flit_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_flit_cnt_a1[3:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_flit_cnt_a0[3:0];

               </span><span class="tlx_comments">// Staging of $head.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].Xx_TB_OUT_FifosOut_head_a1[xx] &lt;= b_Yy[yy].w_Xx_TB_OUT_FifosOut_head_a0[xx];

               </span><span class="tlx_comments">// Staging of $pkt_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_pkt_cnt_a1[7:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_pkt_cnt_a0[7:0];

               </span><span class="tlx_comments">// Staging of $src_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_src_x_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_src_x_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $src_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_src_y_a1[1-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_src_y_a0[1-1:0];

               </span><span class="tlx_comments">// Staging of $tail.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].Xx_TB_OUT_FifosOut_tail_a1[xx] &lt;= b_Yy[yy].w_Xx_TB_OUT_FifosOut_tail_a0[xx];

               </span><span class="tlx_comments">// Staging of $vc.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx]) b_Yy[yy].b_Xx[xx].TB_OUT_FifosOut_vc_a1[2-1:0] &lt;= b_Yy[yy].b_Xx[xx].w_TB_OUT_FifosOut_vc_a0[2-1:0];



            </span><span class="tlx_comments">//
            // Scope: &gt;flit
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].b_Xx[xx].TB_OUT_Flit_data_a1 = `WHEN(b_Yy[yy].Xx_TB_OUT_trans_valid_a1[xx]) b_Yy[yy].b_Xx[xx].w_TB_OUT_Flit_data_a1;
               </span><span class="tlx_comments">// Staging of $dest_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_dest_x_a2[yy][xx][1-1:0] &lt;= w_Yy_Xx_TB_OUT_Flit_dest_x_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Staging of $dest_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_dest_y_a2[yy][xx][1-1:0] &lt;= w_Yy_Xx_TB_OUT_Flit_dest_y_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Staging of $flit_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_flit_cnt_a2[yy][xx][3:0] &lt;= w_Yy_Xx_TB_OUT_Flit_flit_cnt_a1[yy][xx][3:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_TB_OUT_Flit_head_a1[xx] = `WHEN(b_Yy[yy].Xx_TB_OUT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_TB_OUT_Flit_head_a1[xx];
               </span><span class="tlx_comments">// Staging of $pkt_cnt.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_pkt_cnt_a2[yy][xx][7:0] &lt;= w_Yy_Xx_TB_OUT_Flit_pkt_cnt_a1[yy][xx][7:0];

               </span><span class="tlx_comments">// Staging of $src_x.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_src_x_a2[yy][xx][1-1:0] &lt;= w_Yy_Xx_TB_OUT_Flit_src_x_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Staging of $src_y.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_src_y_a2[yy][xx][1-1:0] &lt;= w_Yy_Xx_TB_OUT_Flit_src_y_a1[yy][xx][1-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign b_Yy[yy].Xx_TB_OUT_Flit_tail_a1[xx] = `WHEN(b_Yy[yy].Xx_TB_OUT_trans_valid_a1[xx]) b_Yy[yy].w_Xx_TB_OUT_Flit_tail_a1[xx];
               </span><span class="tlx_comments">// Staging of $vc.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx]) Yy_Xx_TB_OUT_Flit_vc_a2[yy][xx][2-1:0] &lt;= w_Yy_Xx_TB_OUT_Flit_vc_a1[yy][xx][2-1:0];



      </span><span class="tlx_structure">end
   end

   </span><span class="tlx_comments">//
   // Scope: |reset
   //

      // Staging of $reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) RESET_reset_a0 &lt;= RESET_reset_n1;
      always_ff @(posedge clk) RESET_reset_a1 &lt;= RESET_reset_a0;



   </span><span class="tlx_comments">//
   // Scope: |tb_gen
   //

      // Staging of $CycCnt.
      </span><span class="tlx_staging">always_ff @(posedge clk) TB_GEN_CycCnt_n1[15:0] &lt;= TB_GEN_CycCnt_n2[15:0];
      always_ff @(posedge clk) TB_GEN_CycCnt_a0[15:0] &lt;= TB_GEN_CycCnt_n1[15:0];
      always_ff @(posedge clk) TB_GEN_CycCnt_a1[15:0] &lt;= TB_GEN_CycCnt_a0[15:0];
      always_ff @(posedge clk) TB_GEN_CycCnt_a2[15:0] &lt;= TB_GEN_CycCnt_a1[15:0];

      </span><span class="tlx_comments">// Staging of $inj_cnt.
      </span><span class="tlx_staging">always_ff @(posedge clk) TB_GEN_inj_cnt_a2[(1 + 1)-1:0] &lt;= TB_GEN_inj_cnt_a1[(1 + 1)-1:0];



   </span><span class="tlx_comments">//
   // Scope: |tb_out
   //

      // Staging of $FlitsInFlight.
      </span><span class="tlx_staging">always_ff @(posedge clk) TB_OUT_FlitsInFlight_a2[31:0] &lt;= TB_OUT_FlitsInFlight_a1[31:0];

      </span><span class="tlx_comments">// Staging of $reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) TB_OUT_reset_a2 &lt;= TB_OUT_reset_a1;





</span><span class="tlx_comments">//
// Gated clocks.
//



   //
   // Scope: &gt;yy[1:0]
   //
   </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : clk_Yy
</span><span class="tlx_comments">
      //
      // Scope: &gt;xx[1:0]
      //
      </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : clk_Xx
</span><span class="tlx_comments">
         //
         // Scope: |netwk_inject
         //


            //
            // Scope: &gt;fifos_out
            //

</span><span class="tlx_validity">               clk_gate gen_clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1(clkP_Yy_Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a1[yy][xx], clk, 1'b1, (b_Yy[yy].Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a0[xx] ? 1'b1 : 1'bx), 1'b0);



         </span><span class="tlx_comments">//
         // Scope: |tb_gen
         //

</span><span class="tlx_validity">            clk_gate gen_clkF_Yy_Xx_TB_GEN_reset_or_head_a2(clkF_Yy_Xx_TB_GEN_reset_or_head_a2[yy][xx], clk, Yy[yy].Xx_TB_GEN_reset_or_head_a1[xx], 1'b1, 1'b0);
            clk_gate gen_clkF_Yy_Xx_TB_GEN_reset_or_trans_valid_a2(clkF_Yy_Xx_TB_GEN_reset_or_trans_valid_a2[yy][xx], clk, Yy[yy].Xx_TB_GEN_reset_or_trans_valid_a1[xx], 1'b1, 1'b0);
            clk_gate gen_clkP_Yy_Xx_TB_GEN_trans_valid_a2(clkP_Yy_Xx_TB_GEN_trans_valid_a2[yy][xx], clk, 1'b1, (Yy[yy].Xx_TB_GEN_trans_valid_a1[xx] ? 1'b1 : 1'bx), 1'b0);


         </span><span class="tlx_comments">//
         // Scope: |tb_out
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_Yy_Xx_TB_OUT_trans_valid_a2(clkP_Yy_Xx_TB_OUT_trans_valid_a2[yy][xx], clk, 1'b1, (b_Yy[yy].Xx_TB_OUT_trans_valid_a1[xx] ? 1'b1 : 1'bx), 1'b0);

            </span><span class="tlx_comments">//
            // Scope: &gt;fifos_out
            //

</span><span class="tlx_validity">               clk_gate gen_clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1(clkP_Yy_Xx_TB_OUT_FifosOut_fifo_trans_avail_a1[yy][xx], clk, 1'b1, (b_Yy[yy].Xx_TB_OUT_FifosOut_fifo_trans_avail_a0[xx] ? 1'b1 : 1'bx), 1'b0);


      </span><span class="tlx_structure">end
   end

</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">

<pre>
<span class="tlx_structure">\TLV_version 1c: tl-x.org
\SV
</span><span class="tlx_comments">/*
Copyright (c) 2015, Steven F. Hoover

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

    * Redistributions of source code must retain the above copyright notice,
      this list of conditions and the following disclaimer.
    * Redistributions in binary form must reproduce the above copyright
      notice, this list of conditions and the following disclaimer in the
      documentation and/or other materials provided with the distribution.
    * The name of Steven F. Hoover
      may not be used to endorse or promote products derived from this software
      without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/



// This example implements an on-chip network, implemented as an X-Y-routed grid.
// Each network tile has five bi-directional links: four neighboring tile grid-links
// and its own endpoint link.  These are named: (X-1)-link, (X+1)-link, (Y-1)-link,
// (Y+1)-link, and E-link, each with an i (input) and o (output) direction
// (eg: (X-1)-olink is the outbound link to the X-1 tile; E-olink is out of network).
//
// Packets contain multiple flits, where a flit occupies a single-cycle on a
// link.  Idle flits may be injected at any time, between or within packets.
// They will disappear
// when queued, but will otherwise occupy slots when routed.  Packets should
// generally be injected contiguously, with idles only in exceptional circumstances.
// Packet size is determined only by a tail flit; there is no 'size' field in the
// packet header.  Packets are routed contiguously and can block other traffic,
// so large packets can introduce undesireable network characteristics.
// Packetization can be done at a higher level to address this.
//
// Network buffering is minimal.  However, when packets are blocked, the E-link can
// be used to alleviate the congestion if the packet is &quot;unordered&quot; and if the
// intermediate tile is able to absorb the packet (size needed?) and reinject it.
//
// Virtual channels/lanes/networks are supported for protocol deadlock
// avoidance, prioritization, and independence.  Each VC has a static
// priority assigned.
//
// Priority of traffic is as follows, highest to lowest.
// On an outgoing network(X/Y)-olink:
//   - The next flit following the previous one (non-tail, including idle).
//   - Among queued non-head flits of the highest queued-traffic priority, or if
//     none, head flits of the highest queued head flit priority, or if none,
//     heads arriving this cycle:
//     - Traffic continuing in a straight path.
//     - Traffic taking a turn (Y-links only because of X-Y routing).
//     - Traffic entering from the E-link.
// On an E-ilink:
//   - The next flit following the previous one (including idle).
//   - The flit selected based on last cycle's head info using round-robin
//     among heads waiting for this endpoint.  The head flit is dropped,
//     so no cycle is lost.
//   - 
// At each link 

</span><span class="tlx_untouched">module grid_network(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */







</span><span class="tlx_structure">\TLV
   |reset
      </span><span class="tlx_staging">@-1
         </span><span class="tlx_comments">// Create pipesignal out of reset module input.
         </span><span class="tlx_logic">$reset = *reset;

   </span><span class="tlx_comments">// Stimulus
   //
   </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
      &gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
         |tb_gen
            </span><span class="tlx_comments">// Generate stimulus feeding the E-Link input FIFO.
            </span><span class="tlx_staging">@1
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|reset</span><span class="tlx_logic">%+0$reset;
               $head_tail_rand[2:0] = *RW_rand_vect[(0 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 3];
               $head = ! $MidPacket &amp;&amp;              </span><span class="tlx_comments">// can be head
                       </span><span class="tlx_logic">(&amp; $head_tail_rand) &amp;&amp;       </span><span class="tlx_comments">// 1/8 probability
                       </span><span class="tlx_logic">! $reset &amp;&amp;                  </span><span class="tlx_comments">// after reset
                       </span><span class="tlx_logic">(</span><span class="tlx_structure">&gt;top|tb_gen</span><span class="tlx_logic">$CycCnt &lt; 100);  </span><span class="tlx_comments">// until max cycle
               </span><span class="tlx_logic">$tail = ! $reset &amp;&amp;
                       ($head || $MidPacket) &amp;&amp;   </span><span class="tlx_comments">// can be tail
                       </span><span class="tlx_logic">((&amp; $head_tail_rand) ||    </span><span class="tlx_comments">// 1/8 probability
                        </span><span class="tlx_logic">($PktCnt &gt;= 15));  </span><span class="tlx_comments">// force tail on max length
               // $MidPacket = after head through tail.
               </span><span class="tlx_logic">%next$MidPacket = ! $reset &amp;&amp; (($head &amp;&amp; ! $trans_valid) || $MidPacket) &amp;&amp; ! ($tail &amp;&amp; ! $trans_valid);
               
               </span><span class="tlx_comments">// Packet and flit-within-packet counts.
               </span><span class="tlx_logic">$reset_or_head = $reset || $head;
               </span><span class="tlx_validity">?$reset_or_head
                  </span><span class="tlx_logic">%next$PktCnt[7:0] = $reset ? 0 : $PktCnt + 1;
               $reset_or_trans_valid = $reset | $trans_valid;
               </span><span class="tlx_validity">?$reset_or_trans_valid
                  </span><span class="tlx_logic">%next$FlitCnt[3:0] = ($reset || $tail) ? 0 : $FlitCnt + 1;
               
               $vc_rand[2-1:0] = *RW_rand_vect[(124 + ((yy * xx) ^ ((3 * yy) + yy))) % 257 +: 2];
               $vc[2-1:0] = ($vc_rand &gt; 3)        </span><span class="tlx_comments">// out of range?
                           </span><span class="tlx_logic">? {1'b0, $vc_rand[2-2:0]}      </span><span class="tlx_comments">// drop the max bit
                           </span><span class="tlx_logic">: $vc_rand;
               $rand_valid[2:0] = *RW_rand_vect[(248 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 3];
               $trans_valid = ($head || $MidPacket) &amp;&amp; (| $rand_valid) &amp;&amp; ! </span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">$vc</span><span class="tlx_structure">]|tb_gen</span><span class="tlx_logic">$blocked;   </span><span class="tlx_comments">// 1/8 probability of idle
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;flit
                     </span><span class="tlx_comments">// Generate a random flit.
                     // Random values from which to generate flit:
                     </span><span class="tlx_logic">$dest_x_rand[1-1:0] = *RW_rand_vect[(115 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
                     $dest_y_rand[1-1:0] = *RW_rand_vect[(239 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
                     </span><span class="tlx_comments">// Flit:
                     </span><span class="tlx_logic">$vc[2-1:0] = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$vc;
                     $head = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$head;
                     $tail = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$tail;
                     $pkt_cnt[7:0] = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$PktCnt;
                     $flit_cnt[3:0] = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$FlitCnt;
                     $src_x[1-1:0] = xx;
                     $src_y[1-1:0] = yy;
                     $dest_x[1-1:0] = ($dest_x_rand &gt; 1) </span><span class="tlx_comments">// out of range?
                                  </span><span class="tlx_logic">? {1'b0, $dest_x_rand[1-2:0]}  </span><span class="tlx_comments">// drop the max bit
                                  </span><span class="tlx_logic">: $dest_x_rand;                          </span><span class="tlx_comments">// in range
                     </span><span class="tlx_logic">$dest_y[1-1:0] = ($dest_y_rand &gt; 1) </span><span class="tlx_comments">// out of range?
                                  </span><span class="tlx_logic">? {1'b0, $dest_y_rand[1-2:0]}  </span><span class="tlx_comments">// drop the max bit
                                  </span><span class="tlx_logic">: $dest_y_rand;                          </span><span class="tlx_comments">// in range
                     </span><span class="tlx_logic">$data[7:0] = *RW_rand_vect[(106 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 8];
                     
                     
   </span><span class="tlx_comments">//
   // Design
   //
   
   </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
      &gt;xx[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
         
         </span><span class="tlx_comments">// E-Link
         //
         // Into Network

         </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            |tb_gen
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_logic">$vc_trans_valid = </span><span class="tlx_structure">&gt;xx|tb_gen</span><span class="tlx_logic">$trans_valid &amp;&amp; (</span><span class="tlx_structure">&gt;xx|tb_gen&gt;flit</span><span class="tlx_logic">$vc == #vc);
            </span><span class="tlx_structure">|netwk_inject
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">%next$Prio = vc;  </span><span class="tlx_comments">// Prioritize based on VC.
         </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 841   </span><span class="tlx_comments">// Instantiated from stdin, 162 as: m4+vc_flop_fifo_v2(xx, tb_gen, 1, netwk_inject, 1, 6, &gt;flit, 3:0, 1:0)
            </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               |tb_gen
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_comments">// Apply inputs to the right VC FIFO.
                     //
         
                     </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;xx|tb_gen</span><span class="tlx_logic">$reset;
                     $trans_valid = $vc_trans_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;vc|netwk_inject</span><span class="tlx_logic">%+0$bypassed_fifos_for_this_vc;
                     $trans_avail = $trans_valid;
                     </span><span class="tlx_validity">?$trans_valid
                        </span><span class="tlx_structure">&gt;flit
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;xx|tb_gen&gt;flit</span><span class="tlx_logic">$ANY;
               </span><span class="tlx_comments">// Instantiate FIFO.  Output to stage (m4_out_at - 1) because bypass is m4_out_at.
               </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 550   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 855 as: m4_flop_fifo_v2(...)
                  //|default
                  //   @0
                  </span><span class="tlx_structure">\SV_plus
                     </span><span class="tlx_logic">localparam bit [\$clog2((6)+1)-1:0] full_mark_2 = 6 - 0;
               
                  </span><span class="tlx_comments">// FIFO Instantiation
               
                  // Hierarchy declarations
                  </span><span class="tlx_structure">|tb_gen
                     &gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                  |netwk_inject
                     &gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               
                  </span><span class="tlx_comments">// Hierarchy
                  </span><span class="tlx_structure">|tb_gen
                     </span><span class="tlx_staging">@1
                        </span><span class="tlx_logic">$out_blocked = </span><span class="tlx_structure">&gt;vc|netwk_inject</span><span class="tlx_logic">%-1$blocked;
                        $blocked = %+1$full &amp;&amp; $out_blocked;
                        `BOGUS_USE($blocked)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                        </span><span class="tlx_logic">$would_bypass = %+1$empty;
                        $bypass = $would_bypass &amp;&amp; ! $out_blocked;
                        $push = $trans_valid &amp;&amp; ! $bypass;
                        $grow   =   $trans_valid &amp;&amp;   $out_blocked;
                        $shrink = ! $trans_avail &amp;&amp; ! $out_blocked &amp;&amp; ! %+1$empty;
                        $valid_count[\$clog2((6)+1)-1:0] = $reset ? '0
                                                                    : %+1$valid_count + (
                                                                         $grow   ? { {(\$clog2((6)+1)-1){1'b0}}, 1'b1} :
                                                                         $shrink ? '1
                                                                                 : '0
                                                                      );
                        </span><span class="tlx_comments">// At least 2 valid entries.
                        //$two_valid = | $ValidCount[m4_counter_width-1:1];
                        // but logic depth minimized by taking advantage of prev count &gt;= 4.
                        </span><span class="tlx_logic">$two_valid = | %+1$valid_count[\$clog2((6)+1)-1:2] || | $valid_count[2:1];
                        </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                        // TODO: Keep optimizing...
                        </span><span class="tlx_logic">{</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$prev_entry_was_tail} = {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail\[4:0], </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">5</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                        {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$push} = {6{$push}} &amp; </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$prev_entry_was_tail;
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_comments">// Replaced with optimized versions above:
                           // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                           // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                           </span><span class="tlx_logic">$valid = (%+1$reconstructed_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;vc|netwk_inject&gt;entry</span><span class="tlx_logic">%-1$pop) || $push;
                           $is_tail = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$trans_valid ? $prev_entry_was_tail  </span><span class="tlx_comments">// shift tail
                                                              </span><span class="tlx_logic">: %+1$reconstructed_is_tail;  </span><span class="tlx_comments">// retain tail
                           </span><span class="tlx_logic">$state = </span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$reset ? 1'b0
                                                      : $valid &amp;&amp; ! (</span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$two_valid &amp;&amp; $is_tail);
                     </span><span class="tlx_staging">@2
                        </span><span class="tlx_logic">$empty = ! $two_valid &amp;&amp; ! $valid_count[0];
                        $full = ($valid_count == full_mark_2);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
                     </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                        </span><span class="tlx_staging">@2
                           </span><span class="tlx_logic">$prev_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(6)-1)%(6)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                           $next_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+1)%(6)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                           $reconstructed_is_tail = (  </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">$two_valid &amp;&amp; (!$state &amp;&amp; $prev_entry_state)) ||
                                                    (! </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">$two_valid &amp;&amp; (!$next_entry_state &amp;&amp; $state)) ||
                                                    (</span><span class="tlx_structure">|tb_gen</span><span class="tlx_logic">$empty &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                           </span><span class="tlx_logic">$is_head = $state &amp;&amp; ! $prev_entry_state;
                           $reconstructed_valid = $state || (</span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">$two_valid &amp;&amp; $prev_entry_state);
                  </span><span class="tlx_comments">// Write data
                  </span><span class="tlx_structure">|tb_gen
                     </span><span class="tlx_staging">@1
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_comments">//?$push
                           //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                           </span><span class="tlx_structure">&gt;flit
                              </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$push ? </span><span class="tlx_structure">&gt;vc|tb_gen&gt;flit</span><span class="tlx_logic">$ANY : %+1$ANY </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">;
                  </span><span class="tlx_comments">// Read data
                  </span><span class="tlx_structure">|netwk_inject
                     </span><span class="tlx_staging">@0
                        </span><span class="tlx_comments">//$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_logic">$is_head = </span><span class="tlx_structure">&gt;vc|tb_gen&gt;entry</span><span class="tlx_logic">%+2$is_head;
                           $pop  = $is_head &amp;&amp; ! </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$blocked;
                           </span><span class="tlx_structure">&gt;read_masked
                              &gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$is_head ? </span><span class="tlx_structure">&gt;vc|tb_gen&gt;entry&gt;flit</span><span class="tlx_logic">%+2$ANY </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                           </span><span class="tlx_structure">&gt;accum
                              &gt;flit
                                 </span><span class="tlx_logic">$ANY = ((entry == 0) ? '0 : </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(6)-1)%(6)</span><span class="tlx_structure">]&gt;accum&gt;flit</span><span class="tlx_logic">$ANY) |
                                        </span><span class="tlx_structure">&gt;entry&gt;read_masked&gt;flit</span><span class="tlx_logic">$ANY;
                        </span><span class="tlx_structure">&gt;head
                           </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$trans_avail;
                           </span><span class="tlx_validity">?$trans_avail
                              </span><span class="tlx_structure">&gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc|netwk_inject&gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">]&gt;accum&gt;flit</span><span class="tlx_logic">$ANY;
               
                  </span><span class="tlx_comments">// Bypass
                  </span><span class="tlx_structure">|netwk_inject
                     </span><span class="tlx_staging">@0
                        </span><span class="tlx_comments">// Available output.  Sometimes it's necessary to know what would be coming to determined
                        // if it's blocked.  This can be used externally in that case.
                        </span><span class="tlx_structure">&gt;fifo_head
                           </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$trans_avail;
                           </span><span class="tlx_validity">?$trans_avail
                              </span><span class="tlx_structure">&gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">%+1$would_bypass
                                              ? </span><span class="tlx_structure">&gt;vc|tb_gen&gt;flit</span><span class="tlx_logic">%+1$ANY
                                              : </span><span class="tlx_structure">|netwk_inject&gt;head&gt;flit</span><span class="tlx_logic">$ANY;
                        $trans_avail = ! </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">%+1$would_bypass || </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">%+1$trans_avail;
                        $trans_valid = $trans_avail &amp;&amp; ! $blocked;
                        </span><span class="tlx_validity">?$trans_valid
                           </span><span class="tlx_structure">&gt;flit
                              </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|netwk_inject&gt;fifo_head&gt;flit</span><span class="tlx_logic">$ANY;
               
               
               
                  </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
               
                  // Hierarchy
                  |tb_gen
                     &gt;entry2[(6)-1:0]
               
                  // Head/Tail ptrs.
                  |tb_gen
                     @1
                        %next$WrPtr[\$clog2(6)-1:0] =
                            $reset       ? '0 :
                            $trans_valid ? ($WrPtr == (6 - 1))
                                             ? '0
                                             : $WrPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  |netwk_inject
                     @0
                        %next$RdPtr[\$clog2(6)-1:0] =
                            &gt;vc|tb_gen%+1$reset
                                         ? '0 :
                            $trans_valid ? ($RdPtr == (6 - 1))
                                             ? '0
                                             : $RdPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  // Write FIFO
                  |tb_gen
                     @1
                        $dummy = '0;
                        ?$trans_valid
                           // This doesn't work because SV complains for FIFOs in replicated context that
                           // there are multiple procedures that assign the signals.
                           // Array writes can be done in an SV module.
                           // The only long-term resolutions are support for module generation and use
                           // signals declared within for loops with cross-hierarchy references in SV.
                           // TODO: To make a simulation-efficient FIFO, use DesignWare.
                           {&gt;entry2[$WrPtr]$$ANY} = $ANY;
                  // Read FIFO
                  |netwk_inject
                     @0
                        &gt;read2
                           $trans_valid = |netwk_inject$trans_valid;
                           ?$trans_valid
                              $ANY = &gt;vc|tb_gen&gt;entry2[|netwk_inject$RdPtr]%+1$ANY;
                           `BOGUS_USE($dummy)
                        ?$trans_valid
                           $ANY = &gt;read2$ANY;
                  */
               </span><span class="tlx_instrumentation">\end_source
         
            </span><span class="tlx_comments">// FIFO select.
            //
            </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
               |netwk_inject
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$arbing = $trans_avail &amp;&amp; $has_credit;
                     </span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_comments">// Decoded priority.
                        </span><span class="tlx_logic">%next$Match = #prio == </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$Prio;
                     </span><span class="tlx_comments">// Mask of same-prio VCs.
                     </span><span class="tlx_structure">&gt;other_vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_logic">%next$SamePrio = </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$Prio == </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">#other_vc</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$Prio;
                        </span><span class="tlx_comments">// Select among same-prio VCs.
                        </span><span class="tlx_logic">$competing = $SamePrio &amp;&amp; </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">#other_vc</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$arbing;
                     </span><span class="tlx_comments">// Select FIFO if selected within priority and this VC has the selected (max available) priority.
                     </span><span class="tlx_logic">$fifo_sel = ((</span><span class="tlx_structure">&gt;other_vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$competing &amp; ~((1 &lt;&lt; vc) - 1)) == (1 &lt;&lt; vc)) &amp;&amp; | (</span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$Match &amp; </span><span class="tlx_structure">&gt;xx&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$sel);
                        </span><span class="tlx_comments">// TODO: Need to replace m4_am_max with round-robin within priority.
                     </span><span class="tlx_logic">$blocked = ! $fifo_sel;
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_comments">// Can bypass FIFOs?
                     </span><span class="tlx_logic">$can_bypass_fifos_for_this_vc = </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">%+0$vc_trans_valid &amp;&amp;
                                                     </span><span class="tlx_structure">&gt;vc|tb_gen</span><span class="tlx_logic">%+1$empty &amp;&amp;
                                                     $has_credit;
         
                     </span><span class="tlx_comments">// Indicate output VC as per-VC FIFO output $trans_valid or could bypass in this VC.
                     </span><span class="tlx_logic">$bypassed_fifos_for_this_vc = $can_bypass_fifos_for_this_vc &amp;&amp; ! </span><span class="tlx_structure">&gt;xx|netwk_inject</span><span class="tlx_logic">$fifo_trans_avail;
                     $vc_trans_valid = $trans_valid || $bypassed_fifos_for_this_vc;
                     `BOGUS_USE($vc_trans_valid)  </span><span class="tlx_comments">// okay to not consume this
            </span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               |netwk_inject
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_comments">// Trans available for this prio/VC?
                        </span><span class="tlx_logic">$avail_within_prio = </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject</span><span class="tlx_logic">$trans_avail &amp;&amp;
                                             </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject&gt;prio</span><span class="tlx_logic">$Match;
                     </span><span class="tlx_comments">// Is this priority available in FIFOs.
                     </span><span class="tlx_logic">$avail = | </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$avail_within_prio;
                     </span><span class="tlx_comments">// Select this priority if its the max available.
                     </span><span class="tlx_logic">$sel = ((</span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$avail &amp; ~((1 &lt;&lt; prio) - 1)) == (1 &lt;&lt; prio));
         
            </span><span class="tlx_structure">|netwk_inject
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">$fifo_trans_avail = | </span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$arbing;
                  </span><span class="tlx_structure">&gt;fifos_out
                     </span><span class="tlx_logic">$fifo_trans_avail = </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$fifo_trans_avail;
                     </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                     </span><span class="tlx_instrumentation">\source ./m4/1c/rw_tlv.m4 279   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 903 as: m4_select(...)
                        
                        // This is a suboptimal implementation for simulation.
                        // It does AND/OR reduction.  It would be better in simulation to simply index the desired value,
                        //   but this is not currently supported in SandPiper as it is not legal across generate loops.
                        </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           &gt;accum
                              \always_comb
                                 </span><span class="tlx_logic">if (vc == \$low(</span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$fifo_sel))
                                    $$ANY = </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject</span><span class="tlx_logic">$fifo_sel ? </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject&gt;flit</span><span class="tlx_logic">$ANY : '0;
                                 else
                                    $ANY = </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject</span><span class="tlx_logic">$fifo_sel ? </span><span class="tlx_structure">&gt;xx&gt;vc|netwk_inject&gt;flit</span><span class="tlx_logic">$ANY : </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">vc-1</span><span class="tlx_structure">]&gt;accum</span><span class="tlx_logic">$ANY;
                                             
                        </span><span class="tlx_validity">?$fifo_trans_avail
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">\$high(</span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$fifo_sel)</span><span class="tlx_structure">]&gt;accum</span><span class="tlx_logic">$ANY;
                                             </span><span class="tlx_comments">/* Old way:
                        \always_comb
                           $$ANY = m4_init;
                           for (int i = m4_MIN; i &lt;= m4_MAX; i++)
                              $ANY = $ANY | (&gt;vc[i]m4_index_sig_match ? &gt;vc[i]$ANY : '0);
                        */
                     </span><span class="tlx_instrumentation">\end_source
         
                  </span><span class="tlx_comments">// Output transaction
                  //
         
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_comments">// Incorporate bypass
                  // Bypass if there's no transaction from the FIFOs, and the incoming transaction is okay for output.
                  </span><span class="tlx_logic">$can_bypass_fifos = | </span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|netwk_inject</span><span class="tlx_logic">$can_bypass_fifos_for_this_vc;
                  $trans_valid = $fifo_trans_avail || $can_bypass_fifos;
                  </span><span class="tlx_validity">?$trans_valid
                     </span><span class="tlx_structure">&gt;flit
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|netwk_inject</span><span class="tlx_logic">$fifo_trans_avail ? </span><span class="tlx_structure">|netwk_inject&gt;fifos_out</span><span class="tlx_logic">$ANY : </span><span class="tlx_structure">&gt;xx|tb_gen&gt;flit</span><span class="tlx_logic">%+0$ANY;
         </span><span class="tlx_instrumentation">\end_source
         </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
            |netwk_inject
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">$has_credit = ! </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+2$full;  </span><span class="tlx_comments">// Temp loopback.  (Okay if not one-entry remaining (&quot;full&quot;) after two-transactions previous to this (one intervening).)

         /*
         // Network X/Y +1/-1 Links
         &gt;direction[1:0]  // 1: Y, 0: X
            &gt;sign[1:0]  // 1: +1, 0: -1
               //
               // Connect upstream grid link.
               |grid_out
               |grid_in
                  @0
                     \SV_plus
                        // Characterize connection.
                        localparam DANGLE = ((*direction == 0) ? (*xx == ((*sign == 0) ? 1 : 0))
                                                               : (*yy == ((*sign == 0) ? 1 : 0))
                                            );  // At edge.  No link.
                        localparam UPSTREAM_X = (*direction == 1) ? *xx : ((*sign == 0) ? (*xx + 1) : (*xx - 1));
                        localparam UPSTREAM_Y = (*direction == 0) ? *yy : ((*sign == 0) ? (*yy + 1) : (*yy - 1));
                        // Connect control.
                        if (DANGLE)
                           assign $$trans_valid = '0;
                        else
                           assign $trans_valid = &gt;yy[*UPSTREAM_Y]&gt;xx[*UPSTREAM_X]&gt;direction&gt;sign|grid_out$trans_valid;
                     &gt;flit
                        // Connect transaction.
                        \SV_plus
                           if (DANGLE)
                              assign $$ANY = '0;
                           else
                              // Connect w/ upstream tile.
                              assign $ANY = &gt;yy[*UPSTREAM_Y]&gt;xx[*UPSTREAM_X]&gt;direction&gt;sign|grid_out$ANY;
               
               // Grid FIFOs.
               &gt;vc[3:0]
                  |grid_fifo_out
                     @0
                        %next$Prio = &gt;xx&gt;vc|netwk_inject%+0$Prio;
                     &gt;prio[1:0]
               &gt;prio[1:0]
                  |grid_fifo_out
                     &gt;vc[3:0]
               m4 +vc_flop_fifo_v2(sign, grid_in, 1, grid_fifo_out, 1, 1, &gt;flit, 3:0, 1:0)
               |grid_fifo_out
                  @1
                     $blocked = ...;
                     */
               
            
         // O-Link
         //
         // Out of Network
         
         </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            
            </span><span class="tlx_comments">//+// Credit, reflecting 
            //+m4_credit_counter(['            $1'], ']m4___file__[', ']m4___line__[', ['m4_['']credit_counter(...)'], $Credit, 1, 2, $reset, $push, &gt;vc|m4_out_pipe%m4_bypass_align$trans_valid)

         </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
            |netwk_eject
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_logic">$vc_trans_valid = </span><span class="tlx_structure">&gt;vc|netwk_inject</span><span class="tlx_logic">%+0$vc_trans_valid; </span><span class="tlx_comments">/* temp loopback */
         </span><span class="tlx_structure">|netwk_eject
            </span><span class="tlx_staging">@1
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|reset</span><span class="tlx_logic">%+0$reset;
               $trans_valid = </span><span class="tlx_structure">&gt;xx|netwk_inject</span><span class="tlx_logic">%+0$trans_valid; </span><span class="tlx_comments">/* temp loopback */
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;flit
                     </span><span class="tlx_logic">$ANY = </span><span class="tlx_comments">/* temp loopback */ </span><span class="tlx_structure">&gt;xx|netwk_inject&gt;flit</span><span class="tlx_logic">%+0$ANY;
         </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 841   </span><span class="tlx_comments">// Instantiated from stdin, 234 as: m4+vc_flop_fifo_v2(xx, netwk_eject, 1, tb_out, 1, 6, &gt;flit, 3:0, 1:0, 1, 1)
            </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               |netwk_eject
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_comments">// Apply inputs to the right VC FIFO.
                     //
         
                     </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;xx|netwk_eject</span><span class="tlx_logic">$reset;
                     $trans_valid = $vc_trans_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;vc|tb_out</span><span class="tlx_logic">%+0$bypassed_fifos_for_this_vc;
                     $trans_avail = $trans_valid;
                     </span><span class="tlx_validity">?$trans_valid
                        </span><span class="tlx_structure">&gt;flit
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;xx|netwk_eject&gt;flit</span><span class="tlx_logic">$ANY;
               </span><span class="tlx_comments">// Instantiate FIFO.  Output to stage (m4_out_at - 1) because bypass is m4_out_at.
               </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 550   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 855 as: m4_flop_fifo_v2(...)
                  //|default
                  //   @0
                  </span><span class="tlx_structure">\SV_plus
                     </span><span class="tlx_logic">localparam bit [\$clog2((6)+1)-1:0] full_mark_5 = 6 - 1;
               
                  </span><span class="tlx_comments">// FIFO Instantiation
               
                  // Hierarchy declarations
                  </span><span class="tlx_structure">|netwk_eject
                     &gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                  |tb_out
                     &gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               
                  </span><span class="tlx_comments">// Hierarchy
                  </span><span class="tlx_structure">|netwk_eject
                     </span><span class="tlx_staging">@1
                        </span><span class="tlx_logic">$out_blocked = </span><span class="tlx_structure">&gt;vc|tb_out</span><span class="tlx_logic">%-1$blocked;
                        $blocked = %+1$full &amp;&amp; $out_blocked;
                        `BOGUS_USE($blocked)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                        </span><span class="tlx_logic">$would_bypass = %+1$empty;
                        $bypass = $would_bypass &amp;&amp; ! $out_blocked;
                        $push = $trans_valid &amp;&amp; ! $bypass;
                        $grow   =   $trans_valid &amp;&amp;   $out_blocked;
                        $shrink = ! $trans_avail &amp;&amp; ! $out_blocked &amp;&amp; ! %+1$empty;
                        $valid_count[\$clog2((6)+1)-1:0] = $reset ? '0
                                                                    : %+1$valid_count + (
                                                                         $grow   ? { {(\$clog2((6)+1)-1){1'b0}}, 1'b1} :
                                                                         $shrink ? '1
                                                                                 : '0
                                                                      );
                        </span><span class="tlx_comments">// At least 2 valid entries.
                        //$two_valid = | $ValidCount[m4_counter_width-1:1];
                        // but logic depth minimized by taking advantage of prev count &gt;= 4.
                        </span><span class="tlx_logic">$two_valid = | %+1$valid_count[\$clog2((6)+1)-1:2] || | $valid_count[2:1];
                        </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                        // TODO: Keep optimizing...
                        </span><span class="tlx_logic">{</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$prev_entry_was_tail} = {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail\[4:0], </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">5</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                        {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$push} = {6{$push}} &amp; </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$prev_entry_was_tail;
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_comments">// Replaced with optimized versions above:
                           // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                           // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                           </span><span class="tlx_logic">$valid = (%+1$reconstructed_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;vc|tb_out&gt;entry</span><span class="tlx_logic">%-1$pop) || $push;
                           $is_tail = </span><span class="tlx_structure">|netwk_eject</span><span class="tlx_logic">$trans_valid ? $prev_entry_was_tail  </span><span class="tlx_comments">// shift tail
                                                              </span><span class="tlx_logic">: %+1$reconstructed_is_tail;  </span><span class="tlx_comments">// retain tail
                           </span><span class="tlx_logic">$state = </span><span class="tlx_structure">|netwk_eject</span><span class="tlx_logic">$reset ? 1'b0
                                                      : $valid &amp;&amp; ! (</span><span class="tlx_structure">|netwk_eject</span><span class="tlx_logic">$two_valid &amp;&amp; $is_tail);
                     </span><span class="tlx_staging">@2
                        </span><span class="tlx_logic">$empty = ! $two_valid &amp;&amp; ! $valid_count[0];
                        $full = ($valid_count == full_mark_5);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
                     </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                        </span><span class="tlx_staging">@2
                           </span><span class="tlx_logic">$prev_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(6)-1)%(6)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                           $next_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+1)%(6)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                           $reconstructed_is_tail = (  </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">$two_valid &amp;&amp; (!$state &amp;&amp; $prev_entry_state)) ||
                                                    (! </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">$two_valid &amp;&amp; (!$next_entry_state &amp;&amp; $state)) ||
                                                    (</span><span class="tlx_structure">|netwk_eject</span><span class="tlx_logic">$empty &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                           </span><span class="tlx_logic">$is_head = $state &amp;&amp; ! $prev_entry_state;
                           $reconstructed_valid = $state || (</span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">$two_valid &amp;&amp; $prev_entry_state);
                  </span><span class="tlx_comments">// Write data
                  </span><span class="tlx_structure">|netwk_eject
                     </span><span class="tlx_staging">@1
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_comments">//?$push
                           //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                           </span><span class="tlx_structure">&gt;flit
                              </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$push ? </span><span class="tlx_structure">&gt;vc|netwk_eject&gt;flit</span><span class="tlx_logic">$ANY : %+1$ANY </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">;
                  </span><span class="tlx_comments">// Read data
                  </span><span class="tlx_structure">|tb_out
                     </span><span class="tlx_staging">@0
                        </span><span class="tlx_comments">//$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                        </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           </span><span class="tlx_logic">$is_head = </span><span class="tlx_structure">&gt;vc|netwk_eject&gt;entry</span><span class="tlx_logic">%+2$is_head;
                           $pop  = $is_head &amp;&amp; ! </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$blocked;
                           </span><span class="tlx_structure">&gt;read_masked
                              &gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$is_head ? </span><span class="tlx_structure">&gt;vc|netwk_eject&gt;entry&gt;flit</span><span class="tlx_logic">%+2$ANY </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                           </span><span class="tlx_structure">&gt;accum
                              &gt;flit
                                 </span><span class="tlx_logic">$ANY = ((entry == 0) ? '0 : </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(6)-1)%(6)</span><span class="tlx_structure">]&gt;accum&gt;flit</span><span class="tlx_logic">$ANY) |
                                        </span><span class="tlx_structure">&gt;entry&gt;read_masked&gt;flit</span><span class="tlx_logic">$ANY;
                        </span><span class="tlx_structure">&gt;head
                           </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$trans_avail;
                           </span><span class="tlx_validity">?$trans_avail
                              </span><span class="tlx_structure">&gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc|tb_out&gt;entry[</span><span class="tlx_logic">(6)-1</span><span class="tlx_structure">]&gt;accum&gt;flit</span><span class="tlx_logic">$ANY;
               
                  </span><span class="tlx_comments">// Bypass
                  </span><span class="tlx_structure">|tb_out
                     </span><span class="tlx_staging">@0
                        </span><span class="tlx_comments">// Available output.  Sometimes it's necessary to know what would be coming to determined
                        // if it's blocked.  This can be used externally in that case.
                        </span><span class="tlx_structure">&gt;fifo_head
                           </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$trans_avail;
                           </span><span class="tlx_validity">?$trans_avail
                              </span><span class="tlx_structure">&gt;flit
                                 </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+1$would_bypass
                                              ? </span><span class="tlx_structure">&gt;vc|netwk_eject&gt;flit</span><span class="tlx_logic">%+1$ANY
                                              : </span><span class="tlx_structure">|tb_out&gt;head&gt;flit</span><span class="tlx_logic">$ANY;
                        $trans_avail = ! </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+1$would_bypass || </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+1$trans_avail;
                        $trans_valid = $trans_avail &amp;&amp; ! $blocked;
                        </span><span class="tlx_validity">?$trans_valid
                           </span><span class="tlx_structure">&gt;flit
                              </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|tb_out&gt;fifo_head&gt;flit</span><span class="tlx_logic">$ANY;
               
               
               
                  </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
               
                  // Hierarchy
                  |netwk_eject
                     &gt;entry2[(6)-1:0]
               
                  // Head/Tail ptrs.
                  |netwk_eject
                     @1
                        %next$WrPtr[\$clog2(6)-1:0] =
                            $reset       ? '0 :
                            $trans_valid ? ($WrPtr == (6 - 1))
                                             ? '0
                                             : $WrPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  |tb_out
                     @0
                        %next$RdPtr[\$clog2(6)-1:0] =
                            &gt;vc|netwk_eject%+1$reset
                                         ? '0 :
                            $trans_valid ? ($RdPtr == (6 - 1))
                                             ? '0
                                             : $RdPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  // Write FIFO
                  |netwk_eject
                     @1
                        $dummy = '0;
                        ?$trans_valid
                           // This doesn't work because SV complains for FIFOs in replicated context that
                           // there are multiple procedures that assign the signals.
                           // Array writes can be done in an SV module.
                           // The only long-term resolutions are support for module generation and use
                           // signals declared within for loops with cross-hierarchy references in SV.
                           // TODO: To make a simulation-efficient FIFO, use DesignWare.
                           {&gt;entry2[$WrPtr]$$ANY} = $ANY;
                  // Read FIFO
                  |tb_out
                     @0
                        &gt;read2
                           $trans_valid = |tb_out$trans_valid;
                           ?$trans_valid
                              $ANY = &gt;vc|netwk_eject&gt;entry2[|tb_out$RdPtr]%+1$ANY;
                           `BOGUS_USE($dummy)
                        ?$trans_valid
                           $ANY = &gt;read2$ANY;
                  */
               </span><span class="tlx_instrumentation">\end_source
         
            </span><span class="tlx_comments">// FIFO select.
            //
            </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
               |tb_out
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$arbing = $trans_avail &amp;&amp; $has_credit;
                     </span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_comments">// Decoded priority.
                        </span><span class="tlx_logic">%next$Match = #prio == </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$Prio;
                     </span><span class="tlx_comments">// Mask of same-prio VCs.
                     </span><span class="tlx_structure">&gt;other_vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_logic">%next$SamePrio = </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$Prio == </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">#other_vc</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$Prio;
                        </span><span class="tlx_comments">// Select among same-prio VCs.
                        </span><span class="tlx_logic">$competing = $SamePrio &amp;&amp; </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">#other_vc</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$arbing;
                     </span><span class="tlx_comments">// Select FIFO if selected within priority and this VC has the selected (max available) priority.
                     </span><span class="tlx_logic">$fifo_sel = ((</span><span class="tlx_structure">&gt;other_vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$competing &amp; ~((1 &lt;&lt; vc) - 1)) == (1 &lt;&lt; vc)) &amp;&amp; | (</span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$Match &amp; </span><span class="tlx_structure">&gt;xx&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$sel);
                        </span><span class="tlx_comments">// TODO: Need to replace m4_am_max with round-robin within priority.
                     </span><span class="tlx_logic">$blocked = ! $fifo_sel;
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_comments">// Can bypass FIFOs?
                     </span><span class="tlx_logic">$can_bypass_fifos_for_this_vc = </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+0$vc_trans_valid &amp;&amp;
                                                     </span><span class="tlx_structure">&gt;vc|netwk_eject</span><span class="tlx_logic">%+1$empty &amp;&amp;
                                                     $has_credit;
         
                     </span><span class="tlx_comments">// Indicate output VC as per-VC FIFO output $trans_valid or could bypass in this VC.
                     </span><span class="tlx_logic">$bypassed_fifos_for_this_vc = $can_bypass_fifos_for_this_vc &amp;&amp; ! </span><span class="tlx_structure">&gt;xx|tb_out</span><span class="tlx_logic">$fifo_trans_avail;
                     $vc_trans_valid = $trans_valid || $bypassed_fifos_for_this_vc;
                     `BOGUS_USE($vc_trans_valid)  </span><span class="tlx_comments">// okay to not consume this
            </span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               |tb_out
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                        </span><span class="tlx_comments">// Trans available for this prio/VC?
                        </span><span class="tlx_logic">$avail_within_prio = </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out</span><span class="tlx_logic">$trans_avail &amp;&amp;
                                             </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out&gt;prio</span><span class="tlx_logic">$Match;
                     </span><span class="tlx_comments">// Is this priority available in FIFOs.
                     </span><span class="tlx_logic">$avail = | </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$avail_within_prio;
                     </span><span class="tlx_comments">// Select this priority if its the max available.
                     </span><span class="tlx_logic">$sel = ((</span><span class="tlx_structure">&gt;prio[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$avail &amp; ~((1 &lt;&lt; prio) - 1)) == (1 &lt;&lt; prio));
         
            </span><span class="tlx_structure">|tb_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">$fifo_trans_avail = | </span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$arbing;
                  </span><span class="tlx_structure">&gt;fifos_out
                     </span><span class="tlx_logic">$fifo_trans_avail = </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$fifo_trans_avail;
                     </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">3</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
                     </span><span class="tlx_instrumentation">\source ./m4/1c/rw_tlv.m4 279   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 903 as: m4_select(...)
                        
                        // This is a suboptimal implementation for simulation.
                        // It does AND/OR reduction.  It would be better in simulation to simply index the desired value,
                        //   but this is not currently supported in SandPiper as it is not legal across generate loops.
                        </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                           &gt;accum
                              \always_comb
                                 </span><span class="tlx_logic">if (vc == \$low(</span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$fifo_sel))
                                    $$ANY = </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out</span><span class="tlx_logic">$fifo_sel ? </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out&gt;flit</span><span class="tlx_logic">$ANY : '0;
                                 else
                                    $ANY = </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out</span><span class="tlx_logic">$fifo_sel ? </span><span class="tlx_structure">&gt;xx&gt;vc|tb_out&gt;flit</span><span class="tlx_logic">$ANY : </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">vc-1</span><span class="tlx_structure">]&gt;accum</span><span class="tlx_logic">$ANY;
                                             
                        </span><span class="tlx_validity">?$fifo_trans_avail
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">\$high(</span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$fifo_sel)</span><span class="tlx_structure">]&gt;accum</span><span class="tlx_logic">$ANY;
                                             </span><span class="tlx_comments">/* Old way:
                        \always_comb
                           $$ANY = m4_init;
                           for (int i = m4_MIN; i &lt;= m4_MAX; i++)
                              $ANY = $ANY | (&gt;vc[i]m4_index_sig_match ? &gt;vc[i]$ANY : '0);
                        */
                     </span><span class="tlx_instrumentation">\end_source
         
                  </span><span class="tlx_comments">// Output transaction
                  //
         
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_comments">// Incorporate bypass
                  // Bypass if there's no transaction from the FIFOs, and the incoming transaction is okay for output.
                  </span><span class="tlx_logic">$can_bypass_fifos = | </span><span class="tlx_structure">&gt;xx&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|tb_out</span><span class="tlx_logic">$can_bypass_fifos_for_this_vc;
                  $trans_valid = $fifo_trans_avail || $can_bypass_fifos;
                  </span><span class="tlx_validity">?$trans_valid
                     </span><span class="tlx_structure">&gt;flit
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|tb_out</span><span class="tlx_logic">$fifo_trans_avail ? </span><span class="tlx_structure">|tb_out&gt;fifos_out</span><span class="tlx_logic">$ANY : </span><span class="tlx_structure">&gt;xx|netwk_eject&gt;flit</span><span class="tlx_logic">%+0$ANY;
         </span><span class="tlx_instrumentation">\end_source
         </span><span class="tlx_structure">&gt;vc[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
            |tb_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">%next$Prio = </span><span class="tlx_structure">&gt;vc|netwk_inject</span><span class="tlx_logic">%+0$Prio;
                  $has_credit[0:0] = *RW_rand_vect[(230 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
         </span><span class="tlx_structure">|tb_out
            </span><span class="tlx_staging">@1
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;flit
                     </span><span class="tlx_logic">`BOGUS_USE($head $tail $data)
               
   </span><span class="tlx_comments">//==========
   // Testbench
   //
   </span><span class="tlx_structure">|tb_gen
      
      </span><span class="tlx_staging">@-1
         </span><span class="tlx_comments">// Free-running cycle count.
         </span><span class="tlx_logic">%next$CycCnt[15:0] = </span><span class="tlx_structure">&gt;top|reset</span><span class="tlx_logic">%+0$reset ? 16'b0 : $CycCnt + 16'b1;
      
      </span><span class="tlx_staging">@1
         </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            &gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               </span><span class="tlx_comments">// Keep track of how many flits were injected.
               </span><span class="tlx_logic">$inj_cnt[1-1:0] = </span><span class="tlx_structure">&gt;top&gt;yy&gt;xx|tb_gen</span><span class="tlx_logic">$trans_valid ? 1 : 0;
            </span><span class="tlx_instrumentation">\source ./m4/1c/rw_tlv.m4 206   </span><span class="tlx_comments">// Instantiated from stdin, 260 as: m4+redux($inj_row_sum[(1 + 1)-1:0], &gt;xx, 1, 0, $inj_cnt, '0, +)
               </span><span class="tlx_structure">\always_comb
                  </span><span class="tlx_logic">$$inj_row_sum[(1 + 1)-1:0] = '0;
                  for (int i = 0; i &lt;= 1; i++)
                     $inj_row_sum[(1 + 1)-1:0] = $inj_row_sum[(1 + 1)-1:0] + </span><span class="tlx_structure">&gt;xx[</span><span class="tlx_logic">i</span><span class="tlx_structure">]</span><span class="tlx_logic">$inj_cnt;
            </span><span class="tlx_instrumentation">\end_source
         \source ./m4/1c/rw_tlv.m4 206   </span><span class="tlx_comments">// Instantiated from stdin, 261 as: m4+redux($inj_sum[(1 + 1)-1:0], &gt;yy, 1, 0, $inj_row_sum, '0, +)
            </span><span class="tlx_structure">\always_comb
               </span><span class="tlx_logic">$$inj_sum[(1 + 1)-1:0] = '0;
               for (int i = 0; i &lt;= 1; i++)
                  $inj_sum[(1 + 1)-1:0] = $inj_sum[(1 + 1)-1:0] + </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">i</span><span class="tlx_structure">]</span><span class="tlx_logic">$inj_row_sum;
         </span><span class="tlx_instrumentation">\end_source
      </span><span class="tlx_staging">@1
         </span><span class="tlx_logic">$inj_cnt[(1 + 1)-1:0] = </span><span class="tlx_structure">&gt;top|reset</span><span class="tlx_logic">%+0$reset ? '0 : $inj_sum;
      
   </span><span class="tlx_structure">|tb_out
        </span><span class="tlx_comments">// Alignment below with |tb_gen.

      </span><span class="tlx_staging">@1
         </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|reset</span><span class="tlx_logic">%+0$reset;
      </span><span class="tlx_staging">@2
         </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            &gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               </span><span class="tlx_comments">// Keep track of how many flits came out.
               </span><span class="tlx_logic">$eject_cnt[1-1:0] = </span><span class="tlx_structure">&gt;top&gt;yy&gt;xx|tb_out</span><span class="tlx_logic">$trans_valid ? 1 : 0;
            </span><span class="tlx_instrumentation">\source ./m4/1c/rw_tlv.m4 206   </span><span class="tlx_comments">// Instantiated from stdin, 275 as: m4+redux($eject_row_sum[(1 + 1)-1:0], &gt;xx, 1, 0, $eject_cnt, '0, +)
               </span><span class="tlx_structure">\always_comb
                  </span><span class="tlx_logic">$$eject_row_sum[(1 + 1)-1:0] = '0;
                  for (int i = 0; i &lt;= 1; i++)
                     $eject_row_sum[(1 + 1)-1:0] = $eject_row_sum[(1 + 1)-1:0] + </span><span class="tlx_structure">&gt;xx[</span><span class="tlx_logic">i</span><span class="tlx_structure">]</span><span class="tlx_logic">$eject_cnt;
            </span><span class="tlx_instrumentation">\end_source
         \source ./m4/1c/rw_tlv.m4 206   </span><span class="tlx_comments">// Instantiated from stdin, 276 as: m4+redux($eject_sum[(1 + 1)-1:0], &gt;yy, 1, 0, $eject_row_sum, '0, +)
            </span><span class="tlx_structure">\always_comb
               </span><span class="tlx_logic">$$eject_sum[(1 + 1)-1:0] = '0;
               for (int i = 0; i &lt;= 1; i++)
                  $eject_sum[(1 + 1)-1:0] = $eject_sum[(1 + 1)-1:0] + </span><span class="tlx_structure">&gt;yy[</span><span class="tlx_logic">i</span><span class="tlx_structure">]</span><span class="tlx_logic">$eject_row_sum;
         </span><span class="tlx_instrumentation">\end_source
         </span><span class="tlx_logic">$eject_cnt[(1 + 1)-1:0] = $reset ? '0 : $eject_sum;
         %next$FlitsInFlight[31:0] = $reset ? '0 : $FlitsInFlight + </span><span class="tlx_structure">&gt;top|tb_gen</span><span class="tlx_logic">%+0$inj_cnt - $eject_cnt;
         
        </span><span class="tlx_comments">// Refers to flit in tb_gen scope.
        // Refers to flit in tb_out scope.
      </span><span class="tlx_staging">@2
         </span><span class="tlx_structure">\SV_plus
            </span><span class="tlx_logic">always_ff @(posedge clk) begin
               if (! $reset) begin
                  \$display(&quot;-In-        -Out-      (Cycle: \%d, Inflight: \%d)&quot;, </span><span class="tlx_structure">&gt;top|tb_gen</span><span class="tlx_logic">%+0$CycCnt, $FlitsInFlight);
                  \$display(&quot;/---+---\\\\   /---+---\\\\&quot;);
                  for(int y = 0; y &lt;= 1; y++) begin
                     \$display(&quot;\|\%1h\%1h\%1h\|\%1h\%1h\%1h\|   \|\%1h\%1h\%1h\|\%1h\%1h\%1h\|&quot;, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$dest_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$dest_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$dest_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$dest_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$dest_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$dest_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$dest_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$dest_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$vc);
                     \$display(&quot;\|\%1h\%1h\%1h\|\%1h\%1h\%1h\|   \|\%1h\%1h\%1h\|\%1h\%1h\%1h\|&quot;, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$src_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$src_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$src_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$src_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$src_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$src_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$vc, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$src_x, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$src_y, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$vc);
                     \$display(&quot;\|%2h\%1h\|%2h\%1h\|   \|\%2h\%1h\|\%2h\%1h\|&quot;, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$pkt_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$flit_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$pkt_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_gen&gt;flit</span><span class="tlx_logic">%+0$flit_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$pkt_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">0</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$flit_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$pkt_cnt, </span><span class="tlx_structure">&gt;top&gt;yy[</span><span class="tlx_logic">y</span><span class="tlx_structure">]&gt;xx[</span><span class="tlx_logic">1</span><span class="tlx_structure">]|tb_out&gt;flit</span><span class="tlx_logic">$flit_cnt);
                     if (y &lt; 1) begin
                        \$display(&quot;+---+---+   +---+---+&quot;);
                     end
                  end
                  \$display(&quot;\\\\---+---/   \\\\---+---/&quot;);
               end
            end
      </span><span class="tlx_staging">@2
         </span><span class="tlx_comments">// Pass the test on cycle 20.
         </span><span class="tlx_logic">*failed = (</span><span class="tlx_structure">&gt;top|tb_gen</span><span class="tlx_logic">%+0$CycCnt &gt; 16'd200);
         *passed = (</span><span class="tlx_structure">&gt;top|tb_gen</span><span class="tlx_logic">%+0$CycCnt &gt; 16'd20) &amp;&amp; ($FlitsInFlight == '0);
</span><span class="tlx_structure">\SV
</span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">

<pre>
<span class="tlx_instrumentation">`line 2 &quot;design.tlv&quot; 0

</span><span class="tlx_comments">/*
Copyright (c) 2015, Steven F. Hoover

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

    * Redistributions of source code must retain the above copyright notice,
      this list of conditions and the following disclaimer.
    * Redistributions in binary form must reproduce the above copyright
      notice, this list of conditions and the following disclaimer in the
      documentation and/or other materials provided with the distribution.
    * The name of Steven F. Hoover
      may not be used to endorse or promote products derived from this software
      without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/



// This example implements an on-chip network, implemented as an X-Y-routed grid.
// Each network tile has five bi-directional links: four neighboring tile grid-links
// and its own endpoint link.  These are named: (X-1)-link, (X+1)-link, (Y-1)-link,
// (Y+1)-link, and E-link, each with an i (input) and o (output) direction
// (eg: (X-1)-olink is the outbound link to the X-1 tile; E-olink is out of network).
//
// Packets contain multiple flits, where a flit occupies a single-cycle on a
// link.  Idle flits may be injected at any time, between or within packets.
// They will disappear
// when queued, but will otherwise occupy slots when routed.  Packets should
// generally be injected contiguously, with idles only in exceptional circumstances.
// Packet size is determined only by a tail flit; there is no 'size' field in the
// packet header.  Packets are routed contiguously and can block other traffic,
// so large packets can introduce undesireable network characteristics.
// Packetization can be done at a higher level to address this.
//
// Network buffering is minimal.  However, when packets are blocked, the E-link can
// be used to alleviate the congestion if the packet is &quot;unordered&quot; and if the
// intermediate tile is able to absorb the packet (size needed?) and reinject it.
//
// Virtual channels/lanes/networks are supported for protocol deadlock
// avoidance, prioritization, and independence.  Each VC has a static
// priority assigned.
//
// Priority of traffic is as follows, highest to lowest.
// On an outgoing network(X/Y)-olink:
//   - The next flit following the previous one (non-tail, including idle).
//   - Among queued non-head flits of the highest queued-traffic priority, or if
//     none, head flits of the highest queued head flit priority, or if none,
//     heads arriving this cycle:
//     - Traffic continuing in a straight path.
//     - Traffic taking a turn (Y-links only because of X-Y routing).
//     - Traffic entering from the E-link.
// On an E-ilink:
//   - The next flit following the previous one (including idle).
//   - The flit selected based on last cycle's head info using round-robin
//     among heads waiting for this endpoint.  The head flit is dropped,
//     so no cycle is lost.
//   - 
// At each link 

</span><span class="tlx_untouched">module grid_network(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */







</span><span class="tlx_structure">`include &quot;design_gen.sv&quot;
   </span><span class="tlx_comments">//_|reset
      //_@-1
         // Create pipesignal out of reset module input.
         </span><span class="tlx_logic">assign RESET_reset_n1 = reset;

   </span><span class="tlx_comments">// Stimulus
   //
   </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : Yy </span><span class="tlx_declarations">logic [1:0] Xx_TB_GEN_MidPacket_a0; logic [1:0] Xx_TB_GEN_MidPacket_a1; logic [1:0] Xx_TB_GEN_head_a1; logic [1:0] Xx_TB_GEN_reset_a1; logic [1:0] Xx_TB_GEN_reset_or_head_a1; logic [1:0] Xx_TB_GEN_reset_or_trans_valid_a1; logic [1:0] Xx_TB_GEN_tail_a1; logic [1:0] Xx_TB_GEN_trans_valid_a1; logic [1:0] w_Xx_TB_GEN_Flit_head_a1; logic [1:0] Xx_TB_GEN_Flit_head_a1; logic [1:0] w_Xx_TB_GEN_Flit_tail_a1; logic [1:0] Xx_TB_GEN_Flit_tail_a1; </span><span class="tlx_comments">//_&gt;yy
      </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : Xx </span><span class="tlx_declarations">logic [3:0] w_TB_GEN_FlitCnt_a0; logic [3:0] TB_GEN_FlitCnt_a1; logic [7:0] w_TB_GEN_PktCnt_a0; logic [7:0] TB_GEN_PktCnt_a1; logic [2:0] TB_GEN_head_tail_rand_a1; logic [2:0] TB_GEN_rand_valid_a1; logic [2-1:0] TB_GEN_vc_a1; logic [2-1:0] TB_GEN_vc_rand_a1; logic [7:0] w_TB_GEN_Flit_data_a1; logic [7:0] TB_GEN_Flit_data_a1; logic [1-1:0] w_TB_GEN_Flit_dest_x_rand_a1; logic [1-1:0] TB_GEN_Flit_dest_x_rand_a1; logic [1-1:0] w_TB_GEN_Flit_dest_y_rand_a1; logic [1-1:0] TB_GEN_Flit_dest_y_rand_a1; </span><span class="tlx_comments">//_&gt;xx
         //_|tb_gen
            // Generate stimulus feeding the E-Link input FIFO.
            //_@1
               </span><span class="tlx_logic">assign Xx_TB_GEN_reset_a1[xx] = RESET_reset_a1;
               assign TB_GEN_head_tail_rand_a1[2:0] = RW_rand_vect[(0 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 3];
               assign Xx_TB_GEN_head_a1[xx] = ! Xx_TB_GEN_MidPacket_a1[xx] &amp;&amp;              </span><span class="tlx_comments">// can be head
                       </span><span class="tlx_logic">(&amp; TB_GEN_head_tail_rand_a1) &amp;&amp;       </span><span class="tlx_comments">// 1/8 probability
                       </span><span class="tlx_logic">! Xx_TB_GEN_reset_a1[xx] &amp;&amp;                  </span><span class="tlx_comments">// after reset
                       </span><span class="tlx_logic">(TB_GEN_CycCnt_a1 &lt; 100);  </span><span class="tlx_comments">// until max cycle
               </span><span class="tlx_logic">assign Xx_TB_GEN_tail_a1[xx] = ! Xx_TB_GEN_reset_a1[xx] &amp;&amp;
                       (Xx_TB_GEN_head_a1[xx] || Xx_TB_GEN_MidPacket_a1[xx]) &amp;&amp;   </span><span class="tlx_comments">// can be tail
                       </span><span class="tlx_logic">((&amp; TB_GEN_head_tail_rand_a1) ||    </span><span class="tlx_comments">// 1/8 probability
                        </span><span class="tlx_logic">(TB_GEN_PktCnt_a1 &gt;= 15));  </span><span class="tlx_comments">// force tail on max length
               // $MidPacket = after head through tail.
               </span><span class="tlx_logic">assign Xx_TB_GEN_MidPacket_a0[xx] = ! Xx_TB_GEN_reset_a1[xx] &amp;&amp; ((Xx_TB_GEN_head_a1[xx] &amp;&amp; ! Xx_TB_GEN_trans_valid_a1[xx]) || Xx_TB_GEN_MidPacket_a1[xx]) &amp;&amp; ! (Xx_TB_GEN_tail_a1[xx] &amp;&amp; ! Xx_TB_GEN_trans_valid_a1[xx]);
               
               </span><span class="tlx_comments">// Packet and flit-within-packet counts.
               </span><span class="tlx_logic">assign Xx_TB_GEN_reset_or_head_a1[xx] = Xx_TB_GEN_reset_a1[xx] || Xx_TB_GEN_head_a1[xx];
               </span><span class="tlx_comments">//_?$reset_or_head
                  </span><span class="tlx_logic">assign w_TB_GEN_PktCnt_a0[7:0] = Xx_TB_GEN_reset_a1[xx] ? 0 : TB_GEN_PktCnt_a1 + 1;
               assign Xx_TB_GEN_reset_or_trans_valid_a1[xx] = Xx_TB_GEN_reset_a1[xx] | Xx_TB_GEN_trans_valid_a1[xx];
               </span><span class="tlx_comments">//_?$reset_or_trans_valid
                  </span><span class="tlx_logic">assign w_TB_GEN_FlitCnt_a0[3:0] = (Xx_TB_GEN_reset_a1[xx] || Xx_TB_GEN_tail_a1[xx]) ? 0 : TB_GEN_FlitCnt_a1 + 1;
               
               assign TB_GEN_vc_rand_a1[2-1:0] = RW_rand_vect[(124 + ((yy * xx) ^ ((3 * yy) + yy))) % 257 +: 2];
               assign TB_GEN_vc_a1[2-1:0] = (TB_GEN_vc_rand_a1 &gt; 3)        </span><span class="tlx_comments">// out of range?
                           </span><span class="tlx_logic">? {1'b0, TB_GEN_vc_rand_a1[2-2:0]}      </span><span class="tlx_comments">// drop the max bit
                           </span><span class="tlx_logic">: TB_GEN_vc_rand_a1;
               assign TB_GEN_rand_valid_a1[2:0] = RW_rand_vect[(248 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 3];
               assign Xx_TB_GEN_trans_valid_a1[xx] = (Xx_TB_GEN_head_a1[xx] || Xx_TB_GEN_MidPacket_a1[xx]) &amp;&amp; (| TB_GEN_rand_valid_a1) &amp;&amp; ! b_Yy[yy].b_Xx[xx].Vc_TB_GEN_blocked_a1[TB_GEN_vc_a1];   </span><span class="tlx_comments">// 1/8 probability of idle
               //_?$trans_valid
                  //_&gt;flit
                     // Generate a random flit.
                     // Random values from which to generate flit:
                     </span><span class="tlx_logic">assign w_TB_GEN_Flit_dest_x_rand_a1[1-1:0] = RW_rand_vect[(115 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
                     assign w_TB_GEN_Flit_dest_y_rand_a1[1-1:0] = RW_rand_vect[(239 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1];
                     </span><span class="tlx_comments">// Flit:
                     </span><span class="tlx_logic">assign w_Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx][2-1:0] = TB_GEN_vc_a1;
                     assign w_Xx_TB_GEN_Flit_head_a1[xx] = Xx_TB_GEN_head_a1[xx];
                     assign w_Xx_TB_GEN_Flit_tail_a1[xx] = Xx_TB_GEN_tail_a1[xx];
                     assign w_Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx][7:0] = TB_GEN_PktCnt_a1;
                     assign w_Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx][3:0] = TB_GEN_FlitCnt_a1;
                     assign w_Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx][1-1:0] = xx;
                     assign w_Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx][1-1:0] = yy;
                     assign w_Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx][1-1:0] = (TB_GEN_Flit_dest_x_rand_a1 &gt; 1) </span><span class="tlx_comments">// out of range?
                                  </span><span class="tlx_logic">? {1'b0, TB_GEN_Flit_dest_x_rand_a1[1-2:0]}  </span><span class="tlx_comments">// drop the max bit
                                  </span><span class="tlx_logic">: TB_GEN_Flit_dest_x_rand_a1;                          </span><span class="tlx_comments">// in range
                     </span><span class="tlx_logic">assign w_Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx][1-1:0] = (TB_GEN_Flit_dest_y_rand_a1 &gt; 1) </span><span class="tlx_comments">// out of range?
                                  </span><span class="tlx_logic">? {1'b0, TB_GEN_Flit_dest_y_rand_a1[1-2:0]}  </span><span class="tlx_comments">// drop the max bit
                                  </span><span class="tlx_logic">: TB_GEN_Flit_dest_y_rand_a1;                          </span><span class="tlx_comments">// in range
                     </span><span class="tlx_logic">assign w_TB_GEN_Flit_data_a1[7:0] = RW_rand_vect[(106 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 8]; </span><span class="tlx_structure">end end
                     
                     
   </span><span class="tlx_comments">//
   // Design
   //
   
   </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : b_Yy </span><span class="tlx_declarations">logic [1:0] Xx_NETWK_EJECT_reset_a1; logic [1:0] Xx_NETWK_EJECT_trans_valid_a1; logic [1:0] w_Xx_NETWK_EJECT_Flit_head_a1; logic [1:0] Xx_NETWK_EJECT_Flit_head_a1; logic [1:0] w_Xx_NETWK_EJECT_Flit_tail_a1; logic [1:0] Xx_NETWK_EJECT_Flit_tail_a1; logic [1:0] Xx_NETWK_INJECT_can_bypass_fifos_a1; logic [1:0] Xx_NETWK_INJECT_fifo_trans_avail_a0; logic [1:0] Xx_NETWK_INJECT_fifo_trans_avail_a1; logic [1:0] Xx_NETWK_INJECT_trans_valid_a1; logic [1:0] Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a0; logic [1:0] w_Xx_NETWK_INJECT_FifosOut_head_a0; logic [1:0] Xx_NETWK_INJECT_FifosOut_head_a1; logic [1:0] w_Xx_NETWK_INJECT_FifosOut_tail_a0; logic [1:0] Xx_NETWK_INJECT_FifosOut_tail_a1; logic [1:0] w_Xx_NETWK_INJECT_Flit_head_a1; logic [1:0] Xx_NETWK_INJECT_Flit_head_a1; logic [1:0] w_Xx_NETWK_INJECT_Flit_tail_a1; logic [1:0] Xx_NETWK_INJECT_Flit_tail_a1; logic [1:0] Xx_TB_OUT_can_bypass_fifos_a1; logic [1:0] Xx_TB_OUT_fifo_trans_avail_a0; logic [1:0] Xx_TB_OUT_fifo_trans_avail_a1; logic [1:0] Xx_TB_OUT_trans_valid_a1; logic [1:0] Xx_TB_OUT_trans_valid_a2; logic [1:0] Xx_TB_OUT_FifosOut_fifo_trans_avail_a0; logic [1:0] w_Xx_TB_OUT_FifosOut_head_a0; logic [1:0] Xx_TB_OUT_FifosOut_head_a1; logic [1:0] w_Xx_TB_OUT_FifosOut_tail_a0; logic [1:0] Xx_TB_OUT_FifosOut_tail_a1; logic [1:0] w_Xx_TB_OUT_Flit_head_a1; logic [1:0] Xx_TB_OUT_Flit_head_a1; logic [1:0] w_Xx_TB_OUT_Flit_tail_a1; logic [1:0] Xx_TB_OUT_Flit_tail_a1; </span><span class="tlx_comments">//_&gt;yy
      </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : b_Xx </span><span class="tlx_declarations">logic [1:0] Prio_NETWK_INJECT_avail_a0; logic [1:0] Prio_NETWK_INJECT_sel_a0; logic [1:0] Prio_TB_OUT_avail_a0; logic [1:0] Prio_TB_OUT_sel_a0; logic [3:0] Vc_NETWK_EJECT_blocked_a1; logic [3:0] Vc_NETWK_EJECT_bypass_a1; logic [3:0] Vc_NETWK_EJECT_empty_a2; logic [3:0] Vc_NETWK_EJECT_full_a2; logic [3:0] Vc_NETWK_EJECT_grow_a1; logic [3:0] Vc_NETWK_EJECT_out_blocked_a1; logic [3:0] Vc_NETWK_EJECT_push_a1; logic [3:0] Vc_NETWK_EJECT_reset_a1; logic [3:0] Vc_NETWK_EJECT_shrink_a1; logic [3:0] Vc_NETWK_EJECT_trans_avail_a1; logic [3:0] Vc_NETWK_EJECT_trans_valid_a1; logic [3:0] Vc_NETWK_EJECT_two_valid_a1; logic [3:0] Vc_NETWK_EJECT_two_valid_a2; logic [3:0] Vc_NETWK_EJECT_vc_trans_valid_a1; logic [3:0] Vc_NETWK_EJECT_would_bypass_a1; logic [3:0] w_Vc_NETWK_EJECT_Flit_head_a1; logic [3:0] Vc_NETWK_EJECT_Flit_head_a1; logic [3:0] w_Vc_NETWK_EJECT_Flit_tail_a1; logic [3:0] Vc_NETWK_EJECT_Flit_tail_a1; logic [3:0] Vc_NETWK_INJECT_Prio_n1; logic [3:0] Vc_NETWK_INJECT_Prio_a0; logic [3:0] Vc_NETWK_INJECT_arbing_a0; logic [3:0] Vc_NETWK_INJECT_blocked_a0; logic [3:0] Vc_NETWK_INJECT_bypassed_fifos_for_this_vc_a1; logic [3:0] Vc_NETWK_INJECT_can_bypass_fifos_for_this_vc_a1; logic [3:0] Vc_NETWK_INJECT_fifo_sel_a0; logic [3:0] Vc_NETWK_INJECT_has_credit_a0; logic [3:0] Vc_NETWK_INJECT_has_credit_a1; logic [3:0] Vc_NETWK_INJECT_trans_avail_a0; logic [3:0] Vc_NETWK_INJECT_trans_valid_a0; logic [3:0] Vc_NETWK_INJECT_trans_valid_a1; logic [3:0] Vc_NETWK_INJECT_vc_trans_valid_a1; logic [3:0] Vc_NETWK_INJECT_FifoHead_trans_avail_a0; logic [3:0] w_Vc_NETWK_INJECT_FifoHead_Flit_head_a0; logic [3:0] Vc_NETWK_INJECT_FifoHead_Flit_head_a0; logic [3:0] w_Vc_NETWK_INJECT_FifoHead_Flit_tail_a0; logic [3:0] Vc_NETWK_INJECT_FifoHead_Flit_tail_a0; logic [3:0] w_Vc_NETWK_INJECT_Flit_head_a0; logic [3:0] Vc_NETWK_INJECT_Flit_head_a0; logic [3:0] w_Vc_NETWK_INJECT_Flit_tail_a0; logic [3:0] Vc_NETWK_INJECT_Flit_tail_a0; logic [3:0] Vc_NETWK_INJECT_Head_trans_avail_a0; logic [3:0] w_Vc_NETWK_INJECT_Head_Flit_head_a0; logic [3:0] Vc_NETWK_INJECT_Head_Flit_head_a0; logic [3:0] w_Vc_NETWK_INJECT_Head_Flit_tail_a0; logic [3:0] Vc_NETWK_INJECT_Head_Flit_tail_a0; logic [3:0] Vc_TB_GEN_blocked_a1; logic [3:0] Vc_TB_GEN_bypass_a1; logic [3:0] Vc_TB_GEN_empty_a2; logic [3:0] Vc_TB_GEN_full_a2; logic [3:0] Vc_TB_GEN_grow_a1; logic [3:0] Vc_TB_GEN_out_blocked_a1; logic [3:0] Vc_TB_GEN_push_a1; logic [3:0] Vc_TB_GEN_reset_a1; logic [3:0] Vc_TB_GEN_shrink_a1; logic [3:0] Vc_TB_GEN_trans_avail_a1; logic [3:0] Vc_TB_GEN_trans_valid_a1; logic [3:0] Vc_TB_GEN_two_valid_a1; logic [3:0] Vc_TB_GEN_two_valid_a2; logic [3:0] Vc_TB_GEN_vc_trans_valid_a1; logic [3:0] Vc_TB_GEN_would_bypass_a1; logic [3:0] w_Vc_TB_GEN_Flit_head_a1; logic [3:0] Vc_TB_GEN_Flit_head_a1; logic [3:0] w_Vc_TB_GEN_Flit_tail_a1; logic [3:0] Vc_TB_GEN_Flit_tail_a1; logic [3:0] Vc_TB_OUT_Prio_n1; logic [3:0] Vc_TB_OUT_Prio_a0; logic [3:0] Vc_TB_OUT_arbing_a0; logic [3:0] Vc_TB_OUT_blocked_a0; logic [3:0] Vc_TB_OUT_bypassed_fifos_for_this_vc_a1; logic [3:0] Vc_TB_OUT_can_bypass_fifos_for_this_vc_a1; logic [3:0] Vc_TB_OUT_fifo_sel_a0; logic [3:0] Vc_TB_OUT_trans_avail_a0; logic [3:0] Vc_TB_OUT_trans_valid_a0; logic [3:0] Vc_TB_OUT_trans_valid_a1; logic [3:0] Vc_TB_OUT_vc_trans_valid_a1; logic [3:0] Vc_TB_OUT_FifoHead_trans_avail_a0; logic [3:0] w_Vc_TB_OUT_FifoHead_Flit_head_a0; logic [3:0] Vc_TB_OUT_FifoHead_Flit_head_a0; logic [3:0] w_Vc_TB_OUT_FifoHead_Flit_tail_a0; logic [3:0] Vc_TB_OUT_FifoHead_Flit_tail_a0; logic [3:0] w_Vc_TB_OUT_Flit_head_a0; logic [3:0] Vc_TB_OUT_Flit_head_a0; logic [3:0] w_Vc_TB_OUT_Flit_tail_a0; logic [3:0] Vc_TB_OUT_Flit_tail_a0; logic [3:0] Vc_TB_OUT_Head_trans_avail_a0; logic [3:0] w_Vc_TB_OUT_Head_Flit_head_a0; logic [3:0] Vc_TB_OUT_Head_Flit_head_a0; logic [3:0] w_Vc_TB_OUT_Head_Flit_tail_a0; logic [3:0] Vc_TB_OUT_Head_Flit_tail_a0; logic [7:0] w_NETWK_EJECT_Flit_data_a1; logic [7:0] NETWK_EJECT_Flit_data_a1; logic [1-1:0] w_NETWK_EJECT_Flit_dest_x_a1; logic [1-1:0] NETWK_EJECT_Flit_dest_x_a1; logic [1-1:0] w_NETWK_EJECT_Flit_dest_y_a1; logic [1-1:0] NETWK_EJECT_Flit_dest_y_a1; logic [3:0] w_NETWK_EJECT_Flit_flit_cnt_a1; logic [3:0] NETWK_EJECT_Flit_flit_cnt_a1; logic [7:0] w_NETWK_EJECT_Flit_pkt_cnt_a1; logic [7:0] NETWK_EJECT_Flit_pkt_cnt_a1; logic [1-1:0] w_NETWK_EJECT_Flit_src_x_a1; logic [1-1:0] NETWK_EJECT_Flit_src_x_a1; logic [1-1:0] w_NETWK_EJECT_Flit_src_y_a1; logic [1-1:0] NETWK_EJECT_Flit_src_y_a1; logic [2-1:0] w_NETWK_EJECT_Flit_vc_a1; logic [2-1:0] NETWK_EJECT_Flit_vc_a1; logic [7:0] w_NETWK_INJECT_FifosOut_data_a0; logic [7:0] NETWK_INJECT_FifosOut_data_a1; logic [1-1:0] w_NETWK_INJECT_FifosOut_dest_x_a0; logic [1-1:0] NETWK_INJECT_FifosOut_dest_x_a1; logic [1-1:0] w_NETWK_INJECT_FifosOut_dest_y_a0; logic [1-1:0] NETWK_INJECT_FifosOut_dest_y_a1; logic [3:0] w_NETWK_INJECT_FifosOut_flit_cnt_a0; logic [3:0] NETWK_INJECT_FifosOut_flit_cnt_a1; logic [7:0] w_NETWK_INJECT_FifosOut_pkt_cnt_a0; logic [7:0] NETWK_INJECT_FifosOut_pkt_cnt_a1; logic [1-1:0] w_NETWK_INJECT_FifosOut_src_x_a0; logic [1-1:0] NETWK_INJECT_FifosOut_src_x_a1; logic [1-1:0] w_NETWK_INJECT_FifosOut_src_y_a0; logic [1-1:0] NETWK_INJECT_FifosOut_src_y_a1; logic [2-1:0] w_NETWK_INJECT_FifosOut_vc_a0; logic [2-1:0] NETWK_INJECT_FifosOut_vc_a1; logic [7:0] NETWK_INJECT_FifosOut_Vc_Accum_data_a0 [3:0]; logic [1-1:0] NETWK_INJECT_FifosOut_Vc_Accum_dest_x_a0 [3:0]; logic [1-1:0] NETWK_INJECT_FifosOut_Vc_Accum_dest_y_a0 [3:0]; logic [3:0] NETWK_INJECT_FifosOut_Vc_Accum_flit_cnt_a0 [3:0]; logic [3:0] NETWK_INJECT_FifosOut_Vc_Accum_head_a0; logic [7:0] NETWK_INJECT_FifosOut_Vc_Accum_pkt_cnt_a0 [3:0]; logic [1-1:0] NETWK_INJECT_FifosOut_Vc_Accum_src_x_a0 [3:0]; logic [1-1:0] NETWK_INJECT_FifosOut_Vc_Accum_src_y_a0 [3:0]; logic [3:0] NETWK_INJECT_FifosOut_Vc_Accum_tail_a0; logic [2-1:0] NETWK_INJECT_FifosOut_Vc_Accum_vc_a0 [3:0]; logic [7:0] w_NETWK_INJECT_Flit_data_a1; logic [7:0] NETWK_INJECT_Flit_data_a1; logic [1-1:0] w_NETWK_INJECT_Flit_dest_x_a1; logic [1-1:0] NETWK_INJECT_Flit_dest_x_a1; logic [1-1:0] w_NETWK_INJECT_Flit_dest_y_a1; logic [1-1:0] NETWK_INJECT_Flit_dest_y_a1; logic [3:0] w_NETWK_INJECT_Flit_flit_cnt_a1; logic [3:0] NETWK_INJECT_Flit_flit_cnt_a1; logic [7:0] w_NETWK_INJECT_Flit_pkt_cnt_a1; logic [7:0] NETWK_INJECT_Flit_pkt_cnt_a1; logic [1-1:0] w_NETWK_INJECT_Flit_src_x_a1; logic [1-1:0] NETWK_INJECT_Flit_src_x_a1; logic [1-1:0] w_NETWK_INJECT_Flit_src_y_a1; logic [1-1:0] NETWK_INJECT_Flit_src_y_a1; logic [2-1:0] w_NETWK_INJECT_Flit_vc_a1; logic [2-1:0] NETWK_INJECT_Flit_vc_a1; logic [7:0] w_TB_OUT_FifosOut_data_a0; logic [7:0] TB_OUT_FifosOut_data_a1; logic [1-1:0] w_TB_OUT_FifosOut_dest_x_a0; logic [1-1:0] TB_OUT_FifosOut_dest_x_a1; logic [1-1:0] w_TB_OUT_FifosOut_dest_y_a0; logic [1-1:0] TB_OUT_FifosOut_dest_y_a1; logic [3:0] w_TB_OUT_FifosOut_flit_cnt_a0; logic [3:0] TB_OUT_FifosOut_flit_cnt_a1; logic [7:0] w_TB_OUT_FifosOut_pkt_cnt_a0; logic [7:0] TB_OUT_FifosOut_pkt_cnt_a1; logic [1-1:0] w_TB_OUT_FifosOut_src_x_a0; logic [1-1:0] TB_OUT_FifosOut_src_x_a1; logic [1-1:0] w_TB_OUT_FifosOut_src_y_a0; logic [1-1:0] TB_OUT_FifosOut_src_y_a1; logic [2-1:0] w_TB_OUT_FifosOut_vc_a0; logic [2-1:0] TB_OUT_FifosOut_vc_a1; logic [7:0] TB_OUT_FifosOut_Vc_Accum_data_a0 [3:0]; logic [1-1:0] TB_OUT_FifosOut_Vc_Accum_dest_x_a0 [3:0]; logic [1-1:0] TB_OUT_FifosOut_Vc_Accum_dest_y_a0 [3:0]; logic [3:0] TB_OUT_FifosOut_Vc_Accum_flit_cnt_a0 [3:0]; logic [3:0] TB_OUT_FifosOut_Vc_Accum_head_a0; logic [7:0] TB_OUT_FifosOut_Vc_Accum_pkt_cnt_a0 [3:0]; logic [1-1:0] TB_OUT_FifosOut_Vc_Accum_src_x_a0 [3:0]; logic [1-1:0] TB_OUT_FifosOut_Vc_Accum_src_y_a0 [3:0]; logic [3:0] TB_OUT_FifosOut_Vc_Accum_tail_a0; logic [2-1:0] TB_OUT_FifosOut_Vc_Accum_vc_a0 [3:0]; logic [7:0] w_TB_OUT_Flit_data_a1; logic [7:0] TB_OUT_Flit_data_a1; </span><span class="tlx_comments">//_&gt;xx
         
         // E-Link
         //
         // Into Network

         </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : Vc </span><span class="tlx_comments">//_&gt;vc
            //_|tb_gen
               //_@1
                  </span><span class="tlx_logic">assign Vc_TB_GEN_vc_trans_valid_a1[vc] = Yy[yy].Xx_TB_GEN_trans_valid_a1[xx] &amp;&amp; (Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx] == vc);
            </span><span class="tlx_comments">//_|netwk_inject
               //_@0
                  </span><span class="tlx_logic">assign Vc_NETWK_INJECT_Prio_n1[vc] = vc; </span><span class="tlx_structure">end  </span><span class="tlx_comments">// Prioritize based on VC.
         </span><span class="tlx_instrumentation">`line 842 &quot;pipeflow_tlv.m4&quot;
            </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : b_Vc </span><span class="tlx_declarations">logic [(6)-1:0] NETWK_INJECT_Entry_is_head_a0; logic [(6)-1:0] NETWK_INJECT_Entry_pop_a0; logic [7:0] NETWK_INJECT_Entry_Accum_Flit_data_a0 [(6)-1:0]; logic [1-1:0] NETWK_INJECT_Entry_Accum_Flit_dest_x_a0 [(6)-1:0]; logic [1-1:0] NETWK_INJECT_Entry_Accum_Flit_dest_y_a0 [(6)-1:0]; logic [3:0] NETWK_INJECT_Entry_Accum_Flit_flit_cnt_a0 [(6)-1:0]; logic [(6)-1:0] NETWK_INJECT_Entry_Accum_Flit_head_a0; logic [7:0] NETWK_INJECT_Entry_Accum_Flit_pkt_cnt_a0 [(6)-1:0]; logic [1-1:0] NETWK_INJECT_Entry_Accum_Flit_src_x_a0 [(6)-1:0]; logic [1-1:0] NETWK_INJECT_Entry_Accum_Flit_src_y_a0 [(6)-1:0]; logic [(6)-1:0] NETWK_INJECT_Entry_Accum_Flit_tail_a0; logic [2-1:0] NETWK_INJECT_Entry_Accum_Flit_vc_a0 [(6)-1:0]; logic [(6)-1:0] NETWK_INJECT_Entry_ReadMasked_Flit_head_a0; logic [(6)-1:0] NETWK_INJECT_Entry_ReadMasked_Flit_tail_a0; logic [7:0] w_NETWK_INJECT_FifoHead_Flit_data_a0; logic [7:0] NETWK_INJECT_FifoHead_Flit_data_a0; logic [1-1:0] w_NETWK_INJECT_FifoHead_Flit_dest_x_a0; logic [1-1:0] NETWK_INJECT_FifoHead_Flit_dest_x_a0; logic [1-1:0] w_NETWK_INJECT_FifoHead_Flit_dest_y_a0; logic [1-1:0] NETWK_INJECT_FifoHead_Flit_dest_y_a0; logic [3:0] w_NETWK_INJECT_FifoHead_Flit_flit_cnt_a0; logic [3:0] NETWK_INJECT_FifoHead_Flit_flit_cnt_a0; logic [7:0] w_NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0; logic [7:0] NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0; logic [1-1:0] w_NETWK_INJECT_FifoHead_Flit_src_x_a0; logic [1-1:0] NETWK_INJECT_FifoHead_Flit_src_x_a0; logic [1-1:0] w_NETWK_INJECT_FifoHead_Flit_src_y_a0; logic [1-1:0] NETWK_INJECT_FifoHead_Flit_src_y_a0; logic [2-1:0] w_NETWK_INJECT_FifoHead_Flit_vc_a0; logic [2-1:0] NETWK_INJECT_FifoHead_Flit_vc_a0; logic [7:0] w_NETWK_INJECT_Flit_data_a0; logic [7:0] NETWK_INJECT_Flit_data_a0; logic [1-1:0] w_NETWK_INJECT_Flit_dest_x_a0; logic [1-1:0] NETWK_INJECT_Flit_dest_x_a0; logic [1-1:0] w_NETWK_INJECT_Flit_dest_y_a0; logic [1-1:0] NETWK_INJECT_Flit_dest_y_a0; logic [3:0] w_NETWK_INJECT_Flit_flit_cnt_a0; logic [3:0] NETWK_INJECT_Flit_flit_cnt_a0; logic [7:0] w_NETWK_INJECT_Flit_pkt_cnt_a0; logic [7:0] NETWK_INJECT_Flit_pkt_cnt_a0; logic [1-1:0] w_NETWK_INJECT_Flit_src_x_a0; logic [1-1:0] NETWK_INJECT_Flit_src_x_a0; logic [1-1:0] w_NETWK_INJECT_Flit_src_y_a0; logic [1-1:0] NETWK_INJECT_Flit_src_y_a0; logic [2-1:0] w_NETWK_INJECT_Flit_vc_a0; logic [2-1:0] NETWK_INJECT_Flit_vc_a0; logic [7:0] w_NETWK_INJECT_Head_Flit_data_a0; logic [7:0] NETWK_INJECT_Head_Flit_data_a0; logic [1-1:0] w_NETWK_INJECT_Head_Flit_dest_x_a0; logic [1-1:0] NETWK_INJECT_Head_Flit_dest_x_a0; logic [1-1:0] w_NETWK_INJECT_Head_Flit_dest_y_a0; logic [1-1:0] NETWK_INJECT_Head_Flit_dest_y_a0; logic [3:0] w_NETWK_INJECT_Head_Flit_flit_cnt_a0; logic [3:0] NETWK_INJECT_Head_Flit_flit_cnt_a0; logic [7:0] w_NETWK_INJECT_Head_Flit_pkt_cnt_a0; logic [7:0] NETWK_INJECT_Head_Flit_pkt_cnt_a0; logic [1-1:0] w_NETWK_INJECT_Head_Flit_src_x_a0; logic [1-1:0] NETWK_INJECT_Head_Flit_src_x_a0; logic [1-1:0] w_NETWK_INJECT_Head_Flit_src_y_a0; logic [1-1:0] NETWK_INJECT_Head_Flit_src_y_a0; logic [2-1:0] w_NETWK_INJECT_Head_Flit_vc_a0; logic [2-1:0] NETWK_INJECT_Head_Flit_vc_a0; logic [$clog2((6)+1)-1:0] TB_GEN_valid_count_a1; logic [$clog2((6)+1)-1:0] TB_GEN_valid_count_a2; logic [(6)-1:0] TB_GEN_Entry_is_head_a2; logic [(6)-1:0] TB_GEN_Entry_is_tail_a1; logic [(6)-1:0] TB_GEN_Entry_next_entry_state_a2; logic [(6)-1:0] TB_GEN_Entry_prev_entry_state_a2; logic [(6)-1:0] TB_GEN_Entry_prev_entry_was_tail_a1; logic [(6)-1:0] TB_GEN_Entry_push_a1; logic [(6)-1:0] TB_GEN_Entry_reconstructed_is_tail_a2; logic [(6)-1:0] TB_GEN_Entry_reconstructed_valid_a2; logic [(6)-1:0] TB_GEN_Entry_state_a1; logic [(6)-1:0] TB_GEN_Entry_state_a2; logic [(6)-1:0] TB_GEN_Entry_valid_a1; logic [(6)-1:0] TB_GEN_Entry_Flit_head_a1; logic [(6)-1:0] TB_GEN_Entry_Flit_head_a2; logic [(6)-1:0] TB_GEN_Entry_Flit_tail_a1; logic [(6)-1:0] TB_GEN_Entry_Flit_tail_a2; logic [7:0] w_TB_GEN_Flit_data_a1; logic [7:0] TB_GEN_Flit_data_a1; logic [1-1:0] w_TB_GEN_Flit_dest_x_a1; logic [1-1:0] TB_GEN_Flit_dest_x_a1; logic [1-1:0] w_TB_GEN_Flit_dest_y_a1; logic [1-1:0] TB_GEN_Flit_dest_y_a1; logic [3:0] w_TB_GEN_Flit_flit_cnt_a1; logic [3:0] TB_GEN_Flit_flit_cnt_a1; logic [7:0] w_TB_GEN_Flit_pkt_cnt_a1; logic [7:0] TB_GEN_Flit_pkt_cnt_a1; logic [1-1:0] w_TB_GEN_Flit_src_x_a1; logic [1-1:0] TB_GEN_Flit_src_x_a1; logic [1-1:0] w_TB_GEN_Flit_src_y_a1; logic [1-1:0] TB_GEN_Flit_src_y_a1; logic [2-1:0] w_TB_GEN_Flit_vc_a1; logic [2-1:0] TB_GEN_Flit_vc_a1; </span><span class="tlx_comments">//_&gt;vc
               //_|tb_gen
                  //_@1
                     // Apply inputs to the right VC FIFO.
                     //
         
                     </span><span class="tlx_logic">assign Vc_TB_GEN_reset_a1[vc] = Yy[yy].Xx_TB_GEN_reset_a1[xx];
                     assign Vc_TB_GEN_trans_valid_a1[vc] = Vc_TB_GEN_vc_trans_valid_a1[vc] &amp;&amp; ! Vc_NETWK_INJECT_bypassed_fifos_for_this_vc_a1[vc];
                     assign Vc_TB_GEN_trans_avail_a1[vc] = Vc_TB_GEN_trans_valid_a1[vc];
                     </span><span class="tlx_comments">//_?$trans_valid
                        //_&gt;flit
                           </span><span class="tlx_logic">assign {w_TB_GEN_Flit_data_a1[7:0], w_TB_GEN_Flit_dest_x_a1[1-1:0], w_TB_GEN_Flit_dest_y_a1[1-1:0], w_TB_GEN_Flit_flit_cnt_a1[3:0], w_Vc_TB_GEN_Flit_head_a1[vc], w_TB_GEN_Flit_pkt_cnt_a1[7:0], w_TB_GEN_Flit_src_x_a1[1-1:0], w_TB_GEN_Flit_src_y_a1[1-1:0], w_Vc_TB_GEN_Flit_tail_a1[vc], w_TB_GEN_Flit_vc_a1[2-1:0]} = {Yy[yy].Xx[xx].TB_GEN_Flit_data_a1, Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx], Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx], Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx], Yy[yy].Xx_TB_GEN_Flit_head_a1[xx], Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx], Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx], Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx], Yy[yy].Xx_TB_GEN_Flit_tail_a1[xx], Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx]};
               </span><span class="tlx_comments">// Instantiate FIFO.  Output to stage (m4_out_at - 1) because bypass is m4_out_at.
               </span><span class="tlx_instrumentation">`line 551 &quot;pipeflow_tlv.m4&quot;
                  </span><span class="tlx_comments">//|default
                  //   @0
                  /*SV_plus*/
                     </span><span class="tlx_logic">localparam bit [$clog2((6)+1)-1:0] full_mark_2 = 6 - 0;
               
                  </span><span class="tlx_comments">// FIFO Instantiation
               
                  // Hierarchy declarations
                  //_|tb_gen
                     //_&gt;entry
                  //_|netwk_inject
                     //_&gt;entry
               
                  // Hierarchy
                  //_|tb_gen
                     //_@1
                        </span><span class="tlx_logic">assign Vc_TB_GEN_out_blocked_a1[vc] = Vc_NETWK_INJECT_blocked_a0[vc];
                        assign Vc_TB_GEN_blocked_a1[vc] = Vc_TB_GEN_full_a2[vc] &amp;&amp; Vc_TB_GEN_out_blocked_a1[vc];
                        `BOGUS_USE(Vc_TB_GEN_blocked_a1[vc])   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                        </span><span class="tlx_logic">assign Vc_TB_GEN_would_bypass_a1[vc] = Vc_TB_GEN_empty_a2[vc];
                        assign Vc_TB_GEN_bypass_a1[vc] = Vc_TB_GEN_would_bypass_a1[vc] &amp;&amp; ! Vc_TB_GEN_out_blocked_a1[vc];
                        assign Vc_TB_GEN_push_a1[vc] = Vc_TB_GEN_trans_valid_a1[vc] &amp;&amp; ! Vc_TB_GEN_bypass_a1[vc];
                        assign Vc_TB_GEN_grow_a1[vc]   =   Vc_TB_GEN_trans_valid_a1[vc] &amp;&amp;   Vc_TB_GEN_out_blocked_a1[vc];
                        assign Vc_TB_GEN_shrink_a1[vc] = ! Vc_TB_GEN_trans_avail_a1[vc] &amp;&amp; ! Vc_TB_GEN_out_blocked_a1[vc] &amp;&amp; ! Vc_TB_GEN_empty_a2[vc];
                        assign TB_GEN_valid_count_a1[$clog2((6)+1)-1:0] = Vc_TB_GEN_reset_a1[vc] ? '0
                                                                    : TB_GEN_valid_count_a2 + (
                                                                         Vc_TB_GEN_grow_a1[vc]   ? { {($clog2((6)+1)-1){1'b0}}, 1'b1} :
                                                                         Vc_TB_GEN_shrink_a1[vc] ? '1
                                                                                 : '0
                                                                      );
                        </span><span class="tlx_comments">// At least 2 valid entries.
                        //$two_valid = | $ValidCount[m4_counter_width-1:1];
                        // but logic depth minimized by taking advantage of prev count &gt;= 4.
                        </span><span class="tlx_logic">assign Vc_TB_GEN_two_valid_a1[vc] = | TB_GEN_valid_count_a2[$clog2((6)+1)-1:2] || | TB_GEN_valid_count_a1[2:1];
                        </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                        // TODO: Keep optimizing...
                        </span><span class="tlx_logic">assign {TB_GEN_Entry_prev_entry_was_tail_a1} = {TB_GEN_Entry_reconstructed_is_tail_a2[4:0], TB_GEN_Entry_reconstructed_is_tail_a2[5]} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                        assign {TB_GEN_Entry_push_a1} = {6{Vc_TB_GEN_push_a1[vc]}} &amp; TB_GEN_Entry_prev_entry_was_tail_a1;
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4b_TB_GEN_Entry </span><span class="tlx_comments">//_&gt;entry
                           // Replaced with optimized versions above:
                           // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                           // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                           </span><span class="tlx_logic">assign TB_GEN_Entry_valid_a1[entry] = (TB_GEN_Entry_reconstructed_valid_a2[entry] &amp;&amp; ! NETWK_INJECT_Entry_pop_a0[entry]) || TB_GEN_Entry_push_a1[entry];
                           assign TB_GEN_Entry_is_tail_a1[entry] = Vc_TB_GEN_trans_valid_a1[vc] ? TB_GEN_Entry_prev_entry_was_tail_a1[entry]  </span><span class="tlx_comments">// shift tail
                                                              </span><span class="tlx_logic">: TB_GEN_Entry_reconstructed_is_tail_a2[entry];  </span><span class="tlx_comments">// retain tail
                           </span><span class="tlx_logic">assign TB_GEN_Entry_state_a1[entry] = Vc_TB_GEN_reset_a1[vc] ? 1'b0
                                                      : TB_GEN_Entry_valid_a1[entry] &amp;&amp; ! (Vc_TB_GEN_two_valid_a1[vc] &amp;&amp; TB_GEN_Entry_is_tail_a1[entry]); </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">//_@2
                        </span><span class="tlx_logic">assign Vc_TB_GEN_empty_a2[vc] = ! Vc_TB_GEN_two_valid_a2[vc] &amp;&amp; ! TB_GEN_valid_count_a2[0];
                        assign Vc_TB_GEN_full_a2[vc] = (TB_GEN_valid_count_a2 == full_mark_2);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
                     </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4c_TB_GEN_Entry </span><span class="tlx_comments">//_&gt;entry
                        //_@2
                           </span><span class="tlx_logic">assign TB_GEN_Entry_prev_entry_state_a2[entry] = TB_GEN_Entry_state_a2[(entry+(6)-1)%(6)];
                           assign TB_GEN_Entry_next_entry_state_a2[entry] = TB_GEN_Entry_state_a2[(entry+1)%(6)];
                           assign TB_GEN_Entry_reconstructed_is_tail_a2[entry] = (  Vc_TB_GEN_two_valid_a2[vc] &amp;&amp; (!TB_GEN_Entry_state_a2[entry] &amp;&amp; TB_GEN_Entry_prev_entry_state_a2[entry])) ||
                                                    (! Vc_TB_GEN_two_valid_a2[vc] &amp;&amp; (!TB_GEN_Entry_next_entry_state_a2[entry] &amp;&amp; TB_GEN_Entry_state_a2[entry])) ||
                                                    (Vc_TB_GEN_empty_a2[vc] &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                           </span><span class="tlx_logic">assign TB_GEN_Entry_is_head_a2[entry] = TB_GEN_Entry_state_a2[entry] &amp;&amp; ! TB_GEN_Entry_prev_entry_state_a2[entry];
                           assign TB_GEN_Entry_reconstructed_valid_a2[entry] = TB_GEN_Entry_state_a2[entry] || (Vc_TB_GEN_two_valid_a2[vc] &amp;&amp; TB_GEN_Entry_prev_entry_state_a2[entry]); </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">// Write data
                  //_|tb_gen
                     //_@1
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4d_TB_GEN_Entry </span><span class="tlx_declarations">logic [7:0] Flit_data_a1; logic [7:0] Flit_data_a2; logic [1-1:0] Flit_dest_x_a1; logic [1-1:0] Flit_dest_x_a2; logic [1-1:0] Flit_dest_y_a1; logic [1-1:0] Flit_dest_y_a2; logic [3:0] Flit_flit_cnt_a1; logic [3:0] Flit_flit_cnt_a2; logic [7:0] Flit_pkt_cnt_a1; logic [7:0] Flit_pkt_cnt_a2; logic [1-1:0] Flit_src_x_a1; logic [1-1:0] Flit_src_x_a2; logic [1-1:0] Flit_src_y_a1; logic [1-1:0] Flit_src_y_a2; logic [2-1:0] Flit_vc_a1; logic [2-1:0] Flit_vc_a2; </span><span class="tlx_comments">//_&gt;entry
                           //?$push
                           //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                           //_&gt;flit
                              </span><span class="tlx_logic">assign {Flit_data_a1[7:0], Flit_dest_x_a1[1-1:0], Flit_dest_y_a1[1-1:0], Flit_flit_cnt_a1[3:0], TB_GEN_Entry_Flit_head_a1[entry], Flit_pkt_cnt_a1[7:0], Flit_src_x_a1[1-1:0], Flit_src_y_a1[1-1:0], TB_GEN_Entry_Flit_tail_a1[entry], Flit_vc_a1[2-1:0]} = TB_GEN_Entry_push_a1[entry] ? {TB_GEN_Flit_data_a1, TB_GEN_Flit_dest_x_a1, TB_GEN_Flit_dest_y_a1, TB_GEN_Flit_flit_cnt_a1, Vc_TB_GEN_Flit_head_a1[vc], TB_GEN_Flit_pkt_cnt_a1, TB_GEN_Flit_src_x_a1, TB_GEN_Flit_src_y_a1, Vc_TB_GEN_Flit_tail_a1[vc], TB_GEN_Flit_vc_a1} : {Flit_data_a2, Flit_dest_x_a2, Flit_dest_y_a2, Flit_flit_cnt_a2, TB_GEN_Entry_Flit_head_a2[entry], Flit_pkt_cnt_a2, Flit_src_x_a2, Flit_src_y_a2, TB_GEN_Entry_Flit_tail_a2[entry], Flit_vc_a2} </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">; </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">// Read data
                  //_|netwk_inject
                     //_@0
                        //$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4b_NETWK_INJECT_Entry </span><span class="tlx_declarations">logic [7:0] ReadMasked_Flit_data_a0; logic [1-1:0] ReadMasked_Flit_dest_x_a0; logic [1-1:0] ReadMasked_Flit_dest_y_a0; logic [3:0] ReadMasked_Flit_flit_cnt_a0; logic [7:0] ReadMasked_Flit_pkt_cnt_a0; logic [1-1:0] ReadMasked_Flit_src_x_a0; logic [1-1:0] ReadMasked_Flit_src_y_a0; logic [2-1:0] ReadMasked_Flit_vc_a0; </span><span class="tlx_comments">//_&gt;entry
                           </span><span class="tlx_logic">assign NETWK_INJECT_Entry_is_head_a0[entry] = TB_GEN_Entry_is_head_a2[entry];
                           assign NETWK_INJECT_Entry_pop_a0[entry]  = NETWK_INJECT_Entry_is_head_a0[entry] &amp;&amp; ! Vc_NETWK_INJECT_blocked_a0[vc];
                           </span><span class="tlx_comments">//_&gt;read_masked
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {ReadMasked_Flit_data_a0[7:0], ReadMasked_Flit_dest_x_a0[1-1:0], ReadMasked_Flit_dest_y_a0[1-1:0], ReadMasked_Flit_flit_cnt_a0[3:0], NETWK_INJECT_Entry_ReadMasked_Flit_head_a0[entry], ReadMasked_Flit_pkt_cnt_a0[7:0], ReadMasked_Flit_src_x_a0[1-1:0], ReadMasked_Flit_src_y_a0[1-1:0], NETWK_INJECT_Entry_ReadMasked_Flit_tail_a0[entry], ReadMasked_Flit_vc_a0[2-1:0]} = NETWK_INJECT_Entry_is_head_a0[entry] ? {L4d_TB_GEN_Entry[entry].Flit_data_a2, L4d_TB_GEN_Entry[entry].Flit_dest_x_a2, L4d_TB_GEN_Entry[entry].Flit_dest_y_a2, L4d_TB_GEN_Entry[entry].Flit_flit_cnt_a2, TB_GEN_Entry_Flit_head_a2[entry], L4d_TB_GEN_Entry[entry].Flit_pkt_cnt_a2, L4d_TB_GEN_Entry[entry].Flit_src_x_a2, L4d_TB_GEN_Entry[entry].Flit_src_y_a2, TB_GEN_Entry_Flit_tail_a2[entry], L4d_TB_GEN_Entry[entry].Flit_vc_a2} </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                           </span><span class="tlx_comments">//_&gt;accum
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {NETWK_INJECT_Entry_Accum_Flit_data_a0[entry][7:0], NETWK_INJECT_Entry_Accum_Flit_dest_x_a0[entry][1-1:0], NETWK_INJECT_Entry_Accum_Flit_dest_y_a0[entry][1-1:0], NETWK_INJECT_Entry_Accum_Flit_flit_cnt_a0[entry][3:0], NETWK_INJECT_Entry_Accum_Flit_head_a0[entry], NETWK_INJECT_Entry_Accum_Flit_pkt_cnt_a0[entry][7:0], NETWK_INJECT_Entry_Accum_Flit_src_x_a0[entry][1-1:0], NETWK_INJECT_Entry_Accum_Flit_src_y_a0[entry][1-1:0], NETWK_INJECT_Entry_Accum_Flit_tail_a0[entry], NETWK_INJECT_Entry_Accum_Flit_vc_a0[entry][2-1:0]} = ((entry == 0) ? '0 : {NETWK_INJECT_Entry_Accum_Flit_data_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_dest_x_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_dest_y_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_flit_cnt_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_head_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_pkt_cnt_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_src_x_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_src_y_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_tail_a0[(entry+(6)-1)%(6)], NETWK_INJECT_Entry_Accum_Flit_vc_a0[(entry+(6)-1)%(6)]}) |
                                        {ReadMasked_Flit_data_a0, ReadMasked_Flit_dest_x_a0, ReadMasked_Flit_dest_y_a0, ReadMasked_Flit_flit_cnt_a0, NETWK_INJECT_Entry_ReadMasked_Flit_head_a0[entry], ReadMasked_Flit_pkt_cnt_a0, ReadMasked_Flit_src_x_a0, ReadMasked_Flit_src_y_a0, NETWK_INJECT_Entry_ReadMasked_Flit_tail_a0[entry], ReadMasked_Flit_vc_a0}; </span><span class="tlx_structure">end
                        </span><span class="tlx_comments">//_&gt;head
                           </span><span class="tlx_logic">assign Vc_NETWK_INJECT_Head_trans_avail_a0[vc] = Vc_NETWK_INJECT_trans_avail_a0[vc];
                           </span><span class="tlx_comments">//_?$trans_avail
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {w_NETWK_INJECT_Head_Flit_data_a0[7:0], w_NETWK_INJECT_Head_Flit_dest_x_a0[1-1:0], w_NETWK_INJECT_Head_Flit_dest_y_a0[1-1:0], w_NETWK_INJECT_Head_Flit_flit_cnt_a0[3:0], w_Vc_NETWK_INJECT_Head_Flit_head_a0[vc], w_NETWK_INJECT_Head_Flit_pkt_cnt_a0[7:0], w_NETWK_INJECT_Head_Flit_src_x_a0[1-1:0], w_NETWK_INJECT_Head_Flit_src_y_a0[1-1:0], w_Vc_NETWK_INJECT_Head_Flit_tail_a0[vc], w_NETWK_INJECT_Head_Flit_vc_a0[2-1:0]} = {NETWK_INJECT_Entry_Accum_Flit_data_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_dest_x_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_dest_y_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_flit_cnt_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_head_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_pkt_cnt_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_src_x_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_src_y_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_tail_a0[(6)-1], NETWK_INJECT_Entry_Accum_Flit_vc_a0[(6)-1]};
               
                  </span><span class="tlx_comments">// Bypass
                  //_|netwk_inject
                     //_@0
                        // Available output.  Sometimes it's necessary to know what would be coming to determined
                        // if it's blocked.  This can be used externally in that case.
                        //_&gt;fifo_head
                           </span><span class="tlx_logic">assign Vc_NETWK_INJECT_FifoHead_trans_avail_a0[vc] = Vc_NETWK_INJECT_trans_avail_a0[vc];
                           </span><span class="tlx_comments">//_?$trans_avail
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {w_NETWK_INJECT_FifoHead_Flit_data_a0[7:0], w_NETWK_INJECT_FifoHead_Flit_dest_x_a0[1-1:0], w_NETWK_INJECT_FifoHead_Flit_dest_y_a0[1-1:0], w_NETWK_INJECT_FifoHead_Flit_flit_cnt_a0[3:0], w_Vc_NETWK_INJECT_FifoHead_Flit_head_a0[vc], w_NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0[7:0], w_NETWK_INJECT_FifoHead_Flit_src_x_a0[1-1:0], w_NETWK_INJECT_FifoHead_Flit_src_y_a0[1-1:0], w_Vc_NETWK_INJECT_FifoHead_Flit_tail_a0[vc], w_NETWK_INJECT_FifoHead_Flit_vc_a0[2-1:0]} = Vc_TB_GEN_would_bypass_a1[vc]
                                              ? {TB_GEN_Flit_data_a1, TB_GEN_Flit_dest_x_a1, TB_GEN_Flit_dest_y_a1, TB_GEN_Flit_flit_cnt_a1, Vc_TB_GEN_Flit_head_a1[vc], TB_GEN_Flit_pkt_cnt_a1, TB_GEN_Flit_src_x_a1, TB_GEN_Flit_src_y_a1, Vc_TB_GEN_Flit_tail_a1[vc], TB_GEN_Flit_vc_a1}
                                              : {NETWK_INJECT_Head_Flit_data_a0, NETWK_INJECT_Head_Flit_dest_x_a0, NETWK_INJECT_Head_Flit_dest_y_a0, NETWK_INJECT_Head_Flit_flit_cnt_a0, Vc_NETWK_INJECT_Head_Flit_head_a0[vc], NETWK_INJECT_Head_Flit_pkt_cnt_a0, NETWK_INJECT_Head_Flit_src_x_a0, NETWK_INJECT_Head_Flit_src_y_a0, Vc_NETWK_INJECT_Head_Flit_tail_a0[vc], NETWK_INJECT_Head_Flit_vc_a0};
                        assign Vc_NETWK_INJECT_trans_avail_a0[vc] = ! Vc_TB_GEN_would_bypass_a1[vc] || Vc_TB_GEN_trans_avail_a1[vc];
                        assign Vc_NETWK_INJECT_trans_valid_a0[vc] = Vc_NETWK_INJECT_trans_avail_a0[vc] &amp;&amp; ! Vc_NETWK_INJECT_blocked_a0[vc];
                        </span><span class="tlx_comments">//_?$trans_valid
                           //_&gt;flit
                              </span><span class="tlx_logic">assign {w_NETWK_INJECT_Flit_data_a0[7:0], w_NETWK_INJECT_Flit_dest_x_a0[1-1:0], w_NETWK_INJECT_Flit_dest_y_a0[1-1:0], w_NETWK_INJECT_Flit_flit_cnt_a0[3:0], w_Vc_NETWK_INJECT_Flit_head_a0[vc], w_NETWK_INJECT_Flit_pkt_cnt_a0[7:0], w_NETWK_INJECT_Flit_src_x_a0[1-1:0], w_NETWK_INJECT_Flit_src_y_a0[1-1:0], w_Vc_NETWK_INJECT_Flit_tail_a0[vc], w_NETWK_INJECT_Flit_vc_a0[2-1:0]} = {NETWK_INJECT_FifoHead_Flit_data_a0, NETWK_INJECT_FifoHead_Flit_dest_x_a0, NETWK_INJECT_FifoHead_Flit_dest_y_a0, NETWK_INJECT_FifoHead_Flit_flit_cnt_a0, Vc_NETWK_INJECT_FifoHead_Flit_head_a0[vc], NETWK_INJECT_FifoHead_Flit_pkt_cnt_a0, NETWK_INJECT_FifoHead_Flit_src_x_a0, NETWK_INJECT_FifoHead_Flit_src_y_a0, Vc_NETWK_INJECT_FifoHead_Flit_tail_a0[vc], NETWK_INJECT_FifoHead_Flit_vc_a0};
               
               
               
                  </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
               
                  // Hierarchy
                  |tb_gen
                     &gt;entry2[(6)-1:0]
               
                  // Head/Tail ptrs.
                  |tb_gen
                     @1
                        %next$WrPtr[\$clog2(6)-1:0] =
                            $reset       ? '0 :
                            $trans_valid ? ($WrPtr == (6 - 1))
                                             ? '0
                                             : $WrPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  |netwk_inject
                     @0
                        %next$RdPtr[\$clog2(6)-1:0] =
                            &gt;vc|tb_gen%+1$reset
                                         ? '0 :
                            $trans_valid ? ($RdPtr == (6 - 1))
                                             ? '0
                                             : $RdPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  // Write FIFO
                  |tb_gen
                     @1
                        $dummy = '0;
                        ?$trans_valid
                           // This doesn't work because SV complains for FIFOs in replicated context that
                           // there are multiple procedures that assign the signals.
                           // Array writes can be done in an SV module.
                           // The only long-term resolutions are support for module generation and use
                           // signals declared within for loops with cross-hierarchy references in SV.
                           // TODO: To make a simulation-efficient FIFO, use DesignWare.
                           {&gt;entry2[$WrPtr]$$ANY} = $ANY;
                  // Read FIFO
                  |netwk_inject
                     @0
                        &gt;read2
                           $trans_valid = |netwk_inject$trans_valid;
                           ?$trans_valid
                              $ANY = &gt;vc|tb_gen&gt;entry2[|netwk_inject$RdPtr]%+1$ANY;
                           `BOGUS_USE($dummy)
                        ?$trans_valid
                           $ANY = &gt;read2$ANY;
                  */
               </span><span class="tlx_structure">end </span><span class="tlx_comments">//_\end_source
               </span><span class="tlx_instrumentation">`line 856 &quot;pipeflow_tlv.m4&quot;
         
            </span><span class="tlx_comments">// FIFO select.
            //
            </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : c_Vc </span><span class="tlx_declarations">logic [3:0] NETWK_INJECT_OtherVc_SamePrio_n1; logic [3:0] NETWK_INJECT_OtherVc_SamePrio_a0; logic [3:0] NETWK_INJECT_OtherVc_competing_a0; logic [1:0] NETWK_INJECT_Prio_Match_n1; logic [1:0] NETWK_INJECT_Prio_Match_a0; </span><span class="tlx_comments">//_&gt;vc
               //_|netwk_inject
                  //_@0
                     </span><span class="tlx_logic">assign Vc_NETWK_INJECT_arbing_a0[vc] = Vc_NETWK_INJECT_trans_avail_a0[vc] &amp;&amp; Vc_NETWK_INJECT_has_credit_a0[vc];
                     </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : L4_NETWK_INJECT_Prio </span><span class="tlx_comments">//_&gt;prio
                        // Decoded priority.
                        </span><span class="tlx_logic">assign NETWK_INJECT_Prio_Match_n1[prio] = prio == Vc_NETWK_INJECT_Prio_a0[vc]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Mask of same-prio VCs.
                     </span><span class="tlx_structure">for (other_vc = 0; other_vc &lt;= 3; other_vc++) begin : L4_NETWK_INJECT_OtherVc </span><span class="tlx_comments">//_&gt;other_vc
                        </span><span class="tlx_logic">assign NETWK_INJECT_OtherVc_SamePrio_n1[other_vc] = Vc_NETWK_INJECT_Prio_a0[vc] == Vc_NETWK_INJECT_Prio_a0[other_vc];
                        </span><span class="tlx_comments">// Select among same-prio VCs.
                        </span><span class="tlx_logic">assign NETWK_INJECT_OtherVc_competing_a0[other_vc] = NETWK_INJECT_OtherVc_SamePrio_a0[other_vc] &amp;&amp; Vc_NETWK_INJECT_arbing_a0[other_vc]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Select FIFO if selected within priority and this VC has the selected (max available) priority.
                     </span><span class="tlx_logic">assign Vc_NETWK_INJECT_fifo_sel_a0[vc] = ((NETWK_INJECT_OtherVc_competing_a0 &amp; ~((1 &lt;&lt; vc) - 1)) == (1 &lt;&lt; vc)) &amp;&amp; | (NETWK_INJECT_Prio_Match_a0 &amp; Prio_NETWK_INJECT_sel_a0);
                        </span><span class="tlx_comments">// TODO: Need to replace m4_am_max with round-robin within priority.
                     </span><span class="tlx_logic">assign Vc_NETWK_INJECT_blocked_a0[vc] = ! Vc_NETWK_INJECT_fifo_sel_a0[vc];
                  </span><span class="tlx_comments">//_@1
                     // Can bypass FIFOs?
                     </span><span class="tlx_logic">assign Vc_NETWK_INJECT_can_bypass_fifos_for_this_vc_a1[vc] = Vc_TB_GEN_vc_trans_valid_a1[vc] &amp;&amp;
                                                     Vc_TB_GEN_empty_a2[vc] &amp;&amp;
                                                     Vc_NETWK_INJECT_has_credit_a1[vc];
         
                     </span><span class="tlx_comments">// Indicate output VC as per-VC FIFO output $trans_valid or could bypass in this VC.
                     </span><span class="tlx_logic">assign Vc_NETWK_INJECT_bypassed_fifos_for_this_vc_a1[vc] = Vc_NETWK_INJECT_can_bypass_fifos_for_this_vc_a1[vc] &amp;&amp; ! Xx_NETWK_INJECT_fifo_trans_avail_a1[xx];
                     assign Vc_NETWK_INJECT_vc_trans_valid_a1[vc] = Vc_NETWK_INJECT_trans_valid_a1[vc] || Vc_NETWK_INJECT_bypassed_fifos_for_this_vc_a1[vc];
                     `BOGUS_USE(Vc_NETWK_INJECT_vc_trans_valid_a1[vc]) </span><span class="tlx_structure">end  </span><span class="tlx_comments">// okay to not consume this
            </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : Prio </span><span class="tlx_declarations">logic [3:0] NETWK_INJECT_Vc_avail_within_prio_a0; </span><span class="tlx_comments">//_&gt;prio
               //_|netwk_inject
                  //_@0
                     </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : L4_NETWK_INJECT_Vc </span><span class="tlx_comments">//_&gt;vc
                        // Trans available for this prio/VC?
                        </span><span class="tlx_logic">assign NETWK_INJECT_Vc_avail_within_prio_a0[vc] = Vc_NETWK_INJECT_trans_avail_a0[vc] &amp;&amp;
                                             c_Vc[vc].NETWK_INJECT_Prio_Match_a0[prio]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Is this priority available in FIFOs.
                     </span><span class="tlx_logic">assign Prio_NETWK_INJECT_avail_a0[prio] = | NETWK_INJECT_Vc_avail_within_prio_a0;
                     </span><span class="tlx_comments">// Select this priority if its the max available.
                     </span><span class="tlx_logic">assign Prio_NETWK_INJECT_sel_a0[prio] = ((Prio_NETWK_INJECT_avail_a0 &amp; ~((1 &lt;&lt; prio) - 1)) == (1 &lt;&lt; prio)); </span><span class="tlx_structure">end
         
            </span><span class="tlx_comments">//_|netwk_inject
               //_@0
                  </span><span class="tlx_logic">assign Xx_NETWK_INJECT_fifo_trans_avail_a0[xx] = | Vc_NETWK_INJECT_arbing_a0;
                  </span><span class="tlx_comments">//_&gt;fifos_out
                     </span><span class="tlx_logic">assign Xx_NETWK_INJECT_FifosOut_fifo_trans_avail_a0[xx] = Xx_NETWK_INJECT_fifo_trans_avail_a0[xx];
                     </span><span class="tlx_comments">//_&gt;vc
                     </span><span class="tlx_instrumentation">`line 280 &quot;rw_tlv.m4&quot;
                        
                        </span><span class="tlx_comments">// This is a suboptimal implementation for simulation.
                        // It does AND/OR reduction.  It would be better in simulation to simply index the desired value,
                        //   but this is not currently supported in SandPiper as it is not legal across generate loops.
                        </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : b_NETWK_INJECT_FifosOut_Vc </span><span class="tlx_comments">//_&gt;vc
                           //_&gt;accum
                              </span><span class="tlx_logic">always_comb begin
                                 if (vc == $low(Vc_NETWK_INJECT_fifo_sel_a0))
                                    {NETWK_INJECT_FifosOut_Vc_Accum_data_a0[vc][7:0], NETWK_INJECT_FifosOut_Vc_Accum_dest_x_a0[vc][1-1:0], NETWK_INJECT_FifosOut_Vc_Accum_dest_y_a0[vc][1-1:0], NETWK_INJECT_FifosOut_Vc_Accum_flit_cnt_a0[vc][3:0], NETWK_INJECT_FifosOut_Vc_Accum_head_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_pkt_cnt_a0[vc][7:0], NETWK_INJECT_FifosOut_Vc_Accum_src_x_a0[vc][1-1:0], NETWK_INJECT_FifosOut_Vc_Accum_src_y_a0[vc][1-1:0], NETWK_INJECT_FifosOut_Vc_Accum_tail_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_vc_a0[vc][2-1:0]} = Vc_NETWK_INJECT_fifo_sel_a0[vc] ? {b_Vc[vc].NETWK_INJECT_Flit_data_a0, b_Vc[vc].NETWK_INJECT_Flit_dest_x_a0, b_Vc[vc].NETWK_INJECT_Flit_dest_y_a0, b_Vc[vc].NETWK_INJECT_Flit_flit_cnt_a0, Vc_NETWK_INJECT_Flit_head_a0[vc], b_Vc[vc].NETWK_INJECT_Flit_pkt_cnt_a0, b_Vc[vc].NETWK_INJECT_Flit_src_x_a0, b_Vc[vc].NETWK_INJECT_Flit_src_y_a0, Vc_NETWK_INJECT_Flit_tail_a0[vc], b_Vc[vc].NETWK_INJECT_Flit_vc_a0} : '0;
                                 else
                                    {NETWK_INJECT_FifosOut_Vc_Accum_data_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_dest_x_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_dest_y_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_flit_cnt_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_head_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_pkt_cnt_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_src_x_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_src_y_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_tail_a0[vc], NETWK_INJECT_FifosOut_Vc_Accum_vc_a0[vc]} = Vc_NETWK_INJECT_fifo_sel_a0[vc] ? {b_Vc[vc].NETWK_INJECT_Flit_data_a0, b_Vc[vc].NETWK_INJECT_Flit_dest_x_a0, b_Vc[vc].NETWK_INJECT_Flit_dest_y_a0, b_Vc[vc].NETWK_INJECT_Flit_flit_cnt_a0, Vc_NETWK_INJECT_Flit_head_a0[vc], b_Vc[vc].NETWK_INJECT_Flit_pkt_cnt_a0, b_Vc[vc].NETWK_INJECT_Flit_src_x_a0, b_Vc[vc].NETWK_INJECT_Flit_src_y_a0, Vc_NETWK_INJECT_Flit_tail_a0[vc], b_Vc[vc].NETWK_INJECT_Flit_vc_a0} : {NETWK_INJECT_FifosOut_Vc_Accum_data_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_dest_x_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_dest_y_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_flit_cnt_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_head_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_pkt_cnt_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_src_x_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_src_y_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_tail_a0[vc-1], NETWK_INJECT_FifosOut_Vc_Accum_vc_a0[vc-1]}; </span><span class="tlx_structure">end end
                                             
                        </span><span class="tlx_comments">//_?$fifo_trans_avail
                           </span><span class="tlx_logic">assign {w_NETWK_INJECT_FifosOut_data_a0[7:0], w_NETWK_INJECT_FifosOut_dest_x_a0[1-1:0], w_NETWK_INJECT_FifosOut_dest_y_a0[1-1:0], w_NETWK_INJECT_FifosOut_flit_cnt_a0[3:0], w_Xx_NETWK_INJECT_FifosOut_head_a0[xx], w_NETWK_INJECT_FifosOut_pkt_cnt_a0[7:0], w_NETWK_INJECT_FifosOut_src_x_a0[1-1:0], w_NETWK_INJECT_FifosOut_src_y_a0[1-1:0], w_Xx_NETWK_INJECT_FifosOut_tail_a0[xx], w_NETWK_INJECT_FifosOut_vc_a0[2-1:0]} = {NETWK_INJECT_FifosOut_Vc_Accum_data_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_dest_x_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_dest_y_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_flit_cnt_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_head_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_pkt_cnt_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_src_x_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_src_y_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_tail_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)], NETWK_INJECT_FifosOut_Vc_Accum_vc_a0[$high(Vc_NETWK_INJECT_fifo_sel_a0)]};
                                             </span><span class="tlx_comments">/* Old way:
                        \always_comb
                           $$ANY = m4_init;
                           for (int i = m4_MIN; i &lt;= m4_MAX; i++)
                              $ANY = $ANY | (&gt;vc[i]m4_index_sig_match ? &gt;vc[i]$ANY : '0);
                        */
                     //_\end_source
                     </span><span class="tlx_instrumentation">`line 904 &quot;pipeflow_tlv.m4&quot;
         
                  </span><span class="tlx_comments">// Output transaction
                  //
         
               //_@1
                  // Incorporate bypass
                  // Bypass if there's no transaction from the FIFOs, and the incoming transaction is okay for output.
                  </span><span class="tlx_logic">assign Xx_NETWK_INJECT_can_bypass_fifos_a1[xx] = | Vc_NETWK_INJECT_can_bypass_fifos_for_this_vc_a1;
                  assign Xx_NETWK_INJECT_trans_valid_a1[xx] = Xx_NETWK_INJECT_fifo_trans_avail_a1[xx] || Xx_NETWK_INJECT_can_bypass_fifos_a1[xx];
                  </span><span class="tlx_comments">//_?$trans_valid
                     //_&gt;flit
                        </span><span class="tlx_logic">assign {w_NETWK_INJECT_Flit_data_a1[7:0], w_NETWK_INJECT_Flit_dest_x_a1[1-1:0], w_NETWK_INJECT_Flit_dest_y_a1[1-1:0], w_NETWK_INJECT_Flit_flit_cnt_a1[3:0], w_Xx_NETWK_INJECT_Flit_head_a1[xx], w_NETWK_INJECT_Flit_pkt_cnt_a1[7:0], w_NETWK_INJECT_Flit_src_x_a1[1-1:0], w_NETWK_INJECT_Flit_src_y_a1[1-1:0], w_Xx_NETWK_INJECT_Flit_tail_a1[xx], w_NETWK_INJECT_Flit_vc_a1[2-1:0]} = Xx_NETWK_INJECT_fifo_trans_avail_a1[xx] ? {NETWK_INJECT_FifosOut_data_a1, NETWK_INJECT_FifosOut_dest_x_a1, NETWK_INJECT_FifosOut_dest_y_a1, NETWK_INJECT_FifosOut_flit_cnt_a1, Xx_NETWK_INJECT_FifosOut_head_a1[xx], NETWK_INJECT_FifosOut_pkt_cnt_a1, NETWK_INJECT_FifosOut_src_x_a1, NETWK_INJECT_FifosOut_src_y_a1, Xx_NETWK_INJECT_FifosOut_tail_a1[xx], NETWK_INJECT_FifosOut_vc_a1} : {Yy[yy].Xx[xx].TB_GEN_Flit_data_a1, Yy_Xx_TB_GEN_Flit_dest_x_a1[yy][xx], Yy_Xx_TB_GEN_Flit_dest_y_a1[yy][xx], Yy_Xx_TB_GEN_Flit_flit_cnt_a1[yy][xx], Yy[yy].Xx_TB_GEN_Flit_head_a1[xx], Yy_Xx_TB_GEN_Flit_pkt_cnt_a1[yy][xx], Yy_Xx_TB_GEN_Flit_src_x_a1[yy][xx], Yy_Xx_TB_GEN_Flit_src_y_a1[yy][xx], Yy[yy].Xx_TB_GEN_Flit_tail_a1[xx], Yy_Xx_TB_GEN_Flit_vc_a1[yy][xx]};
         </span><span class="tlx_comments">//_\end_source
         </span><span class="tlx_instrumentation">`line 163 &quot;design.tlv&quot;
         </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : d_Vc </span><span class="tlx_comments">//_&gt;vc
            //_|netwk_inject
               //_@0
                  </span><span class="tlx_logic">assign Vc_NETWK_INJECT_has_credit_a0[vc] = ! Vc_NETWK_EJECT_full_a2[vc]; </span><span class="tlx_structure">end  </span><span class="tlx_comments">// Temp loopback.  (Okay if not one-entry remaining (&quot;full&quot;) after two-transactions previous to this (one intervening).)

         /*
         // Network X/Y +1/-1 Links
         &gt;direction[1:0]  // 1: Y, 0: X
            &gt;sign[1:0]  // 1: +1, 0: -1
               //
               // Connect upstream grid link.
               |grid_out
               |grid_in
                  @0
                     \SV_plus
                        // Characterize connection.
                        localparam DANGLE = ((*direction == 0) ? (*xx == ((*sign == 0) ? 1 : 0))
                                                               : (*yy == ((*sign == 0) ? 1 : 0))
                                            );  // At edge.  No link.
                        localparam UPSTREAM_X = (*direction == 1) ? *xx : ((*sign == 0) ? (*xx + 1) : (*xx - 1));
                        localparam UPSTREAM_Y = (*direction == 0) ? *yy : ((*sign == 0) ? (*yy + 1) : (*yy - 1));
                        // Connect control.
                        if (DANGLE)
                           assign $$trans_valid = '0;
                        else
                           assign $trans_valid = &gt;yy[*UPSTREAM_Y]&gt;xx[*UPSTREAM_X]&gt;direction&gt;sign|grid_out$trans_valid;
                     &gt;flit
                        // Connect transaction.
                        \SV_plus
                           if (DANGLE)
                              assign $$ANY = '0;
                           else
                              // Connect w/ upstream tile.
                              assign $ANY = &gt;yy[*UPSTREAM_Y]&gt;xx[*UPSTREAM_X]&gt;direction&gt;sign|grid_out$ANY;
               
               // Grid FIFOs.
               &gt;vc[3:0]
                  |grid_fifo_out
                     @0
                        %next$Prio = &gt;xx&gt;vc|netwk_inject%+0$Prio;
                     &gt;prio[1:0]
               &gt;prio[1:0]
                  |grid_fifo_out
                     &gt;vc[3:0]
               m4 +vc_flop_fifo_v2(sign, grid_in, 1, grid_fifo_out, 1, 1, &gt;flit, 3:0, 1:0)
               |grid_fifo_out
                  @1
                     $blocked = ...;
                     */
               
            
         // O-Link
         //
         // Out of Network
         
         //_&gt;vc
            
            //+// Credit, reflecting 
            //+m4_credit_counter(['            $1'], ']m4___file__[', ']m4___line__[', ['m4_['']credit_counter(...)'], $Credit, 1, 2, $reset, $push, &gt;vc|m4_out_pipe%m4_bypass_align$trans_valid)

         </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : f_Vc </span><span class="tlx_comments">//_&gt;vc
            //_|netwk_eject
               //_@1
                  </span><span class="tlx_logic">assign Vc_NETWK_EJECT_vc_trans_valid_a1[vc] = Vc_NETWK_INJECT_vc_trans_valid_a1[vc]; </span><span class="tlx_structure">end </span><span class="tlx_comments">/* temp loopback */
         //_|netwk_eject
            //_@1
               </span><span class="tlx_logic">assign Xx_NETWK_EJECT_reset_a1[xx] = RESET_reset_a1;
               assign Xx_NETWK_EJECT_trans_valid_a1[xx] = Xx_NETWK_INJECT_trans_valid_a1[xx]; </span><span class="tlx_comments">/* temp loopback */
               //_?$trans_valid
                  //_&gt;flit
                     </span><span class="tlx_logic">assign {w_NETWK_EJECT_Flit_data_a1[7:0], w_NETWK_EJECT_Flit_dest_x_a1[1-1:0], w_NETWK_EJECT_Flit_dest_y_a1[1-1:0], w_NETWK_EJECT_Flit_flit_cnt_a1[3:0], w_Xx_NETWK_EJECT_Flit_head_a1[xx], w_NETWK_EJECT_Flit_pkt_cnt_a1[7:0], w_NETWK_EJECT_Flit_src_x_a1[1-1:0], w_NETWK_EJECT_Flit_src_y_a1[1-1:0], w_Xx_NETWK_EJECT_Flit_tail_a1[xx], w_NETWK_EJECT_Flit_vc_a1[2-1:0]} = </span><span class="tlx_comments">/* temp loopback */ </span><span class="tlx_logic">{NETWK_INJECT_Flit_data_a1, NETWK_INJECT_Flit_dest_x_a1, NETWK_INJECT_Flit_dest_y_a1, NETWK_INJECT_Flit_flit_cnt_a1, Xx_NETWK_INJECT_Flit_head_a1[xx], NETWK_INJECT_Flit_pkt_cnt_a1, NETWK_INJECT_Flit_src_x_a1, NETWK_INJECT_Flit_src_y_a1, Xx_NETWK_INJECT_Flit_tail_a1[xx], NETWK_INJECT_Flit_vc_a1};
         </span><span class="tlx_instrumentation">`line 842 &quot;pipeflow_tlv.m4&quot;
            </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : g_Vc </span><span class="tlx_declarations">logic [$clog2((6)+1)-1:0] NETWK_EJECT_valid_count_a1; logic [$clog2((6)+1)-1:0] NETWK_EJECT_valid_count_a2; logic [(6)-1:0] NETWK_EJECT_Entry_is_head_a2; logic [(6)-1:0] NETWK_EJECT_Entry_is_tail_a1; logic [(6)-1:0] NETWK_EJECT_Entry_next_entry_state_a2; logic [(6)-1:0] NETWK_EJECT_Entry_prev_entry_state_a2; logic [(6)-1:0] NETWK_EJECT_Entry_prev_entry_was_tail_a1; logic [(6)-1:0] NETWK_EJECT_Entry_push_a1; logic [(6)-1:0] NETWK_EJECT_Entry_reconstructed_is_tail_a2; logic [(6)-1:0] NETWK_EJECT_Entry_reconstructed_valid_a2; logic [(6)-1:0] NETWK_EJECT_Entry_state_a1; logic [(6)-1:0] NETWK_EJECT_Entry_state_a2; logic [(6)-1:0] NETWK_EJECT_Entry_valid_a1; logic [(6)-1:0] NETWK_EJECT_Entry_Flit_head_a1; logic [(6)-1:0] NETWK_EJECT_Entry_Flit_head_a2; logic [(6)-1:0] NETWK_EJECT_Entry_Flit_tail_a1; logic [(6)-1:0] NETWK_EJECT_Entry_Flit_tail_a2; logic [7:0] w_NETWK_EJECT_Flit_data_a1; logic [7:0] NETWK_EJECT_Flit_data_a1; logic [1-1:0] w_NETWK_EJECT_Flit_dest_x_a1; logic [1-1:0] NETWK_EJECT_Flit_dest_x_a1; logic [1-1:0] w_NETWK_EJECT_Flit_dest_y_a1; logic [1-1:0] NETWK_EJECT_Flit_dest_y_a1; logic [3:0] w_NETWK_EJECT_Flit_flit_cnt_a1; logic [3:0] NETWK_EJECT_Flit_flit_cnt_a1; logic [7:0] w_NETWK_EJECT_Flit_pkt_cnt_a1; logic [7:0] NETWK_EJECT_Flit_pkt_cnt_a1; logic [1-1:0] w_NETWK_EJECT_Flit_src_x_a1; logic [1-1:0] NETWK_EJECT_Flit_src_x_a1; logic [1-1:0] w_NETWK_EJECT_Flit_src_y_a1; logic [1-1:0] NETWK_EJECT_Flit_src_y_a1; logic [2-1:0] w_NETWK_EJECT_Flit_vc_a1; logic [2-1:0] NETWK_EJECT_Flit_vc_a1; logic [(6)-1:0] TB_OUT_Entry_is_head_a0; logic [(6)-1:0] TB_OUT_Entry_pop_a0; logic [7:0] TB_OUT_Entry_Accum_Flit_data_a0 [(6)-1:0]; logic [1-1:0] TB_OUT_Entry_Accum_Flit_dest_x_a0 [(6)-1:0]; logic [1-1:0] TB_OUT_Entry_Accum_Flit_dest_y_a0 [(6)-1:0]; logic [3:0] TB_OUT_Entry_Accum_Flit_flit_cnt_a0 [(6)-1:0]; logic [(6)-1:0] TB_OUT_Entry_Accum_Flit_head_a0; logic [7:0] TB_OUT_Entry_Accum_Flit_pkt_cnt_a0 [(6)-1:0]; logic [1-1:0] TB_OUT_Entry_Accum_Flit_src_x_a0 [(6)-1:0]; logic [1-1:0] TB_OUT_Entry_Accum_Flit_src_y_a0 [(6)-1:0]; logic [(6)-1:0] TB_OUT_Entry_Accum_Flit_tail_a0; logic [2-1:0] TB_OUT_Entry_Accum_Flit_vc_a0 [(6)-1:0]; logic [(6)-1:0] TB_OUT_Entry_ReadMasked_Flit_head_a0; logic [(6)-1:0] TB_OUT_Entry_ReadMasked_Flit_tail_a0; logic [7:0] w_TB_OUT_FifoHead_Flit_data_a0; logic [7:0] TB_OUT_FifoHead_Flit_data_a0; logic [1-1:0] w_TB_OUT_FifoHead_Flit_dest_x_a0; logic [1-1:0] TB_OUT_FifoHead_Flit_dest_x_a0; logic [1-1:0] w_TB_OUT_FifoHead_Flit_dest_y_a0; logic [1-1:0] TB_OUT_FifoHead_Flit_dest_y_a0; logic [3:0] w_TB_OUT_FifoHead_Flit_flit_cnt_a0; logic [3:0] TB_OUT_FifoHead_Flit_flit_cnt_a0; logic [7:0] w_TB_OUT_FifoHead_Flit_pkt_cnt_a0; logic [7:0] TB_OUT_FifoHead_Flit_pkt_cnt_a0; logic [1-1:0] w_TB_OUT_FifoHead_Flit_src_x_a0; logic [1-1:0] TB_OUT_FifoHead_Flit_src_x_a0; logic [1-1:0] w_TB_OUT_FifoHead_Flit_src_y_a0; logic [1-1:0] TB_OUT_FifoHead_Flit_src_y_a0; logic [2-1:0] w_TB_OUT_FifoHead_Flit_vc_a0; logic [2-1:0] TB_OUT_FifoHead_Flit_vc_a0; logic [7:0] w_TB_OUT_Flit_data_a0; logic [7:0] TB_OUT_Flit_data_a0; logic [1-1:0] w_TB_OUT_Flit_dest_x_a0; logic [1-1:0] TB_OUT_Flit_dest_x_a0; logic [1-1:0] w_TB_OUT_Flit_dest_y_a0; logic [1-1:0] TB_OUT_Flit_dest_y_a0; logic [3:0] w_TB_OUT_Flit_flit_cnt_a0; logic [3:0] TB_OUT_Flit_flit_cnt_a0; logic [7:0] w_TB_OUT_Flit_pkt_cnt_a0; logic [7:0] TB_OUT_Flit_pkt_cnt_a0; logic [1-1:0] w_TB_OUT_Flit_src_x_a0; logic [1-1:0] TB_OUT_Flit_src_x_a0; logic [1-1:0] w_TB_OUT_Flit_src_y_a0; logic [1-1:0] TB_OUT_Flit_src_y_a0; logic [2-1:0] w_TB_OUT_Flit_vc_a0; logic [2-1:0] TB_OUT_Flit_vc_a0; logic [7:0] w_TB_OUT_Head_Flit_data_a0; logic [7:0] TB_OUT_Head_Flit_data_a0; logic [1-1:0] w_TB_OUT_Head_Flit_dest_x_a0; logic [1-1:0] TB_OUT_Head_Flit_dest_x_a0; logic [1-1:0] w_TB_OUT_Head_Flit_dest_y_a0; logic [1-1:0] TB_OUT_Head_Flit_dest_y_a0; logic [3:0] w_TB_OUT_Head_Flit_flit_cnt_a0; logic [3:0] TB_OUT_Head_Flit_flit_cnt_a0; logic [7:0] w_TB_OUT_Head_Flit_pkt_cnt_a0; logic [7:0] TB_OUT_Head_Flit_pkt_cnt_a0; logic [1-1:0] w_TB_OUT_Head_Flit_src_x_a0; logic [1-1:0] TB_OUT_Head_Flit_src_x_a0; logic [1-1:0] w_TB_OUT_Head_Flit_src_y_a0; logic [1-1:0] TB_OUT_Head_Flit_src_y_a0; logic [2-1:0] w_TB_OUT_Head_Flit_vc_a0; logic [2-1:0] TB_OUT_Head_Flit_vc_a0; </span><span class="tlx_comments">//_&gt;vc
               //_|netwk_eject
                  //_@1
                     // Apply inputs to the right VC FIFO.
                     //
         
                     </span><span class="tlx_logic">assign Vc_NETWK_EJECT_reset_a1[vc] = Xx_NETWK_EJECT_reset_a1[xx];
                     assign Vc_NETWK_EJECT_trans_valid_a1[vc] = Vc_NETWK_EJECT_vc_trans_valid_a1[vc] &amp;&amp; ! Vc_TB_OUT_bypassed_fifos_for_this_vc_a1[vc];
                     assign Vc_NETWK_EJECT_trans_avail_a1[vc] = Vc_NETWK_EJECT_trans_valid_a1[vc];
                     </span><span class="tlx_comments">//_?$trans_valid
                        //_&gt;flit
                           </span><span class="tlx_logic">assign {w_NETWK_EJECT_Flit_data_a1[7:0], w_NETWK_EJECT_Flit_dest_x_a1[1-1:0], w_NETWK_EJECT_Flit_dest_y_a1[1-1:0], w_NETWK_EJECT_Flit_flit_cnt_a1[3:0], w_Vc_NETWK_EJECT_Flit_head_a1[vc], w_NETWK_EJECT_Flit_pkt_cnt_a1[7:0], w_NETWK_EJECT_Flit_src_x_a1[1-1:0], w_NETWK_EJECT_Flit_src_y_a1[1-1:0], w_Vc_NETWK_EJECT_Flit_tail_a1[vc], w_NETWK_EJECT_Flit_vc_a1[2-1:0]} = {NETWK_EJECT_Flit_data_a1, NETWK_EJECT_Flit_dest_x_a1, NETWK_EJECT_Flit_dest_y_a1, NETWK_EJECT_Flit_flit_cnt_a1, Xx_NETWK_EJECT_Flit_head_a1[xx], NETWK_EJECT_Flit_pkt_cnt_a1, NETWK_EJECT_Flit_src_x_a1, NETWK_EJECT_Flit_src_y_a1, Xx_NETWK_EJECT_Flit_tail_a1[xx], NETWK_EJECT_Flit_vc_a1};
               </span><span class="tlx_comments">// Instantiate FIFO.  Output to stage (m4_out_at - 1) because bypass is m4_out_at.
               </span><span class="tlx_instrumentation">`line 551 &quot;pipeflow_tlv.m4&quot;
                  </span><span class="tlx_comments">//|default
                  //   @0
                  /*SV_plus*/
                     </span><span class="tlx_logic">localparam bit [$clog2((6)+1)-1:0] full_mark_5 = 6 - 1;
               
                  </span><span class="tlx_comments">// FIFO Instantiation
               
                  // Hierarchy declarations
                  //_|netwk_eject
                     //_&gt;entry
                  //_|tb_out
                     //_&gt;entry
               
                  // Hierarchy
                  //_|netwk_eject
                     //_@1
                        </span><span class="tlx_logic">assign Vc_NETWK_EJECT_out_blocked_a1[vc] = Vc_TB_OUT_blocked_a0[vc];
                        assign Vc_NETWK_EJECT_blocked_a1[vc] = Vc_NETWK_EJECT_full_a2[vc] &amp;&amp; Vc_NETWK_EJECT_out_blocked_a1[vc];
                        `BOGUS_USE(Vc_NETWK_EJECT_blocked_a1[vc])   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                        </span><span class="tlx_logic">assign Vc_NETWK_EJECT_would_bypass_a1[vc] = Vc_NETWK_EJECT_empty_a2[vc];
                        assign Vc_NETWK_EJECT_bypass_a1[vc] = Vc_NETWK_EJECT_would_bypass_a1[vc] &amp;&amp; ! Vc_NETWK_EJECT_out_blocked_a1[vc];
                        assign Vc_NETWK_EJECT_push_a1[vc] = Vc_NETWK_EJECT_trans_valid_a1[vc] &amp;&amp; ! Vc_NETWK_EJECT_bypass_a1[vc];
                        assign Vc_NETWK_EJECT_grow_a1[vc]   =   Vc_NETWK_EJECT_trans_valid_a1[vc] &amp;&amp;   Vc_NETWK_EJECT_out_blocked_a1[vc];
                        assign Vc_NETWK_EJECT_shrink_a1[vc] = ! Vc_NETWK_EJECT_trans_avail_a1[vc] &amp;&amp; ! Vc_NETWK_EJECT_out_blocked_a1[vc] &amp;&amp; ! Vc_NETWK_EJECT_empty_a2[vc];
                        assign NETWK_EJECT_valid_count_a1[$clog2((6)+1)-1:0] = Vc_NETWK_EJECT_reset_a1[vc] ? '0
                                                                    : NETWK_EJECT_valid_count_a2 + (
                                                                         Vc_NETWK_EJECT_grow_a1[vc]   ? { {($clog2((6)+1)-1){1'b0}}, 1'b1} :
                                                                         Vc_NETWK_EJECT_shrink_a1[vc] ? '1
                                                                                 : '0
                                                                      );
                        </span><span class="tlx_comments">// At least 2 valid entries.
                        //$two_valid = | $ValidCount[m4_counter_width-1:1];
                        // but logic depth minimized by taking advantage of prev count &gt;= 4.
                        </span><span class="tlx_logic">assign Vc_NETWK_EJECT_two_valid_a1[vc] = | NETWK_EJECT_valid_count_a2[$clog2((6)+1)-1:2] || | NETWK_EJECT_valid_count_a1[2:1];
                        </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                        // TODO: Keep optimizing...
                        </span><span class="tlx_logic">assign {NETWK_EJECT_Entry_prev_entry_was_tail_a1} = {NETWK_EJECT_Entry_reconstructed_is_tail_a2[4:0], NETWK_EJECT_Entry_reconstructed_is_tail_a2[5]} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                        assign {NETWK_EJECT_Entry_push_a1} = {6{Vc_NETWK_EJECT_push_a1[vc]}} &amp; NETWK_EJECT_Entry_prev_entry_was_tail_a1;
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4b_NETWK_EJECT_Entry </span><span class="tlx_comments">//_&gt;entry
                           // Replaced with optimized versions above:
                           // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                           // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                           </span><span class="tlx_logic">assign NETWK_EJECT_Entry_valid_a1[entry] = (NETWK_EJECT_Entry_reconstructed_valid_a2[entry] &amp;&amp; ! TB_OUT_Entry_pop_a0[entry]) || NETWK_EJECT_Entry_push_a1[entry];
                           assign NETWK_EJECT_Entry_is_tail_a1[entry] = Vc_NETWK_EJECT_trans_valid_a1[vc] ? NETWK_EJECT_Entry_prev_entry_was_tail_a1[entry]  </span><span class="tlx_comments">// shift tail
                                                              </span><span class="tlx_logic">: NETWK_EJECT_Entry_reconstructed_is_tail_a2[entry];  </span><span class="tlx_comments">// retain tail
                           </span><span class="tlx_logic">assign NETWK_EJECT_Entry_state_a1[entry] = Vc_NETWK_EJECT_reset_a1[vc] ? 1'b0
                                                      : NETWK_EJECT_Entry_valid_a1[entry] &amp;&amp; ! (Vc_NETWK_EJECT_two_valid_a1[vc] &amp;&amp; NETWK_EJECT_Entry_is_tail_a1[entry]); </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">//_@2
                        </span><span class="tlx_logic">assign Vc_NETWK_EJECT_empty_a2[vc] = ! Vc_NETWK_EJECT_two_valid_a2[vc] &amp;&amp; ! NETWK_EJECT_valid_count_a2[0];
                        assign Vc_NETWK_EJECT_full_a2[vc] = (NETWK_EJECT_valid_count_a2 == full_mark_5);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
                     </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4c_NETWK_EJECT_Entry </span><span class="tlx_comments">//_&gt;entry
                        //_@2
                           </span><span class="tlx_logic">assign NETWK_EJECT_Entry_prev_entry_state_a2[entry] = NETWK_EJECT_Entry_state_a2[(entry+(6)-1)%(6)];
                           assign NETWK_EJECT_Entry_next_entry_state_a2[entry] = NETWK_EJECT_Entry_state_a2[(entry+1)%(6)];
                           assign NETWK_EJECT_Entry_reconstructed_is_tail_a2[entry] = (  Vc_NETWK_EJECT_two_valid_a2[vc] &amp;&amp; (!NETWK_EJECT_Entry_state_a2[entry] &amp;&amp; NETWK_EJECT_Entry_prev_entry_state_a2[entry])) ||
                                                    (! Vc_NETWK_EJECT_two_valid_a2[vc] &amp;&amp; (!NETWK_EJECT_Entry_next_entry_state_a2[entry] &amp;&amp; NETWK_EJECT_Entry_state_a2[entry])) ||
                                                    (Vc_NETWK_EJECT_empty_a2[vc] &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                           </span><span class="tlx_logic">assign NETWK_EJECT_Entry_is_head_a2[entry] = NETWK_EJECT_Entry_state_a2[entry] &amp;&amp; ! NETWK_EJECT_Entry_prev_entry_state_a2[entry];
                           assign NETWK_EJECT_Entry_reconstructed_valid_a2[entry] = NETWK_EJECT_Entry_state_a2[entry] || (Vc_NETWK_EJECT_two_valid_a2[vc] &amp;&amp; NETWK_EJECT_Entry_prev_entry_state_a2[entry]); </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">// Write data
                  //_|netwk_eject
                     //_@1
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4d_NETWK_EJECT_Entry </span><span class="tlx_declarations">logic [7:0] Flit_data_a1; logic [7:0] Flit_data_a2; logic [1-1:0] Flit_dest_x_a1; logic [1-1:0] Flit_dest_x_a2; logic [1-1:0] Flit_dest_y_a1; logic [1-1:0] Flit_dest_y_a2; logic [3:0] Flit_flit_cnt_a1; logic [3:0] Flit_flit_cnt_a2; logic [7:0] Flit_pkt_cnt_a1; logic [7:0] Flit_pkt_cnt_a2; logic [1-1:0] Flit_src_x_a1; logic [1-1:0] Flit_src_x_a2; logic [1-1:0] Flit_src_y_a1; logic [1-1:0] Flit_src_y_a2; logic [2-1:0] Flit_vc_a1; logic [2-1:0] Flit_vc_a2; </span><span class="tlx_comments">//_&gt;entry
                           //?$push
                           //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                           //_&gt;flit
                              </span><span class="tlx_logic">assign {Flit_data_a1[7:0], Flit_dest_x_a1[1-1:0], Flit_dest_y_a1[1-1:0], Flit_flit_cnt_a1[3:0], NETWK_EJECT_Entry_Flit_head_a1[entry], Flit_pkt_cnt_a1[7:0], Flit_src_x_a1[1-1:0], Flit_src_y_a1[1-1:0], NETWK_EJECT_Entry_Flit_tail_a1[entry], Flit_vc_a1[2-1:0]} = NETWK_EJECT_Entry_push_a1[entry] ? {NETWK_EJECT_Flit_data_a1, NETWK_EJECT_Flit_dest_x_a1, NETWK_EJECT_Flit_dest_y_a1, NETWK_EJECT_Flit_flit_cnt_a1, Vc_NETWK_EJECT_Flit_head_a1[vc], NETWK_EJECT_Flit_pkt_cnt_a1, NETWK_EJECT_Flit_src_x_a1, NETWK_EJECT_Flit_src_y_a1, Vc_NETWK_EJECT_Flit_tail_a1[vc], NETWK_EJECT_Flit_vc_a1} : {Flit_data_a2, Flit_dest_x_a2, Flit_dest_y_a2, Flit_flit_cnt_a2, NETWK_EJECT_Entry_Flit_head_a2[entry], Flit_pkt_cnt_a2, Flit_src_x_a2, Flit_src_y_a2, NETWK_EJECT_Entry_Flit_tail_a2[entry], Flit_vc_a2} </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">; </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">// Read data
                  //_|tb_out
                     //_@0
                        //$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                        </span><span class="tlx_structure">for (entry = 0; entry &lt;= (6)-1; entry++) begin : L4b_TB_OUT_Entry </span><span class="tlx_declarations">logic [7:0] ReadMasked_Flit_data_a0; logic [1-1:0] ReadMasked_Flit_dest_x_a0; logic [1-1:0] ReadMasked_Flit_dest_y_a0; logic [3:0] ReadMasked_Flit_flit_cnt_a0; logic [7:0] ReadMasked_Flit_pkt_cnt_a0; logic [1-1:0] ReadMasked_Flit_src_x_a0; logic [1-1:0] ReadMasked_Flit_src_y_a0; logic [2-1:0] ReadMasked_Flit_vc_a0; </span><span class="tlx_comments">//_&gt;entry
                           </span><span class="tlx_logic">assign TB_OUT_Entry_is_head_a0[entry] = NETWK_EJECT_Entry_is_head_a2[entry];
                           assign TB_OUT_Entry_pop_a0[entry]  = TB_OUT_Entry_is_head_a0[entry] &amp;&amp; ! Vc_TB_OUT_blocked_a0[vc];
                           </span><span class="tlx_comments">//_&gt;read_masked
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {ReadMasked_Flit_data_a0[7:0], ReadMasked_Flit_dest_x_a0[1-1:0], ReadMasked_Flit_dest_y_a0[1-1:0], ReadMasked_Flit_flit_cnt_a0[3:0], TB_OUT_Entry_ReadMasked_Flit_head_a0[entry], ReadMasked_Flit_pkt_cnt_a0[7:0], ReadMasked_Flit_src_x_a0[1-1:0], ReadMasked_Flit_src_y_a0[1-1:0], TB_OUT_Entry_ReadMasked_Flit_tail_a0[entry], ReadMasked_Flit_vc_a0[2-1:0]} = TB_OUT_Entry_is_head_a0[entry] ? {L4d_NETWK_EJECT_Entry[entry].Flit_data_a2, L4d_NETWK_EJECT_Entry[entry].Flit_dest_x_a2, L4d_NETWK_EJECT_Entry[entry].Flit_dest_y_a2, L4d_NETWK_EJECT_Entry[entry].Flit_flit_cnt_a2, NETWK_EJECT_Entry_Flit_head_a2[entry], L4d_NETWK_EJECT_Entry[entry].Flit_pkt_cnt_a2, L4d_NETWK_EJECT_Entry[entry].Flit_src_x_a2, L4d_NETWK_EJECT_Entry[entry].Flit_src_y_a2, NETWK_EJECT_Entry_Flit_tail_a2[entry], L4d_NETWK_EJECT_Entry[entry].Flit_vc_a2} </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                           </span><span class="tlx_comments">//_&gt;accum
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {TB_OUT_Entry_Accum_Flit_data_a0[entry][7:0], TB_OUT_Entry_Accum_Flit_dest_x_a0[entry][1-1:0], TB_OUT_Entry_Accum_Flit_dest_y_a0[entry][1-1:0], TB_OUT_Entry_Accum_Flit_flit_cnt_a0[entry][3:0], TB_OUT_Entry_Accum_Flit_head_a0[entry], TB_OUT_Entry_Accum_Flit_pkt_cnt_a0[entry][7:0], TB_OUT_Entry_Accum_Flit_src_x_a0[entry][1-1:0], TB_OUT_Entry_Accum_Flit_src_y_a0[entry][1-1:0], TB_OUT_Entry_Accum_Flit_tail_a0[entry], TB_OUT_Entry_Accum_Flit_vc_a0[entry][2-1:0]} = ((entry == 0) ? '0 : {TB_OUT_Entry_Accum_Flit_data_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_dest_x_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_dest_y_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_flit_cnt_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_head_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_pkt_cnt_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_src_x_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_src_y_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_tail_a0[(entry+(6)-1)%(6)], TB_OUT_Entry_Accum_Flit_vc_a0[(entry+(6)-1)%(6)]}) |
                                        {ReadMasked_Flit_data_a0, ReadMasked_Flit_dest_x_a0, ReadMasked_Flit_dest_y_a0, ReadMasked_Flit_flit_cnt_a0, TB_OUT_Entry_ReadMasked_Flit_head_a0[entry], ReadMasked_Flit_pkt_cnt_a0, ReadMasked_Flit_src_x_a0, ReadMasked_Flit_src_y_a0, TB_OUT_Entry_ReadMasked_Flit_tail_a0[entry], ReadMasked_Flit_vc_a0}; </span><span class="tlx_structure">end
                        </span><span class="tlx_comments">//_&gt;head
                           </span><span class="tlx_logic">assign Vc_TB_OUT_Head_trans_avail_a0[vc] = Vc_TB_OUT_trans_avail_a0[vc];
                           </span><span class="tlx_comments">//_?$trans_avail
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {w_TB_OUT_Head_Flit_data_a0[7:0], w_TB_OUT_Head_Flit_dest_x_a0[1-1:0], w_TB_OUT_Head_Flit_dest_y_a0[1-1:0], w_TB_OUT_Head_Flit_flit_cnt_a0[3:0], w_Vc_TB_OUT_Head_Flit_head_a0[vc], w_TB_OUT_Head_Flit_pkt_cnt_a0[7:0], w_TB_OUT_Head_Flit_src_x_a0[1-1:0], w_TB_OUT_Head_Flit_src_y_a0[1-1:0], w_Vc_TB_OUT_Head_Flit_tail_a0[vc], w_TB_OUT_Head_Flit_vc_a0[2-1:0]} = {TB_OUT_Entry_Accum_Flit_data_a0[(6)-1], TB_OUT_Entry_Accum_Flit_dest_x_a0[(6)-1], TB_OUT_Entry_Accum_Flit_dest_y_a0[(6)-1], TB_OUT_Entry_Accum_Flit_flit_cnt_a0[(6)-1], TB_OUT_Entry_Accum_Flit_head_a0[(6)-1], TB_OUT_Entry_Accum_Flit_pkt_cnt_a0[(6)-1], TB_OUT_Entry_Accum_Flit_src_x_a0[(6)-1], TB_OUT_Entry_Accum_Flit_src_y_a0[(6)-1], TB_OUT_Entry_Accum_Flit_tail_a0[(6)-1], TB_OUT_Entry_Accum_Flit_vc_a0[(6)-1]};
               
                  </span><span class="tlx_comments">// Bypass
                  //_|tb_out
                     //_@0
                        // Available output.  Sometimes it's necessary to know what would be coming to determined
                        // if it's blocked.  This can be used externally in that case.
                        //_&gt;fifo_head
                           </span><span class="tlx_logic">assign Vc_TB_OUT_FifoHead_trans_avail_a0[vc] = Vc_TB_OUT_trans_avail_a0[vc];
                           </span><span class="tlx_comments">//_?$trans_avail
                              //_&gt;flit
                                 </span><span class="tlx_logic">assign {w_TB_OUT_FifoHead_Flit_data_a0[7:0], w_TB_OUT_FifoHead_Flit_dest_x_a0[1-1:0], w_TB_OUT_FifoHead_Flit_dest_y_a0[1-1:0], w_TB_OUT_FifoHead_Flit_flit_cnt_a0[3:0], w_Vc_TB_OUT_FifoHead_Flit_head_a0[vc], w_TB_OUT_FifoHead_Flit_pkt_cnt_a0[7:0], w_TB_OUT_FifoHead_Flit_src_x_a0[1-1:0], w_TB_OUT_FifoHead_Flit_src_y_a0[1-1:0], w_Vc_TB_OUT_FifoHead_Flit_tail_a0[vc], w_TB_OUT_FifoHead_Flit_vc_a0[2-1:0]} = Vc_NETWK_EJECT_would_bypass_a1[vc]
                                              ? {NETWK_EJECT_Flit_data_a1, NETWK_EJECT_Flit_dest_x_a1, NETWK_EJECT_Flit_dest_y_a1, NETWK_EJECT_Flit_flit_cnt_a1, Vc_NETWK_EJECT_Flit_head_a1[vc], NETWK_EJECT_Flit_pkt_cnt_a1, NETWK_EJECT_Flit_src_x_a1, NETWK_EJECT_Flit_src_y_a1, Vc_NETWK_EJECT_Flit_tail_a1[vc], NETWK_EJECT_Flit_vc_a1}
                                              : {TB_OUT_Head_Flit_data_a0, TB_OUT_Head_Flit_dest_x_a0, TB_OUT_Head_Flit_dest_y_a0, TB_OUT_Head_Flit_flit_cnt_a0, Vc_TB_OUT_Head_Flit_head_a0[vc], TB_OUT_Head_Flit_pkt_cnt_a0, TB_OUT_Head_Flit_src_x_a0, TB_OUT_Head_Flit_src_y_a0, Vc_TB_OUT_Head_Flit_tail_a0[vc], TB_OUT_Head_Flit_vc_a0};
                        assign Vc_TB_OUT_trans_avail_a0[vc] = ! Vc_NETWK_EJECT_would_bypass_a1[vc] || Vc_NETWK_EJECT_trans_avail_a1[vc];
                        assign Vc_TB_OUT_trans_valid_a0[vc] = Vc_TB_OUT_trans_avail_a0[vc] &amp;&amp; ! Vc_TB_OUT_blocked_a0[vc];
                        </span><span class="tlx_comments">//_?$trans_valid
                           //_&gt;flit
                              </span><span class="tlx_logic">assign {w_TB_OUT_Flit_data_a0[7:0], w_TB_OUT_Flit_dest_x_a0[1-1:0], w_TB_OUT_Flit_dest_y_a0[1-1:0], w_TB_OUT_Flit_flit_cnt_a0[3:0], w_Vc_TB_OUT_Flit_head_a0[vc], w_TB_OUT_Flit_pkt_cnt_a0[7:0], w_TB_OUT_Flit_src_x_a0[1-1:0], w_TB_OUT_Flit_src_y_a0[1-1:0], w_Vc_TB_OUT_Flit_tail_a0[vc], w_TB_OUT_Flit_vc_a0[2-1:0]} = {TB_OUT_FifoHead_Flit_data_a0, TB_OUT_FifoHead_Flit_dest_x_a0, TB_OUT_FifoHead_Flit_dest_y_a0, TB_OUT_FifoHead_Flit_flit_cnt_a0, Vc_TB_OUT_FifoHead_Flit_head_a0[vc], TB_OUT_FifoHead_Flit_pkt_cnt_a0, TB_OUT_FifoHead_Flit_src_x_a0, TB_OUT_FifoHead_Flit_src_y_a0, Vc_TB_OUT_FifoHead_Flit_tail_a0[vc], TB_OUT_FifoHead_Flit_vc_a0};
               
               
               
                  </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
               
                  // Hierarchy
                  |netwk_eject
                     &gt;entry2[(6)-1:0]
               
                  // Head/Tail ptrs.
                  |netwk_eject
                     @1
                        %next$WrPtr[\$clog2(6)-1:0] =
                            $reset       ? '0 :
                            $trans_valid ? ($WrPtr == (6 - 1))
                                             ? '0
                                             : $WrPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  |tb_out
                     @0
                        %next$RdPtr[\$clog2(6)-1:0] =
                            &gt;vc|netwk_eject%+1$reset
                                         ? '0 :
                            $trans_valid ? ($RdPtr == (6 - 1))
                                             ? '0
                                             : $RdPtr + {{(\$clog2(6)-1){1'b0}}, 1'b1} :
                                           $RETAIN;
                  // Write FIFO
                  |netwk_eject
                     @1
                        $dummy = '0;
                        ?$trans_valid
                           // This doesn't work because SV complains for FIFOs in replicated context that
                           // there are multiple procedures that assign the signals.
                           // Array writes can be done in an SV module.
                           // The only long-term resolutions are support for module generation and use
                           // signals declared within for loops with cross-hierarchy references in SV.
                           // TODO: To make a simulation-efficient FIFO, use DesignWare.
                           {&gt;entry2[$WrPtr]$$ANY} = $ANY;
                  // Read FIFO
                  |tb_out
                     @0
                        &gt;read2
                           $trans_valid = |tb_out$trans_valid;
                           ?$trans_valid
                              $ANY = &gt;vc|netwk_eject&gt;entry2[|tb_out$RdPtr]%+1$ANY;
                           `BOGUS_USE($dummy)
                        ?$trans_valid
                           $ANY = &gt;read2$ANY;
                  */
               </span><span class="tlx_structure">end </span><span class="tlx_comments">//_\end_source
               </span><span class="tlx_instrumentation">`line 856 &quot;pipeflow_tlv.m4&quot;
         
            </span><span class="tlx_comments">// FIFO select.
            //
            </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : h_Vc </span><span class="tlx_declarations">logic [3:0] TB_OUT_OtherVc_SamePrio_n1; logic [3:0] TB_OUT_OtherVc_SamePrio_a0; logic [3:0] TB_OUT_OtherVc_competing_a0; logic [1:0] TB_OUT_Prio_Match_n1; logic [1:0] TB_OUT_Prio_Match_a0; </span><span class="tlx_comments">//_&gt;vc
               //_|tb_out
                  //_@0
                     </span><span class="tlx_logic">assign Vc_TB_OUT_arbing_a0[vc] = Vc_TB_OUT_trans_avail_a0[vc] &amp;&amp; i_Vc[vc].TB_OUT_has_credit_a0;
                     </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : L4_TB_OUT_Prio </span><span class="tlx_comments">//_&gt;prio
                        // Decoded priority.
                        </span><span class="tlx_logic">assign TB_OUT_Prio_Match_n1[prio] = prio == Vc_TB_OUT_Prio_a0[vc]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Mask of same-prio VCs.
                     </span><span class="tlx_structure">for (other_vc = 0; other_vc &lt;= 3; other_vc++) begin : L4_TB_OUT_OtherVc </span><span class="tlx_comments">//_&gt;other_vc
                        </span><span class="tlx_logic">assign TB_OUT_OtherVc_SamePrio_n1[other_vc] = Vc_TB_OUT_Prio_a0[vc] == Vc_TB_OUT_Prio_a0[other_vc];
                        </span><span class="tlx_comments">// Select among same-prio VCs.
                        </span><span class="tlx_logic">assign TB_OUT_OtherVc_competing_a0[other_vc] = TB_OUT_OtherVc_SamePrio_a0[other_vc] &amp;&amp; Vc_TB_OUT_arbing_a0[other_vc]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Select FIFO if selected within priority and this VC has the selected (max available) priority.
                     </span><span class="tlx_logic">assign Vc_TB_OUT_fifo_sel_a0[vc] = ((TB_OUT_OtherVc_competing_a0 &amp; ~((1 &lt;&lt; vc) - 1)) == (1 &lt;&lt; vc)) &amp;&amp; | (TB_OUT_Prio_Match_a0 &amp; Prio_TB_OUT_sel_a0);
                        </span><span class="tlx_comments">// TODO: Need to replace m4_am_max with round-robin within priority.
                     </span><span class="tlx_logic">assign Vc_TB_OUT_blocked_a0[vc] = ! Vc_TB_OUT_fifo_sel_a0[vc];
                  </span><span class="tlx_comments">//_@1
                     // Can bypass FIFOs?
                     </span><span class="tlx_logic">assign Vc_TB_OUT_can_bypass_fifos_for_this_vc_a1[vc] = Vc_NETWK_EJECT_vc_trans_valid_a1[vc] &amp;&amp;
                                                     Vc_NETWK_EJECT_empty_a2[vc] &amp;&amp;
                                                     i_Vc[vc].TB_OUT_has_credit_a1;
         
                     </span><span class="tlx_comments">// Indicate output VC as per-VC FIFO output $trans_valid or could bypass in this VC.
                     </span><span class="tlx_logic">assign Vc_TB_OUT_bypassed_fifos_for_this_vc_a1[vc] = Vc_TB_OUT_can_bypass_fifos_for_this_vc_a1[vc] &amp;&amp; ! Xx_TB_OUT_fifo_trans_avail_a1[xx];
                     assign Vc_TB_OUT_vc_trans_valid_a1[vc] = Vc_TB_OUT_trans_valid_a1[vc] || Vc_TB_OUT_bypassed_fifos_for_this_vc_a1[vc];
                     `BOGUS_USE(Vc_TB_OUT_vc_trans_valid_a1[vc]) </span><span class="tlx_structure">end  </span><span class="tlx_comments">// okay to not consume this
            </span><span class="tlx_structure">for (prio = 0; prio &lt;= 1; prio++) begin : b_Prio </span><span class="tlx_declarations">logic [3:0] TB_OUT_Vc_avail_within_prio_a0; </span><span class="tlx_comments">//_&gt;prio
               //_|tb_out
                  //_@0
                     </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : L4_TB_OUT_Vc </span><span class="tlx_comments">//_&gt;vc
                        // Trans available for this prio/VC?
                        </span><span class="tlx_logic">assign TB_OUT_Vc_avail_within_prio_a0[vc] = Vc_TB_OUT_trans_avail_a0[vc] &amp;&amp;
                                             h_Vc[vc].TB_OUT_Prio_Match_a0[prio]; </span><span class="tlx_structure">end
                     </span><span class="tlx_comments">// Is this priority available in FIFOs.
                     </span><span class="tlx_logic">assign Prio_TB_OUT_avail_a0[prio] = | TB_OUT_Vc_avail_within_prio_a0;
                     </span><span class="tlx_comments">// Select this priority if its the max available.
                     </span><span class="tlx_logic">assign Prio_TB_OUT_sel_a0[prio] = ((Prio_TB_OUT_avail_a0 &amp; ~((1 &lt;&lt; prio) - 1)) == (1 &lt;&lt; prio)); </span><span class="tlx_structure">end
         
            </span><span class="tlx_comments">//_|tb_out
               //_@0
                  </span><span class="tlx_logic">assign Xx_TB_OUT_fifo_trans_avail_a0[xx] = | Vc_TB_OUT_arbing_a0;
                  </span><span class="tlx_comments">//_&gt;fifos_out
                     </span><span class="tlx_logic">assign Xx_TB_OUT_FifosOut_fifo_trans_avail_a0[xx] = Xx_TB_OUT_fifo_trans_avail_a0[xx];
                     </span><span class="tlx_comments">//_&gt;vc
                     </span><span class="tlx_instrumentation">`line 280 &quot;rw_tlv.m4&quot;
                        
                        </span><span class="tlx_comments">// This is a suboptimal implementation for simulation.
                        // It does AND/OR reduction.  It would be better in simulation to simply index the desired value,
                        //   but this is not currently supported in SandPiper as it is not legal across generate loops.
                        </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : L3b_TB_OUT_FifosOut_Vc </span><span class="tlx_comments">//_&gt;vc
                           //_&gt;accum
                              </span><span class="tlx_logic">always_comb begin
                                 if (vc == $low(Vc_TB_OUT_fifo_sel_a0))
                                    {TB_OUT_FifosOut_Vc_Accum_data_a0[vc][7:0], TB_OUT_FifosOut_Vc_Accum_dest_x_a0[vc][1-1:0], TB_OUT_FifosOut_Vc_Accum_dest_y_a0[vc][1-1:0], TB_OUT_FifosOut_Vc_Accum_flit_cnt_a0[vc][3:0], TB_OUT_FifosOut_Vc_Accum_head_a0[vc], TB_OUT_FifosOut_Vc_Accum_pkt_cnt_a0[vc][7:0], TB_OUT_FifosOut_Vc_Accum_src_x_a0[vc][1-1:0], TB_OUT_FifosOut_Vc_Accum_src_y_a0[vc][1-1:0], TB_OUT_FifosOut_Vc_Accum_tail_a0[vc], TB_OUT_FifosOut_Vc_Accum_vc_a0[vc][2-1:0]} = Vc_TB_OUT_fifo_sel_a0[vc] ? {g_Vc[vc].TB_OUT_Flit_data_a0, g_Vc[vc].TB_OUT_Flit_dest_x_a0, g_Vc[vc].TB_OUT_Flit_dest_y_a0, g_Vc[vc].TB_OUT_Flit_flit_cnt_a0, Vc_TB_OUT_Flit_head_a0[vc], g_Vc[vc].TB_OUT_Flit_pkt_cnt_a0, g_Vc[vc].TB_OUT_Flit_src_x_a0, g_Vc[vc].TB_OUT_Flit_src_y_a0, Vc_TB_OUT_Flit_tail_a0[vc], g_Vc[vc].TB_OUT_Flit_vc_a0} : '0;
                                 else
                                    {TB_OUT_FifosOut_Vc_Accum_data_a0[vc], TB_OUT_FifosOut_Vc_Accum_dest_x_a0[vc], TB_OUT_FifosOut_Vc_Accum_dest_y_a0[vc], TB_OUT_FifosOut_Vc_Accum_flit_cnt_a0[vc], TB_OUT_FifosOut_Vc_Accum_head_a0[vc], TB_OUT_FifosOut_Vc_Accum_pkt_cnt_a0[vc], TB_OUT_FifosOut_Vc_Accum_src_x_a0[vc], TB_OUT_FifosOut_Vc_Accum_src_y_a0[vc], TB_OUT_FifosOut_Vc_Accum_tail_a0[vc], TB_OUT_FifosOut_Vc_Accum_vc_a0[vc]} = Vc_TB_OUT_fifo_sel_a0[vc] ? {g_Vc[vc].TB_OUT_Flit_data_a0, g_Vc[vc].TB_OUT_Flit_dest_x_a0, g_Vc[vc].TB_OUT_Flit_dest_y_a0, g_Vc[vc].TB_OUT_Flit_flit_cnt_a0, Vc_TB_OUT_Flit_head_a0[vc], g_Vc[vc].TB_OUT_Flit_pkt_cnt_a0, g_Vc[vc].TB_OUT_Flit_src_x_a0, g_Vc[vc].TB_OUT_Flit_src_y_a0, Vc_TB_OUT_Flit_tail_a0[vc], g_Vc[vc].TB_OUT_Flit_vc_a0} : {TB_OUT_FifosOut_Vc_Accum_data_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_dest_x_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_dest_y_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_flit_cnt_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_head_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_pkt_cnt_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_src_x_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_src_y_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_tail_a0[vc-1], TB_OUT_FifosOut_Vc_Accum_vc_a0[vc-1]}; </span><span class="tlx_structure">end end
                                             
                        </span><span class="tlx_comments">//_?$fifo_trans_avail
                           </span><span class="tlx_logic">assign {w_TB_OUT_FifosOut_data_a0[7:0], w_TB_OUT_FifosOut_dest_x_a0[1-1:0], w_TB_OUT_FifosOut_dest_y_a0[1-1:0], w_TB_OUT_FifosOut_flit_cnt_a0[3:0], w_Xx_TB_OUT_FifosOut_head_a0[xx], w_TB_OUT_FifosOut_pkt_cnt_a0[7:0], w_TB_OUT_FifosOut_src_x_a0[1-1:0], w_TB_OUT_FifosOut_src_y_a0[1-1:0], w_Xx_TB_OUT_FifosOut_tail_a0[xx], w_TB_OUT_FifosOut_vc_a0[2-1:0]} = {TB_OUT_FifosOut_Vc_Accum_data_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_dest_x_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_dest_y_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_flit_cnt_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_head_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_pkt_cnt_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_src_x_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_src_y_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_tail_a0[$high(Vc_TB_OUT_fifo_sel_a0)], TB_OUT_FifosOut_Vc_Accum_vc_a0[$high(Vc_TB_OUT_fifo_sel_a0)]};
                                             </span><span class="tlx_comments">/* Old way:
                        \always_comb
                           $$ANY = m4_init;
                           for (int i = m4_MIN; i &lt;= m4_MAX; i++)
                              $ANY = $ANY | (&gt;vc[i]m4_index_sig_match ? &gt;vc[i]$ANY : '0);
                        */
                     //_\end_source
                     </span><span class="tlx_instrumentation">`line 904 &quot;pipeflow_tlv.m4&quot;
         
                  </span><span class="tlx_comments">// Output transaction
                  //
         
               //_@1
                  // Incorporate bypass
                  // Bypass if there's no transaction from the FIFOs, and the incoming transaction is okay for output.
                  </span><span class="tlx_logic">assign Xx_TB_OUT_can_bypass_fifos_a1[xx] = | Vc_TB_OUT_can_bypass_fifos_for_this_vc_a1;
                  assign Xx_TB_OUT_trans_valid_a1[xx] = Xx_TB_OUT_fifo_trans_avail_a1[xx] || Xx_TB_OUT_can_bypass_fifos_a1[xx];
                  </span><span class="tlx_comments">//_?$trans_valid
                     //_&gt;flit
                        </span><span class="tlx_logic">assign {w_TB_OUT_Flit_data_a1[7:0], w_Yy_Xx_TB_OUT_Flit_dest_x_a1[yy][xx][1-1:0], w_Yy_Xx_TB_OUT_Flit_dest_y_a1[yy][xx][1-1:0], w_Yy_Xx_TB_OUT_Flit_flit_cnt_a1[yy][xx][3:0], w_Xx_TB_OUT_Flit_head_a1[xx], w_Yy_Xx_TB_OUT_Flit_pkt_cnt_a1[yy][xx][7:0], w_Yy_Xx_TB_OUT_Flit_src_x_a1[yy][xx][1-1:0], w_Yy_Xx_TB_OUT_Flit_src_y_a1[yy][xx][1-1:0], w_Xx_TB_OUT_Flit_tail_a1[xx], w_Yy_Xx_TB_OUT_Flit_vc_a1[yy][xx][2-1:0]} = Xx_TB_OUT_fifo_trans_avail_a1[xx] ? {TB_OUT_FifosOut_data_a1, TB_OUT_FifosOut_dest_x_a1, TB_OUT_FifosOut_dest_y_a1, TB_OUT_FifosOut_flit_cnt_a1, Xx_TB_OUT_FifosOut_head_a1[xx], TB_OUT_FifosOut_pkt_cnt_a1, TB_OUT_FifosOut_src_x_a1, TB_OUT_FifosOut_src_y_a1, Xx_TB_OUT_FifosOut_tail_a1[xx], TB_OUT_FifosOut_vc_a1} : {NETWK_EJECT_Flit_data_a1, NETWK_EJECT_Flit_dest_x_a1, NETWK_EJECT_Flit_dest_y_a1, NETWK_EJECT_Flit_flit_cnt_a1, Xx_NETWK_EJECT_Flit_head_a1[xx], NETWK_EJECT_Flit_pkt_cnt_a1, NETWK_EJECT_Flit_src_x_a1, NETWK_EJECT_Flit_src_y_a1, Xx_NETWK_EJECT_Flit_tail_a1[xx], NETWK_EJECT_Flit_vc_a1};
         </span><span class="tlx_comments">//_\end_source
         </span><span class="tlx_instrumentation">`line 235 &quot;design.tlv&quot;
         </span><span class="tlx_structure">for (vc = 0; vc &lt;= 3; vc++) begin : i_Vc </span><span class="tlx_declarations">logic [0:0] TB_OUT_has_credit_a0; logic [0:0] TB_OUT_has_credit_a1; </span><span class="tlx_comments">//_&gt;vc
            //_|tb_out
               //_@0
                  </span><span class="tlx_logic">assign Vc_TB_OUT_Prio_n1[vc] = Vc_NETWK_INJECT_Prio_a0[vc];
                  assign TB_OUT_has_credit_a0[0:0] = RW_rand_vect[(230 + ((yy * xx) ^ ((3 * xx) + yy))) % 257 +: 1]; </span><span class="tlx_structure">end
         </span><span class="tlx_comments">//_|tb_out
            //_@1
               //_?$trans_valid
                  //_&gt;flit
                     </span><span class="tlx_logic">`BOGUS_USE(Xx_TB_OUT_Flit_head_a1[xx] Xx_TB_OUT_Flit_tail_a1[xx] TB_OUT_Flit_data_a1) </span><span class="tlx_structure">end end
               
   </span><span class="tlx_comments">//==========
   // Testbench
   //
   //_|tb_gen
      
      //_@-1
         // Free-running cycle count.
         </span><span class="tlx_logic">assign TB_GEN_CycCnt_n2[15:0] = RESET_reset_n1 ? 16'b0 : TB_GEN_CycCnt_n1 + 16'b1;
      
      </span><span class="tlx_comments">//_@1
         </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : TB_GEN_Yy </span><span class="tlx_declarations">logic [1-1:0] L1_Xx_inj_cnt_a1 [1:0]; </span><span class="tlx_comments">//_&gt;yy
            </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : Xx </span><span class="tlx_comments">//_&gt;xx
               // Keep track of how many flits were injected.
               </span><span class="tlx_logic">assign L1_Xx_inj_cnt_a1[xx][1-1:0] = Yy[yy].Xx_TB_GEN_trans_valid_a1[xx] ? 1 : 0; </span><span class="tlx_structure">end
            </span><span class="tlx_instrumentation">`line 207 &quot;rw_tlv.m4&quot;
               </span><span class="tlx_logic">always_comb begin
                  TB_GEN_Yy_inj_row_sum_a1[yy][(1 + 1)-1:0] = '0;
                  for (int i = 0; i &lt;= 1; i++)
                     TB_GEN_Yy_inj_row_sum_a1[yy][(1 + 1)-1:0] = TB_GEN_Yy_inj_row_sum_a1[yy][(1 + 1)-1:0] + L1_Xx_inj_cnt_a1[i]; </span><span class="tlx_structure">end
            end </span><span class="tlx_comments">//_\end_source
            </span><span class="tlx_instrumentation">`line 261 &quot;design.tlv&quot;
         `line 207 &quot;rw_tlv.m4&quot;
            </span><span class="tlx_logic">always_comb begin
               TB_GEN_inj_sum_a1[(1 + 1)-1:0] = '0;
               for (int i = 0; i &lt;= 1; i++)
                  TB_GEN_inj_sum_a1[(1 + 1)-1:0] = TB_GEN_inj_sum_a1[(1 + 1)-1:0] + TB_GEN_Yy_inj_row_sum_a1[i]; </span><span class="tlx_structure">end
         </span><span class="tlx_comments">//_\end_source
         </span><span class="tlx_instrumentation">`line 262 &quot;design.tlv&quot;
      </span><span class="tlx_comments">//_@1
         </span><span class="tlx_logic">assign TB_GEN_inj_cnt_a1[(1 + 1)-1:0] = RESET_reset_a1 ? '0 : TB_GEN_inj_sum_a1;
      
   </span><span class="tlx_comments">//_|tb_out
        // Alignment below with |tb_gen.

      //_@1
         </span><span class="tlx_logic">assign TB_OUT_reset_a1 = RESET_reset_a1;
      </span><span class="tlx_comments">//_@2
         </span><span class="tlx_structure">for (yy = 0; yy &lt;= 1; yy++) begin : TB_OUT_Yy </span><span class="tlx_declarations">logic [1-1:0] L1_Xx_eject_cnt_a2 [1:0]; </span><span class="tlx_comments">//_&gt;yy
            </span><span class="tlx_structure">for (xx = 0; xx &lt;= 1; xx++) begin : Xx </span><span class="tlx_comments">//_&gt;xx
               // Keep track of how many flits came out.
               </span><span class="tlx_logic">assign L1_Xx_eject_cnt_a2[xx][1-1:0] = b_Yy[yy].Xx_TB_OUT_trans_valid_a2[xx] ? 1 : 0; </span><span class="tlx_structure">end
            </span><span class="tlx_instrumentation">`line 207 &quot;rw_tlv.m4&quot;
               </span><span class="tlx_logic">always_comb begin
                  TB_OUT_Yy_eject_row_sum_a2[yy][(1 + 1)-1:0] = '0;
                  for (int i = 0; i &lt;= 1; i++)
                     TB_OUT_Yy_eject_row_sum_a2[yy][(1 + 1)-1:0] = TB_OUT_Yy_eject_row_sum_a2[yy][(1 + 1)-1:0] + L1_Xx_eject_cnt_a2[i]; </span><span class="tlx_structure">end
            end </span><span class="tlx_comments">//_\end_source
            </span><span class="tlx_instrumentation">`line 276 &quot;design.tlv&quot;
         `line 207 &quot;rw_tlv.m4&quot;
            </span><span class="tlx_logic">always_comb begin
               TB_OUT_eject_sum_a2[(1 + 1)-1:0] = '0;
               for (int i = 0; i &lt;= 1; i++)
                  TB_OUT_eject_sum_a2[(1 + 1)-1:0] = TB_OUT_eject_sum_a2[(1 + 1)-1:0] + TB_OUT_Yy_eject_row_sum_a2[i]; </span><span class="tlx_structure">end
         </span><span class="tlx_comments">//_\end_source
         </span><span class="tlx_instrumentation">`line 277 &quot;design.tlv&quot;
         </span><span class="tlx_logic">assign TB_OUT_eject_cnt_a2[(1 + 1)-1:0] = TB_OUT_reset_a2 ? '0 : TB_OUT_eject_sum_a2;
         assign TB_OUT_FlitsInFlight_a1[31:0] = TB_OUT_reset_a2 ? '0 : TB_OUT_FlitsInFlight_a2 + TB_GEN_inj_cnt_a2 - TB_OUT_eject_cnt_a2;
         
        </span><span class="tlx_comments">// Refers to flit in tb_gen scope.
        // Refers to flit in tb_out scope.
      //_@2
         /*SV_plus*/
            </span><span class="tlx_logic">always_ff @(posedge clk) begin
               if (! TB_OUT_reset_a2) begin
                  $display(&quot;-In-        -Out-      (Cycle: %d, Inflight: %d)&quot;, TB_GEN_CycCnt_a2, TB_OUT_FlitsInFlight_a2);
                  $display(&quot;/---+---\\   /---+---\\&quot;);
                  for(int y = 0; y &lt;= 1; y++) begin
                     $display(&quot;|%1h%1h%1h|%1h%1h%1h|   |%1h%1h%1h|%1h%1h%1h|&quot;, Yy_Xx_TB_GEN_Flit_dest_x_a2[y][0], Yy_Xx_TB_GEN_Flit_dest_y_a2[y][0], Yy_Xx_TB_GEN_Flit_vc_a2[y][0], Yy_Xx_TB_GEN_Flit_dest_x_a2[y][1], Yy_Xx_TB_GEN_Flit_dest_y_a2[y][1], Yy_Xx_TB_GEN_Flit_vc_a2[y][1], Yy_Xx_TB_OUT_Flit_dest_x_a2[y][0], Yy_Xx_TB_OUT_Flit_dest_y_a2[y][0], Yy_Xx_TB_OUT_Flit_vc_a2[y][0], Yy_Xx_TB_OUT_Flit_dest_x_a2[y][1], Yy_Xx_TB_OUT_Flit_dest_y_a2[y][1], Yy_Xx_TB_OUT_Flit_vc_a2[y][1]);
                     $display(&quot;|%1h%1h%1h|%1h%1h%1h|   |%1h%1h%1h|%1h%1h%1h|&quot;, Yy_Xx_TB_GEN_Flit_src_x_a2[y][0], Yy_Xx_TB_GEN_Flit_src_y_a2[y][0], Yy_Xx_TB_GEN_Flit_vc_a2[y][0], Yy_Xx_TB_GEN_Flit_src_x_a2[y][1], Yy_Xx_TB_GEN_Flit_src_y_a2[y][1], Yy_Xx_TB_GEN_Flit_vc_a2[y][1], Yy_Xx_TB_OUT_Flit_src_x_a2[y][0], Yy_Xx_TB_OUT_Flit_src_y_a2[y][0], Yy_Xx_TB_OUT_Flit_vc_a2[y][0], Yy_Xx_TB_OUT_Flit_src_x_a2[y][1], Yy_Xx_TB_OUT_Flit_src_y_a2[y][1], Yy_Xx_TB_OUT_Flit_vc_a2[y][1]);
                     $display(&quot;|%2h%1h|%2h%1h|   |%2h%1h|%2h%1h|&quot;, Yy_Xx_TB_GEN_Flit_pkt_cnt_a2[y][0], Yy_Xx_TB_GEN_Flit_flit_cnt_a2[y][0], Yy_Xx_TB_GEN_Flit_pkt_cnt_a2[y][1], Yy_Xx_TB_GEN_Flit_flit_cnt_a2[y][1], Yy_Xx_TB_OUT_Flit_pkt_cnt_a2[y][0], Yy_Xx_TB_OUT_Flit_flit_cnt_a2[y][0], Yy_Xx_TB_OUT_Flit_pkt_cnt_a2[y][1], Yy_Xx_TB_OUT_Flit_flit_cnt_a2[y][1]);
                     if (y &lt; 1) begin
                        $display(&quot;+---+---+   +---+---+&quot;);
                     end
                  end
                  $display(&quot;\\---+---/   \\---+---/&quot;);
               end
            end
      </span><span class="tlx_comments">//_@2
         // Pass the test on cycle 20.
         </span><span class="tlx_logic">assign failed = (TB_GEN_CycCnt_a2 &gt; 16'd200);
         assign passed = (TB_GEN_CycCnt_a2 &gt; 16'd20) &amp;&amp; (TB_OUT_FlitsInFlight_a2 == '0);
</span><span class="tlx_comments">//_\SV
</span><span class="tlx_untouched">endmodule


</span><span class="tlx_comments">// Undefine macros defined by SandPiper (in &quot;design_gen.sv&quot;).
</span><span class="tlx_structure">`undef BOGUS_USE
`undef WHEN
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
