<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › platforms › timer64.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>timer64.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2010, 2011 Texas Instruments Incorporated</span>
<span class="cm"> *  Contributed by: Mark Salter (msalter@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;asm/soc.h&gt;</span>
<span class="cp">#include &lt;asm/dscr.h&gt;</span>
<span class="cp">#include &lt;asm/special_insns.h&gt;</span>
<span class="cp">#include &lt;asm/timer64.h&gt;</span>

<span class="k">struct</span> <span class="n">timer_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">emumgt</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cntlo</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cnthi</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">prdlo</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">prdhi</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">tcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">tgcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">wdtcr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">timer_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">timer</span><span class="p">;</span>

<span class="cp">#define TCR_TSTATLO	     0x001</span>
<span class="cp">#define TCR_INVOUTPLO	     0x002</span>
<span class="cp">#define TCR_INVINPLO	     0x004</span>
<span class="cp">#define TCR_CPLO	     0x008</span>
<span class="cp">#define TCR_ENAMODELO_ONCE   0x040</span>
<span class="cp">#define TCR_ENAMODELO_CONT   0x080</span>
<span class="cp">#define TCR_ENAMODELO_MASK   0x0c0</span>
<span class="cp">#define TCR_PWIDLO_MASK      0x030</span>
<span class="cp">#define TCR_CLKSRCLO	     0x100</span>
<span class="cp">#define TCR_TIENLO	     0x200</span>
<span class="cp">#define TCR_TSTATHI	     (0x001 &lt;&lt; 16)</span>
<span class="cp">#define TCR_INVOUTPHI	     (0x002 &lt;&lt; 16)</span>
<span class="cp">#define TCR_CPHI	     (0x008 &lt;&lt; 16)</span>
<span class="cp">#define TCR_PWIDHI_MASK      (0x030 &lt;&lt; 16)</span>
<span class="cp">#define TCR_ENAMODEHI_ONCE   (0x040 &lt;&lt; 16)</span>
<span class="cp">#define TCR_ENAMODEHI_CONT   (0x080 &lt;&lt; 16)</span>
<span class="cp">#define TCR_ENAMODEHI_MASK   (0x0c0 &lt;&lt; 16)</span>

<span class="cp">#define TGCR_TIMLORS	     0x001</span>
<span class="cp">#define TGCR_TIMHIRS	     0x002</span>
<span class="cp">#define TGCR_TIMMODE_UD32    0x004</span>
<span class="cp">#define TGCR_TIMMODE_WDT64   0x008</span>
<span class="cp">#define TGCR_TIMMODE_CD32    0x00c</span>
<span class="cp">#define TGCR_TIMMODE_MASK    0x00c</span>
<span class="cp">#define TGCR_PSCHI_MASK      (0x00f &lt;&lt; 8)</span>
<span class="cp">#define TGCR_TDDRHI_MASK     (0x00f &lt;&lt; 12)</span>

<span class="cm">/*</span>
<span class="cm"> * Timer clocks are divided down from the CPU clock</span>
<span class="cm"> * The divisor is in the EMUMGTCLKSPD register</span>
<span class="cm"> */</span>
<span class="cp">#define TIMER_DIVISOR \</span>
<span class="cp">	((soc_readl(&amp;timer-&gt;emumgt) &amp; (0xf &lt;&lt; 16)) &gt;&gt; 16)</span>

<span class="cp">#define TIMER64_RATE (c6x_core_freq / TIMER_DIVISOR)</span>

<span class="cp">#define TIMER64_MODE_DISABLED 0</span>
<span class="cp">#define TIMER64_MODE_ONE_SHOT TCR_ENAMODELO_ONCE</span>
<span class="cp">#define TIMER64_MODE_PERIODIC TCR_ENAMODELO_CONT</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">timer64_mode</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">timer64_devstate_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">timer64_config</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">period</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tcr</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TCR_ENAMODELO_MASK</span><span class="p">;</span>

	<span class="n">soc_writel</span><span class="p">(</span><span class="n">tcr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">period</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">prdlo</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">cntlo</span><span class="p">);</span>
	<span class="n">tcr</span> <span class="o">|=</span> <span class="n">timer64_mode</span><span class="p">;</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">tcr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">timer64_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timer64_devstate_id</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dscr_set_devstate</span><span class="p">(</span><span class="n">timer64_devstate_id</span><span class="p">,</span> <span class="n">DSCR_DEVSTATE_ENABLED</span><span class="p">);</span>

	<span class="cm">/* disable timer, reset count */</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">soc_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TCR_ENAMODELO_MASK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">prdlo</span><span class="p">);</span>

	<span class="cm">/* use internal clock and 1 cycle pulse width */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">TCR_CLKSRCLO</span> <span class="o">|</span> <span class="n">TCR_PWIDLO_MASK</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>

	<span class="cm">/* dual 32-bit unchained mode */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tgcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TGCR_TIMMODE_MASK</span><span class="p">;</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tgcr</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="p">(</span><span class="n">TGCR_TIMLORS</span> <span class="o">|</span> <span class="n">TGCR_TIMMODE_UD32</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tgcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">timer64_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable timer, reset count */</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">soc_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TCR_ENAMODELO_MASK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">prdlo</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timer64_devstate_id</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dscr_set_devstate</span><span class="p">(</span><span class="n">timer64_devstate_id</span><span class="p">,</span> <span class="n">DSCR_DEVSTATE_DISABLED</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">delta</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">timer64_config</span><span class="p">(</span><span class="n">delta</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_clock_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">timer64_enable</span><span class="p">();</span>
		<span class="n">timer64_mode</span> <span class="o">=</span> <span class="n">TIMER64_MODE_PERIODIC</span><span class="p">;</span>
		<span class="n">timer64_config</span><span class="p">(</span><span class="n">TIMER64_RATE</span> <span class="o">/</span> <span class="n">HZ</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
		<span class="n">timer64_enable</span><span class="p">();</span>
		<span class="n">timer64_mode</span> <span class="o">=</span> <span class="n">TIMER64_MODE_ONE_SHOT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
		<span class="n">timer64_mode</span> <span class="o">=</span> <span class="n">TIMER64_MODE_DISABLED</span><span class="p">;</span>
		<span class="n">timer64_disable</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">t64_clockevent_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;TIMER64_EVT32_TIMER&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>	<span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">set_clock_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">next_event</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">t64_clockevent_device</span><span class="p">;</span>

	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">cd</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">timer_iact</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">timer_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t64_clockevent_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">timer64_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">cd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">t64_clockevent_device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">,</span> <span class="o">*</span><span class="n">first</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ti,c64x+timer64&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;ti,core-mask&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">get_coreid</span><span class="p">()))</span> <span class="p">{</span>
				<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">first</span><span class="p">)</span>
			<span class="n">first</span> <span class="o">=</span> <span class="n">np</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* try first one with no core-mask */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">first</span><span class="p">)</span>
			<span class="n">np</span> <span class="o">=</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">first</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Cannot find ti,c64x+timer64 timer.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">timer</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timer</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: Cannot map timer registers.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: Timer registers=%p.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">timer</span><span class="p">);</span>

	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">irq</span>	<span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: Cannot find interrupt.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">timer</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If there is a device state control, save the ID. */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;ti,dscr-dev-enable&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">timer64_devstate_id</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * It is necessary to enable the timer block here because</span>
<span class="cm">		 * the TIMER_DIVISOR macro needs to read a timer register</span>
<span class="cm">		 * to get the divisor.</span>
<span class="cm">		 */</span>
		<span class="n">dscr_set_devstate</span><span class="p">(</span><span class="n">timer64_devstate_id</span><span class="p">,</span> <span class="n">DSCR_DEVSTATE_ENABLED</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: Timer irq=%d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">cd</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="n">cd</span><span class="p">,</span> <span class="n">c6x_core_freq</span> <span class="o">/</span> <span class="n">TIMER_DIVISOR</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">max_delta_ns</span>	<span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0x7fffffff</span><span class="p">,</span> <span class="n">cd</span><span class="p">);</span>
	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">min_delta_ns</span>	<span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mi">250</span><span class="p">,</span> <span class="n">cd</span><span class="p">);</span>

	<span class="n">cd</span><span class="o">-&gt;</span><span class="n">cpumask</span>		<span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">());</span>

	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="n">cd</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">cd</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer_iact</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
