Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  4 16:51:16 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sender_wrapper_timing_summary_routed.rpt -pb sender_wrapper_timing_summary_routed.pb -rpx sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.067        0.000                      0                30339        0.048        0.000                      0                30323        5.333        0.000                       0                 14250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_pl_50M                                                                                  {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_clk_static_0                                                     {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                  {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_clk_static_0                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_50M                                                                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_clk_static_0                                                           7.067        0.000                      0                28754        0.048        0.000                      0                28754        5.333        0.000                       0                 13627  
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                 9.329        0.000                      0                  318        0.130        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                                                                                                                                                                   15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_clk_static_0                                                                                                                                                                                                      18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.652        0.000                      0                  928        0.086        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                               clk_out1_urllc_fifo_core_clk_static_0                                                            12.559        0.000                      0                    3        0.547        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_clk_static_0                                                            31.850        0.000                      0                    8                                                                        
clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                     9.196        0.000                      0                  177        0.180        0.000                      0                  177  
clk_out1_urllc_fifo_core_clk_static_0                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.587        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out1_urllc_fifo_core_clk_static_0                                                            11.406        0.000                      0                  223        0.345        0.000                      0                  223  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.339        0.000                      0                  100        0.348        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_50M
  To Clock:  clk_pl_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pl_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        7.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.590ns (6.274%)  route 8.814ns (93.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y15         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.348    -0.273 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=101, routed)         8.814     8.541    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_di_o[8]
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.242     8.783 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000     8.783    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X31Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X31Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism              0.322    15.914    
                         clock uncertainty           -0.097    15.817    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)        0.032    15.849    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 0.590ns (6.330%)  route 8.731ns (93.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 15.588 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y15         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.348    -0.273 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=101, routed)         8.731     8.458    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/s_di_o[8]
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.242     8.700 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow[8]_i_1__44/O
                         net (fo=1, routed)           0.000     8.700    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow[8]
    SLICE_X29Y36         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.314    15.588    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/s_dclk_o
    SLICE_X29Y36         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.322    15.910    
                         clock uncertainty           -0.097    15.813    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.033    15.846    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 0.484ns (5.203%)  route 8.819ns (94.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 15.592 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.457    -0.625    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y17         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.379    -0.246 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=101, routed)         8.819     8.573    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_di_o[7]
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.105     8.678 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[7]_i_1/O
                         net (fo=1, routed)           0.000     8.678    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[7]
    SLICE_X31Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.318    15.592    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X31Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]/C
                         clock pessimism              0.322    15.914    
                         clock uncertainty           -0.097    15.817    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)        0.032    15.849    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 0.484ns (5.237%)  route 8.757ns (94.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 15.597 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.457    -0.625    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y17         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.379    -0.246 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=101, routed)         8.757     8.511    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_di_o[7]
    SLICE_X21Y39         LUT6 (Prop_lut6_I1_O)        0.105     8.616 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[7]_i_1__22/O
                         net (fo=1, routed)           0.000     8.616    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[7]
    SLICE_X21Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.323    15.597    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_dclk_o
    SLICE_X21Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.322    15.919    
                         clock uncertainty           -0.097    15.822    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)        0.032    15.854    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         15.854    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 0.694ns (7.449%)  route 8.622ns (92.551%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X72Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDRE (Prop_fdre_C_Q)         0.379    -0.242 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=492, routed)         5.080     4.838    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/s_daddr[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.105     4.943 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/current_state[3]_i_5__1/O
                         net (fo=10, routed)          3.083     8.026    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]_0
    SLICE_X74Y5          LUT6 (Prop_lut6_I1_O)        0.105     8.131 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state[3]_i_3__61/O
                         net (fo=2, routed)           0.459     8.590    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state[3]_i_3__61_n_0
    SLICE_X75Y5          LUT6 (Prop_lut6_I2_O)        0.105     8.695 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state[3]_i_1__61/O
                         net (fo=1, routed)           0.000     8.695    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/next_state[3]
    SLICE_X75Y5          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/s_dclk_o
    SLICE_X75Y5          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.438    16.021    
                         clock uncertainty           -0.097    15.925    
    SLICE_X75Y5          FDRE (Setup_fdre_C_D)        0.032    15.957    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 0.348ns (3.881%)  route 8.620ns (96.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.072ns = ( 15.595 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y15         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.348    -0.273 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=101, routed)         8.620     8.347    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[8]
    SLICE_X27Y4          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.321    15.595    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X27Y4          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.322    15.917    
                         clock uncertainty           -0.097    15.820    
    SLICE_X27Y4          FDRE (Setup_fdre_C_D)       -0.196    15.624    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.590ns (6.435%)  route 8.578ns (93.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.068ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y15         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.348    -0.273 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=101, routed)         8.578     8.305    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_di_o[8]
    SLICE_X21Y1          LUT6 (Prop_lut6_I1_O)        0.242     8.547 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[8]_i_1__79/O
                         net (fo=1, routed)           0.000     8.547    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[8]
    SLICE_X21Y1          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.325    15.599    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X21Y1          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.322    15.921    
                         clock uncertainty           -0.097    15.824    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)        0.032    15.856    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         15.856    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.348ns (3.876%)  route 8.631ns (96.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.072ns = ( 15.595 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y15         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_fdre_C_Q)         0.348    -0.273 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=101, routed)         8.631     8.358    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[8]
    SLICE_X26Y5          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.321    15.595    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X26Y5          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.322    15.917    
                         clock uncertainty           -0.097    15.820    
    SLICE_X26Y5          FDRE (Setup_fdre_C_D)       -0.149    15.671    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.694ns (7.538%)  route 8.512ns (92.462%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.461    -0.621    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X72Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDRE (Prop_fdre_C_Q)         0.379    -0.242 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=492, routed)         5.080     4.838    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/s_daddr[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.105     4.943 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/current_state[3]_i_5__1/O
                         net (fo=10, routed)          3.191     8.134    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[3]_0
    SLICE_X74Y4          LUT6 (Prop_lut6_I1_O)        0.105     8.239 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state[3]_i_3__57/O
                         net (fo=2, routed)           0.241     8.480    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state[3]_i_3__57_n_0
    SLICE_X74Y3          LUT6 (Prop_lut6_I5_O)        0.105     8.585 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state[0]_i_1__57/O
                         net (fo=1, routed)           0.000     8.585    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/next_state[0]
    SLICE_X74Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X74Y3          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.438    16.021    
                         clock uncertainty           -0.097    15.925    
    SLICE_X74Y3          FDRE (Setup_fdre_C_D)        0.030    15.955    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.955    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.589ns (6.425%)  route 8.578ns (93.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.093ns = ( 15.574 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.457    -0.625    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X76Y17         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y17         FDRE (Prop_fdre_C_Q)         0.379    -0.246 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=306, routed)         8.170     7.924    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/s_daddr_o[2]
    SLICE_X80Y28         LUT6 (Prop_lut6_I2_O)        0.105     8.029 f  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state[3]_i_3__58/O
                         net (fo=2, routed)           0.409     8.437    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state[3]_i_3__58_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I2_O)        0.105     8.542 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state[3]_i_1__58/O
                         net (fo=1, routed)           0.000     8.542    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/next_state[3]
    SLICE_X81Y28         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.300    15.574    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/s_dclk_o
    SLICE_X81Y28         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.406    15.980    
                         clock uncertainty           -0.097    15.884    
    SLICE_X81Y28         FDRE (Setup_fdre_C_D)        0.032    15.916    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.916    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  7.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.558    -0.650    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X37Y13         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.067    -0.442    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/DIA
    SLICE_X36Y13         RAMD64E                                      r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.824    -0.891    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/WCLK
    SLICE_X36Y13         RAMD64E                                      r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMA/CLK
                         clock pessimism              0.255    -0.637    
    SLICE_X36Y13         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.490    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.355ns (84.691%)  route 0.064ns (15.309%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.591    -0.617    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X28Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.412    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.367 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.367    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_2__0_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.252 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.251    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.197 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.197    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1__0_n_7
    SLICE_X29Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.845    -0.870    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/C
                         clock pessimism              0.508    -0.362    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.257    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.336ns (77.683%)  route 0.097ns (22.317%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.584    -0.624    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X56Y49         FDRE                                         r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/Q
                         net (fo=5, routed)           0.096    -0.387    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[11]
    SLICE_X57Y49         LUT2 (Prop_lut2_I0_O)        0.049    -0.338 r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.338    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.246 r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.245    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.191 r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.191    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst_n_17
    SLICE_X57Y50         FDRE                                         r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.848    -0.867    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X57Y50         FDRE                                         r  urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]/C
                         clock pessimism              0.508    -0.359    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105    -0.254    urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.640%)  route 0.116ns (41.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.553    -0.655    urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y83         FDRE                                         r  urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.375    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y83         SRLC32E                                      r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.818    -0.897    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y83         SRLC32E                                      r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.274    -0.624    
    SLICE_X32Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.441    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.042%)  route 0.203ns (58.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.596    -0.612    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.203    -0.268    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.865    -0.850    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.042%)  route 0.203ns (58.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.596    -0.612    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.203    -0.268    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.865    -0.850    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.336    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.155%)  route 0.164ns (53.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.596    -0.612    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.164    -0.306    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.865    -0.850    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.376    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.155%)  route 0.164ns (53.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.596    -0.612    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y44          FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.164    -0.306    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.865    -0.850    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X10Y44         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.376    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.532%)  route 0.208ns (58.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.557    -0.651    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X46Y52         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.503 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.294    urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[48]
    SLICE_X45Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.830    -0.885    urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X45Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/C
                         clock pessimism              0.508    -0.377    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.013    -0.364    urllc_fifo_core_i/core/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][152]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.151%)  route 0.113ns (40.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.580    -0.628    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y10         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][152]/Q
                         net (fo=2, routed)           0.113    -0.350    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X3Y2          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.884    -0.832    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y2          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256    -0.576    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.421    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y8      urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y10     urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y9      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y9      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y6      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y6      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y2      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y9      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y9      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X86Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 3.223ns (44.371%)  route 4.041ns (55.629%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 15.498 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.377    -0.703    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.324 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[1]/Q
                         net (fo=2, routed)           0.791     0.466    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3[1]
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.115     0.581 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry_i_2/O
                         net (fo=2, routed)           0.697     1.278    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry_i_2_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.275     1.553 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.553    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.885 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.885    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.983 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.983    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.164 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[0]
                         net (fo=2, routed)           0.434     2.598    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_7
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.252     2.850 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_3/O
                         net (fo=2, routed)           0.712     3.562    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.267     3.829 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.829    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_7_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.286 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.008     4.294    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.475 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[0]
                         net (fo=2, routed)           0.722     5.197    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_7
    SLICE_X48Y74         LUT2 (Prop_lut2_I0_O)        0.249     5.446 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.446    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.778 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.677     6.456    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.105     6.561 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     6.561    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.222    15.498    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.406    15.904    
                         clock uncertainty           -0.091    15.813    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)        0.076    15.889    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         15.889    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  9.329    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 2.329ns (36.027%)  route 4.136ns (63.973%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     4.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.844     5.757    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.172    15.640    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.243ns (35.649%)  route 4.049ns (64.351%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     4.827 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.758     5.585    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X48Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.191    15.621    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                 10.037    

Slack (MET) :             10.134ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.243ns (36.222%)  route 3.949ns (63.778%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 15.498 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     4.827 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.658     5.485    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.222    15.498    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/C
                         clock pessimism              0.437    15.935    
                         clock uncertainty           -0.091    15.844    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.225    15.619    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 10.134    

Slack (MET) :             10.136ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.327ns (37.412%)  route 3.893ns (62.588%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     4.911 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.602     5.513    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.164    15.648    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 10.136    

Slack (MET) :             10.138ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.341ns (37.556%)  route 3.892ns (62.444%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.734 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.008     4.742    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     4.933 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.593     5.526    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.148    15.664    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 10.138    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.329ns (37.485%)  route 3.884ns (62.515%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     4.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.593     5.506    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.164    15.648    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.041ns (33.088%)  route 4.127ns (66.912%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     3.059 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[3]
                         net (fo=3, routed)           0.369     3.428    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.257     3.685 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_3/O
                         net (fo=1, routed)           0.367     4.052    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_3_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.506     4.558 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[3]
                         net (fo=5, routed)           0.903     5.461    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[10]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.189    15.623    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.266ns (36.768%)  route 3.897ns (63.232%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.850 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.606     5.456    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X44Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.187    15.625    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 10.170    

Slack (MET) :             10.178ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 2.243ns (36.291%)  route 3.938ns (63.709%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/Q
                         net (fo=54, routed)          0.959     0.685    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[0]
    SLICE_X42Y75         LUT3 (Prop_lut3_I1_O)        0.105     0.790 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     1.639    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     1.744 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.424    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.529 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.529    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.986 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.986    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.251 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.054    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.304 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.304    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.636 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.636    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     4.827 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.646     5.473    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/C
                         clock pessimism              0.406    15.903    
                         clock uncertainty           -0.091    15.812    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.161    15.651    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 10.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.567    -0.639    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.434    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.879    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.639    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.075    -0.564    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.509%)  route 0.071ns (33.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.567    -0.639    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.427    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_1_in
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.879    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.241    -0.639    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.078    -0.561    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.568    -0.638    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.418    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.835    -0.878    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.638    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.060    -0.578    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.541    -0.665    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X53Y74         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.524 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.092    -0.431    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Pr_out
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.045    -0.386 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.386    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ_n_4
    SLICE_X52Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.806    -0.907    urllc_fifo_core_i/core/reset_dynamic/U0/slowest_sync_clk
    SLICE_X52Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.256    -0.652    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.091    -0.561    urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.226ns (78.959%)  route 0.060ns (21.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.567    -0.639    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.511 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.060    -0.450    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.098    -0.352 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.352    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.879    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.639    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.092    -0.547    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.566    -0.640    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.512 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.447    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.099    -0.348 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.348    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.881    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.242    -0.640    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.091    -0.549    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.026%)  route 0.152ns (44.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.641    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X55Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.500 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.152    -0.347    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/p_0_in
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.302    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1_n_0
    SLICE_X56Y74         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.833    -0.880    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X56Y74         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                         clock pessimism              0.274    -0.607    
    SLICE_X56Y74         FDSE (Hold_fdse_C_D)         0.091    -0.516    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.567    -0.639    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.511 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116    -0.395    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.879    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X56Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.241    -0.639    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.017    -0.622    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.641%)  route 0.141ns (40.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.641    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.141    -0.335    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.045    -0.290 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X54Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.882    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y74         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.242    -0.641    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121    -0.520    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.566    -0.640    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.512 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.383    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_3_out[2]
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.881    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y73         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.242    -0.640    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.017    -0.623    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y1    urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X52Y74     urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X54Y78     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X54Y78     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X54Y78     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y74     urllc_fifo_core_i/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X54Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X55Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X55Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X55Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X55Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X55Y73     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y74     urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y74     urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y74     urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_core_i/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   urllc_fifo_core_i/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 1.342ns (21.159%)  route 5.000ns (78.841%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.327     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y49         LUT6 (Prop_lut6_I5_O)        0.105     9.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.546     9.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y49         LUT6 (Prop_lut6_I5_O)        0.105     9.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.412    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X83Y49         FDRE (Setup_fdre_C_D)        0.030    36.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 26.652    

Slack (MET) :             26.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.342ns (23.013%)  route 4.490ns (76.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 35.966 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     8.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y49         LUT6 (Prop_lut6_I0_O)        0.105     8.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.611     9.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I0_O)        0.105     9.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    35.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.254    36.220    
                         clock uncertainty           -0.035    36.184    
    SLICE_X83Y50         FDRE (Setup_fdre_C_D)        0.030    36.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.214    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 26.991    

Slack (MET) :             27.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.342ns (23.010%)  route 4.490ns (76.990%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.730     9.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y48         LUT3 (Prop_lut3_I1_O)        0.105     9.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y48         FDRE (Setup_fdre_C_D)        0.030    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 27.100    

Slack (MET) :             27.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.342ns (23.040%)  route 4.483ns (76.960%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.723     9.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y48         LUT3 (Prop_lut3_I1_O)        0.105     9.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y48         FDRE (Setup_fdre_C_D)        0.032    36.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.326    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 27.110    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.342ns (23.052%)  route 4.480ns (76.948%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.720     9.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y48         LUT3 (Prop_lut3_I1_O)        0.105     9.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y48         FDRE (Setup_fdre_C_D)        0.033    36.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.342ns (23.634%)  route 4.336ns (76.366%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.576     8.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y48         LUT3 (Prop_lut3_I1_O)        0.105     9.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y48         FDRE (Setup_fdre_C_D)        0.032    36.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.326    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 27.256    

Slack (MET) :             27.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.342ns (24.327%)  route 4.175ns (75.673%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.415     8.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y49         FDRE (Setup_fdre_C_D)        0.030    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                 27.416    

Slack (MET) :             27.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.342ns (24.335%)  route 4.173ns (75.665%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.413     8.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.350    36.330    
                         clock uncertainty           -0.035    36.294    
    SLICE_X80Y49         FDRE (Setup_fdre_C_D)        0.032    36.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.326    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 27.420    

Slack (MET) :             27.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 1.342ns (24.730%)  route 4.085ns (75.270%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 35.980 - 33.000 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.468     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.348     3.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.918     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y49         LUT4 (Prop_lut4_I2_O)        0.239     5.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.210     7.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X87Y50         LUT6 (Prop_lut6_I4_O)        0.105     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y48         LUT5 (Prop_lut5_I1_O)        0.105     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.325     8.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y49         LUT6 (Prop_lut6_I2_O)        0.105     8.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.412    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X83Y49         FDRE (Setup_fdre_C_D)        0.032    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.388    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 27.570    

Slack (MET) :             27.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.800ns (17.417%)  route 3.793ns (82.583%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 35.965 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.339     5.063    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT5 (Prop_lut5_I1_O)        0.242     5.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.932     6.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X78Y43         LUT4 (Prop_lut4_I1_O)        0.105     6.342 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.663     7.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X78Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.860     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X80Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.295    35.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X80Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.350    36.315    
                         clock uncertainty           -0.035    36.279    
    SLICE_X80Y54         FDRE (Setup_fdre_C_R)       -0.352    35.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.927    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 27.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.894%)  route 0.126ns (47.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.126     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.358     1.608    
    SLICE_X86Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.236%)  route 0.129ns (47.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X84Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y16         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.129     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X86Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.358     1.608    
    SLICE_X86Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/Q
                         net (fo=1, routed)           0.051     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[6]
    SLICE_X82Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
                         clock pessimism             -0.381     1.588    
    SLICE_X82Y58         FDRE (Hold_fdre_C_D)         0.121     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.129     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X86Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.358     1.607    
    SLICE_X86Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.570    
    SLICE_X87Y20         FDCE (Hold_fdce_C_D)         0.078     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.055     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[1]
    SLICE_X87Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.390     1.569    
    SLICE_X87Y22         FDCE (Hold_fdce_C_D)         0.076     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.391     1.570    
    SLICE_X87Y20         FDCE (Hold_fdce_C_D)         0.076     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X89Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.575    
    SLICE_X89Y14         FDCE (Hold_fdce_C_D)         0.075     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X89Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.391     1.572    
    SLICE_X89Y18         FDPE (Hold_fdpe_C_D)         0.075     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.391     1.570    
    SLICE_X87Y20         FDCE (Hold_fdce_C_D)         0.075     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X77Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X76Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X90Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       12.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.815ns (21.723%)  route 2.937ns (78.277%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.969     0.695    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.115     0.810 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.968     2.778    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.267     3.045 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     3.045    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.306    15.532    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.072    15.604    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             13.099ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.815ns (25.721%)  route 2.354ns (74.279%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.969     0.695    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.115     0.810 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.385     2.194    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.267     2.461 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.461    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.252    15.526    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X33Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.306    15.531    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.030    15.561    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 13.099    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.548ns (20.829%)  route 2.083ns (79.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 15.528 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.373    -0.707    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.274 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.969     0.695    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.115     0.810 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           1.114     1.924    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X32Y47         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.254    15.528    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y47         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.310    15.838    
                         clock uncertainty           -0.306    15.533    
    SLICE_X32Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    15.335    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -1.924    
  -------------------------------------------------------------------
                         slack                                 13.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.208ns (17.568%)  route 0.976ns (82.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.545    -0.661    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.430    -0.067    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.044    -0.023 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.546     0.523    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X32Y47         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.831    -0.884    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y47         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.306    -0.071    
    SLICE_X32Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047    -0.024    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.315ns (21.927%)  route 1.122ns (78.073%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.545    -0.661    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.430    -0.067    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.044    -0.023 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.692     0.669    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.776 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.776    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.828    -0.887    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X33Y39         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.508    -0.379    
                         clock uncertainty            0.306    -0.074    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.091     0.017    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.315ns (18.620%)  route 1.377ns (81.380%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.545    -0.661    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.430    -0.067    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.044    -0.023 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.947     0.924    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.107     1.031 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     1.031    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.828    -0.887    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.508    -0.379    
                         clock uncertainty            0.306    -0.074    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.120     0.046    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.985    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       31.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.948ns  (logic 0.398ns (41.994%)  route 0.550ns (58.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.550     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y16         FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.937ns  (logic 0.398ns (42.479%)  route 0.539ns (57.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.539     0.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X89Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y16         FDCE (Setup_fdce_C_D)       -0.203    32.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.797    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.840ns  (logic 0.348ns (41.411%)  route 0.492ns (58.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.492     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X89Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y16         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 31.953    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.909%)  route 0.482ns (58.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y19         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.482     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 31.963    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.574%)  route 0.368ns (51.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y19         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.368     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.718ns  (logic 0.379ns (52.755%)  route 0.339ns (47.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y19         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.339     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y20         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 32.207    

Slack (MET) :             32.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y19         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.336     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 32.210    

Slack (MET) :             32.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.714ns  (logic 0.379ns (53.050%)  route 0.335ns (46.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X89Y14         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.335     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X89Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X89Y16         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 32.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 2.275ns (33.220%)  route 4.573ns (66.780%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     5.297 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.844     6.141    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.172    15.337    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  9.196    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.189ns (32.792%)  route 4.486ns (67.208%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.211 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.758     5.968    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X48Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.191    15.318    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.189ns (33.288%)  route 4.387ns (66.712%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 15.498 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.211 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.658     5.869    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.222    15.498    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]/C
                         clock pessimism              0.310    15.809    
                         clock uncertainty           -0.299    15.510    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.225    15.285    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[11]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.449ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 2.273ns (34.421%)  route 4.331ns (65.579%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.295 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.602     5.896    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.164    15.345    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  9.449    

Slack (MET) :             9.451ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.287ns (34.563%)  route 4.330ns (65.437%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.118 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.008     5.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.317 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.593     5.910    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.148    15.361    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  9.451    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.275ns (34.487%)  route 4.322ns (65.513%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     5.297 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.593     5.889    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.164    15.345    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.987ns (30.327%)  route 4.565ns (69.673%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     3.443 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/O[3]
                         net (fo=3, routed)           0.369     3.812    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_4
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.257     4.069 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_3/O
                         net (fo=1, routed)           0.367     4.436    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_3_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.506     4.942 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[3]
                         net (fo=5, routed)           0.903     5.845    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[10]
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)       -0.189    15.320    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.212ns (33.789%)  route 4.334ns (66.211%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.234 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.606     5.839    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X44Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y74         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.187    15.322    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.491ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 2.189ns (33.348%)  route 4.375ns (66.652%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 15.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.211 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.646     5.857    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.221    15.497    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/C
                         clock pessimism              0.310    15.808    
                         clock uncertainty           -0.299    15.509    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.161    15.348    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  9.491    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 2.212ns (33.920%)  route 4.309ns (66.080%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 15.498 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.375    -0.707    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.328 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.397     1.069    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.105     1.174 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.849     2.023    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.128 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.680     2.808    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.913    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.370    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.635 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.803     4.438    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.250     4.688 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.688    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_5_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.020 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.020    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.234 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.580     5.814    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.222    15.498    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.310    15.809    
                         clock uncertainty           -0.299    15.510    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.190    15.320    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  9.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.256ns (30.090%)  route 0.595ns (69.910%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.595     0.074    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y71         LUT4 (Prop_lut4_I0_O)        0.045     0.119 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_7/O
                         net (fo=1, routed)           0.000     0.119    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.189 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[0]
                         net (fo=5, routed)           0.000     0.189    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[0]
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.102     0.009    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.251ns (29.436%)  route 0.602ns (70.564%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.602     0.081    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.126 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     0.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.191 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[1]
                         net (fo=5, routed)           0.000     0.191    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.102     0.009    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.252ns (27.837%)  route 0.653ns (72.163%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.653     0.133    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.178 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5/O
                         net (fo=1, routed)           0.000     0.178    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.244 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[2]
                         net (fo=5, routed)           0.000     0.244    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.814    -0.899    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X40Y71         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.508    -0.391    
                         clock uncertainty            0.299    -0.093    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.102     0.009    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.189ns (19.367%)  route 0.787ns (80.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.787     0.266    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.048     0.314 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.810    -0.903    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y75         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                         clock pessimism              0.508    -0.395    
                         clock uncertainty            0.299    -0.097    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.133     0.036    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.332ns (33.830%)  route 0.649ns (66.170%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.370    -0.151    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3/O
                         net (fo=1, routed)           0.280     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.320 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[2]
                         net (fo=5, routed)           0.000     0.320    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[5]
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.102     0.008    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.353ns (35.217%)  route 0.649ns (64.783%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.370    -0.151    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3/O
                         net (fo=1, routed)           0.280     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.341 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[3]
                         net (fo=5, routed)           0.000     0.341    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[6]
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.102     0.008    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.256ns (25.161%)  route 0.761ns (74.839%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.761     0.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X41Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.286 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7/O
                         net (fo=1, routed)           0.000     0.286    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.356 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[0]
                         net (fo=5, routed)           0.000     0.356    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[3]
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.102     0.008    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.387ns (37.342%)  route 0.649ns (62.658%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.370    -0.151    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3/O
                         net (fo=1, routed)           0.280     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.321 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/CO[3]
                         net (fo=1, routed)           0.000     0.321    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.375 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[0]
                         net (fo=5, routed)           0.000     0.375    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[7]
    SLICE_X41Y73         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.811    -0.902    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y73         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/C
                         clock pessimism              0.508    -0.394    
                         clock uncertainty            0.299    -0.096    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.102     0.006    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.398ns (38.000%)  route 0.649ns (62.000%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.370    -0.151    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3/O
                         net (fo=1, routed)           0.280     0.174    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_3_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.321 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/CO[3]
                         net (fo=1, routed)           0.000     0.321    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.386 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/O[2]
                         net (fo=5, routed)           0.000     0.386    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[9]
    SLICE_X41Y73         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.811    -0.902    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y73         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/C
                         clock pessimism              0.508    -0.394    
                         clock uncertainty            0.299    -0.096    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.102     0.006    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.292ns (27.718%)  route 0.761ns (72.282%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.546    -0.662    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y72         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.761     0.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X41Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.286 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7/O
                         net (fo=1, routed)           0.000     0.286    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.392 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[1]
                         net (fo=5, routed)           0.000     0.392    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.813    -0.900    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y72         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.508    -0.392    
                         clock uncertainty            0.299    -0.094    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.102     0.008    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.587ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.913ns  (logic 0.348ns (38.109%)  route 0.565ns (61.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y14         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.565     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X90Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X90Y13         FDCE (Setup_fdce_C_D)       -0.167    16.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.500    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 15.587    

Slack (MET) :             15.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.798ns  (logic 0.348ns (43.623%)  route 0.450ns (56.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y14         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.450     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X90Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X90Y13         FDCE (Setup_fdce_C_D)       -0.166    16.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 15.703    

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.881ns  (logic 0.433ns (49.133%)  route 0.448ns (50.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y19         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y20         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 15.713    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.490%)  route 0.473ns (55.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y14         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X89Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X89Y14         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.816ns  (logic 0.433ns (53.050%)  route 0.383ns (46.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X86Y19         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.383     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y20         FDCE (Setup_fdce_C_D)       -0.072    16.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 15.779    

Slack (MET) :             15.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.771ns  (logic 0.433ns (56.130%)  route 0.338ns (43.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X86Y19         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.338     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y20         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 15.821    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.556%)  route 0.356ns (48.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y14         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X89Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X89Y14         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.136%)  route 0.348ns (47.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y20         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.348     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X87Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y20         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 15.867    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       11.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.406ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.506ns (11.202%)  route 4.011ns (88.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.567     3.822    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X35Y40         FDCE (Recov_fdce_C_CLR)     -0.512    15.228    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[3]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 11.406    

Slack (MET) :             11.406ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.506ns (11.202%)  route 4.011ns (88.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.567     3.822    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X35Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X35Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X35Y40         FDCE (Recov_fdce_C_CLR)     -0.512    15.228    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[5]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 11.406    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.506ns (11.202%)  route 4.011ns (88.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.567     3.822    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.473    15.267    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.475ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.506ns (11.276%)  route 3.982ns (88.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.537     3.792    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X36Y41         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[4]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X36Y41         FDCE (Recov_fdce_C_CLR)     -0.473    15.267    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[4]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 11.475    

Slack (MET) :             11.479ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.506ns (11.202%)  route 4.011ns (88.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.567     3.822    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X34Y40         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X34Y40         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.439    15.301    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[1]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 11.479    

Slack (MET) :             11.498ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.506ns (11.437%)  route 3.918ns (88.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.474     3.729    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X37Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X37Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.512    15.227    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 11.498    

Slack (MET) :             11.498ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.506ns (11.437%)  route 3.918ns (88.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.474     3.729    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X37Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X37Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.512    15.227    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 11.498    

Slack (MET) :             11.498ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.506ns (11.437%)  route 3.918ns (88.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 15.526 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.474     3.729    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X37Y39         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.252    15.526    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X37Y39         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]/C
                         clock pessimism              0.310    15.836    
                         clock uncertainty           -0.097    15.739    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.512    15.227    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 11.498    

Slack (MET) :             11.509ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.506ns (11.276%)  route 3.982ns (88.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 15.527 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.537     3.792    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X36Y41         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.253    15.527    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.310    15.837    
                         clock uncertainty           -0.097    15.740    
    SLICE_X36Y41         FDCE (Recov_fdce_C_CLR)     -0.439    15.301    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 11.509    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.506ns (11.512%)  route 3.889ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 15.525 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.387    -0.695    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.379    -0.316 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          3.445     3.128    urllc_fifo_core_i/adc/adc_axis_0/inst/resetn
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.127     3.255 f  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3/O
                         net (fo=19, routed)          0.445     3.700    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[7]_i_3_n_0
    SLICE_X37Y38         FDCE                                         f  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       1.251    15.525    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X37Y38         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]/C
                         clock pessimism              0.310    15.835    
                         clock uncertainty           -0.097    15.738    
    SLICE_X37Y38         FDCE (Recov_fdce_C_CLR)     -0.512    15.226    urllc_fifo_core_i/adc/adc_axis_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                 11.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.919%)  route 0.125ns (47.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.581    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.125    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X81Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.846    -0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X81Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.256    -0.614    
    SLICE_X81Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.577    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDPE (Prop_fdpe_C_Q)         0.128    -0.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X85Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.842    -0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.255    -0.619    
    SLICE_X85Y24         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.581    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.185    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X83Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.847    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X83Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.594    
    SLICE_X83Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.316%)  route 0.192ns (57.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.579    -0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X80Y22         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.844    -0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X80Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.275    -0.597    
    SLICE_X80Y22         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X88Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X88Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X88Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X88Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X88Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.017%)  route 0.195ns (57.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.583    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13629, routed)       0.850    -0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X88Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.695ns (22.061%)  route 2.455ns (77.939%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y42         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.695ns (22.061%)  route 2.455ns (77.939%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y42         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.695ns (22.061%)  route 2.455ns (77.939%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y42         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.695ns (22.061%)  route 2.455ns (77.939%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y42         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.695ns (22.061%)  route 2.455ns (77.939%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y42         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.695ns (23.779%)  route 2.228ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.695ns (23.779%)  route 2.228ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.695ns (23.779%)  route 2.228ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.695ns (23.779%)  route 2.228ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.695ns (23.779%)  route 2.228ns (76.221%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 35.979 - 33.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.839     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.348     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.345     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.242     5.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y43         LUT1 (Prop_lut1_I0_O)        0.105     5.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X78Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.309    35.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.254    36.233    
                         clock uncertainty           -0.035    36.197    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.331    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 29.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.377     1.582    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.377     1.582    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.377     1.582    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.377     1.582    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.875%)  route 0.126ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y17         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X91Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.378     1.609    
    SLICE_X91Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.875%)  route 0.126ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y17         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X91Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.378     1.609    
    SLICE_X91Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.875%)  route 0.126ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y17         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X91Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.378     1.609    
    SLICE_X91Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.875%)  route 0.126ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.126     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X91Y17         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X91Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.378     1.609    
    SLICE_X91Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.953%)  route 0.130ns (48.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y22         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.377     1.582    
    SLICE_X88Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.151%)  route 0.186ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X90Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.088     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.874     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.612    
    SLICE_X90Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.378    





