{"vcs1":{"timestamp_begin":1731980719.401449263, "rt":1.96, "ut":0.76, "st":0.27}}
{"vcselab":{"timestamp_begin":1731980721.470409538, "rt":1.42, "ut":0.34, "st":0.17}}
{"link":{"timestamp_begin":1731980722.965627478, "rt":0.44, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731980718.768597711}
{"VCS_COMP_START_TIME": 1731980718.768597711}
{"VCS_COMP_END_TIME": 1731980766.103181370}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 333736}}
{"stitch_vcselab": {"peak_mem": 231576}}
