// Seed: 2898934459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1'h0] = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wand id_2,
    input wand id_3,
    output supply1 id_4
);
  logic [-1 : -1] id_6;
  assign id_1 = id_6;
  always @(-1 or posedge id_2) $clog2(7);
  ;
  assign id_1 = -1'b0;
  assign id_1 = id_2;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  always @(id_2 or posedge id_2 or posedge {-1 === -1,
    id_3
  })
  begin : LABEL_0
    force id_6 = 1;
  end
endmodule
