//SLICC.ModularSLICC.dma.GenDMAHeader
machine(MachineType:DMA, "DMA (caching) controller")
: DMASequencer *dma_sequencer;
  CacheMemory *cache;

  // The following latencies should be exposed as command-line parameters in a future update
  Cycles responseLatency := 1;
  Cycles recycleLatency := 10;

  // Required networks
  MessageBuffer *mandatoryQueue;

  // Dynamic networks
  MessageBuffer *respTo, network="To", virtual_network="0", vnet_type="resp";
  MessageBuffer *respFrom, network="From", virtual_network="0", vnet_type="resp";
  MessageBuffer *fwdTo, network="To", virtual_network="1", vnet_type="fwd";
  MessageBuffer *fwdFrom, network="From", virtual_network="1", vnet_type="fwd";
  MessageBuffer *reqTo, network="To", virtual_network="2", vnet_type="req";
  MessageBuffer *reqFrom, network="From", virtual_network="2", vnet_type="req";

{
  //SLICC.ModularSLICC.dma.GenDMAStateDecl
  state_declaration(State, desc="DMA states", default="DMA_State_I") {
    I, AccessPermission:Invalid, desc="... TODO ...";
    I_load, AccessPermission:Busy, desc="... TODO ...";
    I_store, AccessPermission:Busy, desc="... TODO ...";
    I_store_GetM_Ack_AD, AccessPermission:Busy, desc="... TODO ...";
    M, AccessPermission:Read_Write, desc="... TODO ...";
    M_evict, AccessPermission:Busy, desc="... TODO ...";
    M_evict_x_I, AccessPermission:Busy, desc="... TODO ...";
    S, AccessPermission:Read_Only, desc="... TODO ...";
    S_evict, AccessPermission:Busy, desc="... TODO ...";
    S_evict_x_I, AccessPermission:Busy, desc="... TODO ...";
    S_store, AccessPermission:Busy, desc="... TODO ...";
    S_store_GetM_Ack_AD, AccessPermission:Busy, desc="... TODO ...";
  }
  
  //SLICC.ModularSLICC.dma.GenDMAEvents
  enumeration(Event, desc="Cache events") {
    MloadMEvent, desc="M->M upon local load hit.";
    SloadSEvent, desc="S->S upon local load hit.";
    MstoreMEvent, desc="M->M upon local store hit.";
    Stallmandatory_in, desc="Stall the mandatory_in port.";
    
    externalloadMfwdfrom_in, desc="Remote load hit ending in state M. Should pop fwdfrom_in.";
    externalloadSfwdfrom_in, desc="Remote load hit ending in state S. Should pop fwdfrom_in.";
    externalstoreMfwdfrom_in, desc="Remote store hit ending in state M. Should pop fwdfrom_in.";
    deallocfwdfrom_in, desc="Event indicating the cache line should be deallocated following a message received on fwdfrom_in.";
    Stallfwdfrom_in, desc="Stall the fwdfrom_in port.";
    
    externalloadMreqfrom_in, desc="Remote load hit ending in state M. Should pop reqfrom_in.";
    externalloadSreqfrom_in, desc="Remote load hit ending in state S. Should pop reqfrom_in.";
    externalstoreMreqfrom_in, desc="Remote store hit ending in state M. Should pop reqfrom_in.";
    deallocreqfrom_in, desc="Event indicating the cache line should be deallocated following a message received on reqfrom_in.";
    Stallreqfrom_in, desc="Stall the reqfrom_in port.";
    
    externalloadMrespfrom_in, desc="Remote load hit ending in state M. Should pop respfrom_in.";
    externalloadSrespfrom_in, desc="Remote load hit ending in state S. Should pop respfrom_in.";
    externalstoreMrespfrom_in, desc="Remote store hit ending in state M. Should pop respfrom_in.";
    deallocrespfrom_in, desc="Event indicating the cache line should be deallocated following a message received on respfrom_in.";
    Stallrespfrom_in, desc="Stall the respfrom_in port.";
    
    allocI_load, desc="Event indicating cache entry + tbe alloc before moving to I_load.";
    allocI_store, desc="Event indicating cache entry + tbe alloc before moving to I_store.";
    allocTBE, desc="Allocate a new TBE.";
    
    deallocTBE, desc="Deallocate a TBE.";
    
    Progress, desc="Progress, please!";
    
    tbePopulate, desc="Put partial write info in TBE.";
  }
  
  //SLICC.ModularSLICC.dma.GenDMAStruct
  structure(Entry, desc="Stored variables of the DMA machine", interface="AbstractCacheEntry") {
    State DMAState, desc="DMA state";
  
    DataBlock cl, desc="... TODO ...";
  }
  
  //SLICC.ModularSLICC.dma.GenDMATBE
  structure(TBE, desc="TBE entries for DMA controller") {
    Addr PhysicalAddress, desc="Physical address of the request";
    DataBlock DataBlk,    desc="Data to be written";
    int Len,              desc="Length of data to write";
    int acksReceivedL1C1, default=0, desc="...TODO...";
    int acksExpectedL1C1, default=0, desc="...TODO...";
  }
  
  structure(TBETable, external="yes"){
    TBE lookup(Addr);
    void allocate(Addr);
    void deallocate(Addr);
    bool isPresent(Addr);
    bool areNSlotsAvailable(int, Tick);
  }
  
  TBETable TBEs, template="<DMA_TBE>", constructor="m_number_of_TBEs";
  
  
  //SLICC.ModularSLICC.dma.GenDMAStaticFns
  Tick clockEdge();
  Tick cyclesToTicks(Cycles c);
  Cycles ticksToCycles(Tick t);
  void set_cache_entry(AbstractCacheEntry a);
  void unset_cache_entry();
  void set_tbe(TBE a);
  void unset_tbe();
  
  MachineID mapAddressToMachine(Addr addr, MachineType mtype);
  
  Entry getEntry(Addr LineAddress), return_by_pointer="yes" {
    return static_cast(Entry, "pointer", cache.lookup(LineAddress));
  }
  
  State getState(TBE tbe, Entry cache_entry, Addr LineAddress) {
    if (is_valid(cache_entry)) {
      return cache_entry.DMAState;
    } else {
      return State:I;
    }
  }
  
  void setState(TBE tbe, Entry cache_entry, Addr LineAddress, State state) {
    if (is_valid(cache_entry)) {
      cache_entry.DMAState := state;
    }
  }
  
  AccessPermission getAccessPermission(Addr LineAddress) {
    Entry cache_entry := getEntry(LineAddress);
    if (is_valid(cache_entry)) {
      return DMA_State_to_permission(cache_entry.DMAState);
    } else {
      return AccessPermission:NotPresent;
    }
  }
  
  void setAccessPermission(Entry cache_entry, Addr LineAddress, State state) {
    if (is_valid(cache_entry)) {
      cache_entry.changePermission(DMA_State_to_permission(state));
    }
  }
  
  void functionalRead(Addr addr, Packet *pkt) {
    testAndRead(addr, getEntry(addr).cl, pkt);
  }
  
  int functionalWrite(Addr addr, Packet *pkt) {
    return 0 + testAndWrite(addr, getEntry(addr).cl, pkt);
  }
  
  
  //SLICC.ModularSLICC.dma.GenDMAOutPorts
  out_port(fwdto_out, CoherenceMessage, fwdTo);
  out_port(reqto_out, CoherenceMessage, reqTo);
  out_port(respto_out, CoherenceMessage, respTo);
  
  //SLICC.ModularSLICC.dma.GenDMAInPorts
  in_port(respfrom_in, CoherenceMessage, respFrom) {
    if (respfrom_in.isReady(clockEdge())) {
      peek (respfrom_in, CoherenceMessage, block_on="LineAddress") {
        Addr LineAddress := in_msg.LineAddress;
        TBE tbe := TBEs[LineAddress];
        State st := getState(tbe, getEntry(LineAddress), LineAddress);
        if (st == State:I) {
          trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
        } else if (st == State:I_load) {      
          if (in_msg.Type == CoherenceMessageType:GetS_AckL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            trigger(Event:externalloadSrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              respfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              respfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:deallocTBE, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:M_evict_x_I);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict_x_I);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              respfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_store);
            respfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              respfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else {
          trigger(Event:Stallrespfrom_in, LineAddress, getEntry(LineAddress), tbe);
        }
      }
    }
  }
  
  in_port(fwdfrom_in, CoherenceMessage, fwdFrom) {
    if (fwdfrom_in.isReady(clockEdge())) {
      peek (fwdfrom_in, CoherenceMessage, block_on="LineAddress") {
        Addr LineAddress := in_msg.LineAddress;
        TBE tbe := TBEs[LineAddress];
        State st := getState(tbe, getEntry(LineAddress), LineAddress);
        if (st == State:I) {
          trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
        } else if (st == State:I_load) {      
          if (in_msg.Type == CoherenceMessageType:GetS_AckL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            trigger(Event:externalloadSfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              fwdfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              fwdfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:deallocTBE, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:M_evict_x_I);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict_x_I);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              fwdfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_store);
            fwdfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              fwdfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else {
          trigger(Event:Stallfwdfrom_in, LineAddress, getEntry(LineAddress), tbe);
        }
      }
    }
  }
  
  in_port(reqfrom_in, CoherenceMessage, reqFrom) {
    if (reqfrom_in.isReady(clockEdge())) {
      peek (reqfrom_in, CoherenceMessage, block_on="LineAddress") {
        Addr LineAddress := in_msg.LineAddress;
        TBE tbe := TBEs[LineAddress];
        State st := getState(tbe, getEntry(LineAddress), LineAddress);
        if (st == State:I) {
          trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
        } else if (st == State:I_load) {      
          if (in_msg.Type == CoherenceMessageType:GetS_AckL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            trigger(Event:externalloadSreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              reqfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            getEntry(LineAddress).cl := in_msg.cl;
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:I_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:I_store_GetM_Ack_AD);
              reqfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:deallocTBE, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict) {      
          if (in_msg.Type == CoherenceMessageType:Fwd_GetML1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetM_Ack_DL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:M_evict_x_I);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Fwd_GetSL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:GetS_AckL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:WBL1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:M_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict) {      
          if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict_x_I);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_evict_x_I) {      
          if (in_msg.Type == CoherenceMessageType:Put_AckL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:I);
            trigger(Event:deallocreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store) {      
          if (in_msg.Type == CoherenceMessageType:GetM_Ack_ADL1C1) {
            tbe.acksExpectedL1C1 := in_msg.acksExpectedL1C1;
            if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              reqfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }  
          } else if (in_msg.Type == CoherenceMessageType:GetM_Ack_DL1C1) {
            setState(tbe, getEntry(LineAddress), LineAddress, State:M);
            trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:InvL1C1) {
            enqueue(respto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(in_msg.Sender);
              out_msg.Type := CoherenceMessageType:Inv_AckL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:I_store);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);  
          } else if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_store);
            reqfrom_in.dequeue(clockEdge());
            trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else if (st == State:S_store_GetM_Ack_AD) {      
          if (in_msg.Type == CoherenceMessageType:Inv_AckL1C1) {
            tbe.acksReceivedL1C1 := tbe.acksReceivedL1C1+1;
            if (tbe.acksExpectedL1C1 != tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store_GetM_Ack_AD);
              reqfrom_in.dequeue(clockEdge());
              trigger(Event:Progress, LineAddress, getEntry(LineAddress), tbe);
            }
            else if (tbe.acksExpectedL1C1 == tbe.acksReceivedL1C1) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:externalstoreMreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else {
          trigger(Event:Stallreqfrom_in, LineAddress, getEntry(LineAddress), tbe);
        }
      }
    }
  }
  
  in_port(mandatory_in, SequencerMsg, mandatoryQueue) {
    if (mandatory_in.isReady(clockEdge())) {
      peek(mandatory_in, SequencerMsg, block_on="LineAddress") {
        Addr LineAddress := in_msg.LineAddress;
        Entry entry := getEntry(LineAddress);
        if (is_invalid(entry) &&
            cache.cacheAvail(LineAddress) == false ) {
          Addr LineAddress := cache.cacheProbe(in_msg.LineAddress);
          TBE tbe := TBEs[LineAddress];
          Entry entry := getEntry(LineAddress);
          State st := getState(tbe, entry, LineAddress);
          if (st == State:S) {
            if (is_invalid(tbe)) {
              if (TBEs.areNSlotsAvailable(1, clockEdge())) {
                trigger(Event:allocTBE, LineAddress, getEntry(LineAddress), tbe);
              } else {
                trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
              }
            }
            enqueue(reqto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Control;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:PutSL1C1;
              out_msg.Sender := machineID;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:S_evict);
          } else if (st == State:M) {
            if (is_invalid(tbe)) {
              if (TBEs.areNSlotsAvailable(1, clockEdge())) {
                trigger(Event:allocTBE, LineAddress, getEntry(LineAddress), tbe);
              } else {
                trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
              }
            }
            enqueue(reqto_out, CoherenceMessage, responseLatency) {
              out_msg.LineAddress := LineAddress;
              out_msg.MessageSize := MessageSizeType:Data;
              out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
              out_msg.Type := CoherenceMessageType:PutML1C1;
              out_msg.Sender := machineID;
              out_msg.cl := getEntry(LineAddress).cl;
            }
            setState(tbe, getEntry(LineAddress), LineAddress, State:M_evict);
          } else {
            trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
          }
        } else {
          TBE tbe := TBEs[LineAddress];
          Entry entry := getEntry(LineAddress);
          State st := getState(tbe, entry, LineAddress);
          if (in_msg.Type == SequencerRequestType:LD) {
            if (st == State:S) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:S);
              trigger(Event:SloadSEvent, LineAddress, getEntry(LineAddress), tbe);
            } else if (st == State:M) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:MloadMEvent, LineAddress, getEntry(LineAddress), tbe);
            } else if (st == State:I) {
              trigger(Event:allocI_load, LineAddress, getEntry(LineAddress), tbe);
            } else {
              trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
            }
          } else if (in_msg.Type == SequencerRequestType:ST) {
            if (st == State:S) {
              if (is_invalid(tbe)) {
                if (TBEs.areNSlotsAvailable(1, clockEdge())) {
                  trigger(Event:allocTBE, LineAddress, getEntry(LineAddress), tbe);
                } else {
                  trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
                }
              }
              enqueue(reqto_out, CoherenceMessage, responseLatency) {
                out_msg.LineAddress := LineAddress;
                out_msg.MessageSize := MessageSizeType:Control;
                out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
                out_msg.Type := CoherenceMessageType:GetML1C1;
                out_msg.Sender := machineID;
              }
              tbe.acksReceivedL1C1 := 0;
              setState(tbe, getEntry(LineAddress), LineAddress, State:S_store);
              trigger(Event:tbePopulate, LineAddress, getEntry(LineAddress), tbe);
            } else if (st == State:M) {
              setState(tbe, getEntry(LineAddress), LineAddress, State:M);
              trigger(Event:MstoreMEvent, LineAddress, getEntry(LineAddress), tbe);
            } else if (st == State:I) {
              trigger(Event:allocI_store, LineAddress, getEntry(LineAddress), tbe);
            } else {
              trigger(Event:Stallmandatory_in, LineAddress, getEntry(LineAddress), tbe);
            }
          } else {
            error("Unexpected message type from DMA");
          }
        }
      }
    }
  }
  
  //SLICC.ModularSLICC.dma.GenDMAActions
  action(allocEntry, "a", desc="Allocate an entry") {
     assert(is_invalid(cache_entry));
     assert(cache.cacheAvail(address));
     set_cache_entry(cache.allocate(address, new Entry));
  }
  action(deallocEntry, "d", desc="Deallocate an entry") {
      assert(is_valid(cache_entry));
      cache.deallocate(address);
      unset_cache_entry();
  }
  action(a_allocTBE, "aTBE", desc="Allocate TBE entry.") {
    TBEs.allocate(address);
    set_tbe(TBEs[address]);
  }
  action(a_deallocTBE, "dTBE", desc="Deallocate TBE entry.") {
    if (is_valid(tbe)) {
      TBEs.deallocate(address);
      unset_tbe();
    }
  }
  action(loadHit, "Lh", desc="Callback local or remote load hit.") {
    // Signal to gem5 that this DMA load/read has hit/finished
    assert(is_valid(cache_entry));
    cache.setMRU(cache_entry);
    dma_sequencer.dataCallback(cache_entry.cl, address);
  }
  action(storeHit, "Sh", desc="Callback local or remote store hit.") {
    // Signal to gem5 that this DMA load/read has hit/finished
    assert(is_valid(cache_entry));
    cache.setMRU(cache_entry);
    dma_sequencer.ackCallback(address);
  }
  action(populateTBE, "pTBE", desc="Populate TBE entry for DMA.") {
    assert(is_valid(tbe));
    peek(mandatory_in, SequencerMsg) {
       tbe.DataBlk := in_msg.DataBlk;
       tbe.Len := in_msg.Len;
       tbe.PhysicalAddress := in_msg.PhysicalAddress;
    }
  }
  action(writePartial, "wP", desc="Perform a partial (DMA) write to a cache line from the TBE.") {
      cache_entry.cl.copyPartial(tbe.DataBlk,
                                  getOffset(tbe.PhysicalAddress),
                                  tbe.Len);
  }
  action(writePartialLocal, "wPL", desc="Perform a partial (DMA) write to a cache line from the Sequencer queue.") {
    peek(mandatory_in, SequencerMsg) {
      cache_entry.cl.copyPartial(in_msg.DataBlk,
                                  getOffset(in_msg.PhysicalAddress),
                                  in_msg.Len);
    }
  }
  action(popmandatory_in, "pmandatory_in0", desc="Pop the mandatory_in queue.") {
      // Sometimes we need to be able to pop a queue/in_port from within a transition
      // rather than from within the in_port itself. Thus, we need an action for this,
      // since transitions cannot execute non-action functions.
      mandatory_in.dequeue(clockEdge());
  }
  
  action(recyclemandatory_in, "rmandatory_in0", desc="Recycle the mandatory_in port") {
    mandatory_in.recycle(clockEdge(), cyclesToTicks(recycleLatency));
  }
  
  action(popfwdfrom_in, "pfwdfrom_in0", desc="Pop the fwdfrom_in queue.") {
      // Sometimes we need to be able to pop a queue/in_port from within a transition
      // rather than from within the in_port itself. Thus, we need an action for this,
      // since transitions cannot execute non-action functions.
      fwdfrom_in.dequeue(clockEdge());
  }
  
  action(recyclefwdfrom_in, "rfwdfrom_in0", desc="Recycle the fwdfrom_in port") {
    fwdfrom_in.recycle(clockEdge(), cyclesToTicks(recycleLatency));
  }
  
  action(popreqfrom_in, "preqfrom_in0", desc="Pop the reqfrom_in queue.") {
      // Sometimes we need to be able to pop a queue/in_port from within a transition
      // rather than from within the in_port itself. Thus, we need an action for this,
      // since transitions cannot execute non-action functions.
      reqfrom_in.dequeue(clockEdge());
  }
  
  action(recyclereqfrom_in, "rreqfrom_in0", desc="Recycle the reqfrom_in port") {
    reqfrom_in.recycle(clockEdge(), cyclesToTicks(recycleLatency));
  }
  
  action(poprespfrom_in, "prespfrom_in0", desc="Pop the respfrom_in queue.") {
      // Sometimes we need to be able to pop a queue/in_port from within a transition
      // rather than from within the in_port itself. Thus, we need an action for this,
      // since transitions cannot execute non-action functions.
      respfrom_in.dequeue(clockEdge());
  }
  
  action(recyclerespfrom_in, "rrespfrom_in0", desc="Recycle the respfrom_in port") {
    respfrom_in.recycle(clockEdge(), cyclesToTicks(recycleLatency));
  }
  
  action(actionI_I_load, "II0", desc="TODO") {
    peek(mandatory_in, SequencerMsg) {
      Addr LineAddress := in_msg.LineAddress;
      enqueue(reqto_out, CoherenceMessage, responseLatency) {
        out_msg.LineAddress := LineAddress;
        out_msg.MessageSize := MessageSizeType:Control;
        out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
        out_msg.Type := CoherenceMessageType:GetSL1C1;
        out_msg.Sender := machineID;
      }
    }
  }
  
  action(actionI_I_store, "II1", desc="TODO") {
    peek(mandatory_in, SequencerMsg) {
      Addr LineAddress := in_msg.LineAddress;
      enqueue(reqto_out, CoherenceMessage, responseLatency) {
        out_msg.LineAddress := LineAddress;
        out_msg.MessageSize := MessageSizeType:Control;
        out_msg.Destination.add(mapAddressToMachine(LineAddress, MachineType:Directory));
        out_msg.Type := CoherenceMessageType:GetML1C1;
        out_msg.Sender := machineID;
      }
      tbe.acksReceivedL1C1 := 0;
    }
  }
  
  action(empty, "e", desc="Empty action") {
      // empty action; useful as SLICC requires valid transitions
      // to be non-empty, but the actions being invoked can still be empty
      // e.g. to simulate a z-stall
  }
  //SLICC.ModularSLICC.dma.GenDMATransitions
  transition({I}, deallocfwdfrom_in) {
      deallocEntry;
      a_deallocTBE;
      popfwdfrom_in;
  }
  
  transition({I}, deallocreqfrom_in) {
      deallocEntry;
      a_deallocTBE;
      popreqfrom_in;
  }
  
  transition({I}, deallocrespfrom_in) {
      deallocEntry;
      a_deallocTBE;
      poprespfrom_in;
  }
  
  transition(I, allocI_load, I_load) {
    allocEntry;
    a_allocTBE;
    actionI_I_load;
    popmandatory_in;
  }
  
  transition(I, allocI_store, I_store) {
    allocEntry;
    a_allocTBE;
    populateTBE;
  actionI_I_store;
    popmandatory_in;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, tbePopulate) {
    populateTBE;
    popmandatory_in;
  }
  
  transition(M, MloadMEvent, M) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    popmandatory_in;
  }
  
  transition(S, SloadSEvent, S) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    popmandatory_in;
  }
  
  transition(M, MstoreMEvent, M) {
    writePartialLocal; // Unlike in an L1Cache, the controller must handle actually writing the value
    storeHit;  // In DMA, no difference in callback for local/remote hits
    popmandatory_in;
  }
  
  transition(M, externalloadMfwdfrom_in, M) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popfwdfrom_in;
  }
  
  transition(S, externalloadSfwdfrom_in, S) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popfwdfrom_in;
  }
  
  transition(M, externalstoreMfwdfrom_in, M) {
    writePartial; // Unlike in an L1Cache, the controller must handle actually writing the value
    storeHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popfwdfrom_in;
  }
  
  transition(M, externalloadMreqfrom_in, M) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popreqfrom_in;
  }
  
  transition(S, externalloadSreqfrom_in, S) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popreqfrom_in;
  }
  
  transition(M, externalstoreMreqfrom_in, M) {
    writePartial; // Unlike in an L1Cache, the controller must handle actually writing the value
    storeHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    popreqfrom_in;
  }
  
  transition(M, externalloadMrespfrom_in, M) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    poprespfrom_in;
  }
  
  transition(S, externalloadSrespfrom_in, S) {
    loadHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    poprespfrom_in;
  }
  
  transition(M, externalstoreMrespfrom_in, M) {
    writePartial; // Unlike in an L1Cache, the controller must handle actually writing the value
    storeHit;  // In DMA, no difference in callback for local/remote hits
    a_deallocTBE;
    poprespfrom_in;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, Stallmandatory_in) {
      recyclemandatory_in;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, Stallfwdfrom_in) {
      recyclefwdfrom_in;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, Stallreqfrom_in) {
      recyclereqfrom_in;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, Stallrespfrom_in) {
      recyclerespfrom_in;
  }
  
  transition({M_evict_x_I, I_store, M_evict, I_load, S_store_GetM_Ack_AD, S_store, M, S, S_evict, I_store_GetM_Ack_AD, I, S_evict_x_I}, allocTBE) {
    a_allocTBE;
  }
  
  transition({M_evict_x_I, I_store, M_evict, I_load, S_store_GetM_Ack_AD, S_store, M, S, S_evict, I_store_GetM_Ack_AD, I, S_evict_x_I}, deallocTBE) {
    a_deallocTBE;
  }
  
  transition({I, I_load, I_store, I_store_GetM_Ack_AD, M, M_evict, M_evict_x_I, S, S_evict, S_evict_x_I, S_store, S_store_GetM_Ack_AD}, Progress) {
      empty;
  }
}
// EOF<DMA>
