conv2d_mac_muladd_8ns_4ns_4ns_12_4_1
conv2d_flow_control_loop_pipe_sequential_init
conv2d_mul_4ns_6ns_9_1_1
conv2d_mac_muladd_4ns_4ns_4ns_8_4_1
conv2d_mac_muladd_9ns_4ns_4ns_12_4_1
conv2d_mac_muladd_8ns_4ns_4ns_11_4_1
conv2d_flow_control_loop_pipe_sequential_init
conv2d_flow_control_loop_pipe_sequential_init
conv2d_mul_5ns_5ns_9_1_1
conv2d_flow_control_loop_pipe_sequential_init
conv2d_flow_control_loop_pipe_sequential_init
conv2d_flow_control_loop_pipe_sequential_init
conv2d_fadd_32ns_32ns_32_5_full_dsp_1
conv2d_fmul_32ns_32ns_32_4_max_dsp_1
conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
conv2d_conv1_out_RAM_AUTO_1R1W
conv2d_pool1_out_RAM_AUTO_1R1W
conv2d_conv2_out_RAM_AUTO_1R1W
conv2d_pool2_out_RAM_AUTO_1R1W
conv2d_gmem0_m_axi
conv2d_gmem1_m_axi
conv2d_gmem2_m_axi
conv2d_control_s_axi
conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3
conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8
conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92
conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19
conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24
conv2d_Pipeline_VITIS_LOOP_155_26
conv2d
