{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 16:55:11 2015 " "Info: Processing started: Thu Jul 16 16:55:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "N:/ECE124/Lab2/Lab5.vhd " "Warning: Can't analyze file -- file N:/ECE124/Lab2/Lab5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file Lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Info: Found design unit 1: SevenSegment-Behavioral" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab5-SimpleCircuit " "Info: Found design unit 2: Lab5-SimpleCircuit" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Info: Found entity 1: SevenSegment" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Lab5 " "Info: Found entity 2: Lab5" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Info: Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FlHzModCLK Lab5.vhd(129) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(129): signal \"FlHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(155) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(155): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(155) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(155): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(155) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(155): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorEW Lab5.vhd(155) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(155): signal \"CarSensorEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(157) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(157): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(157) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(157): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FlHzModCLK Lab5.vhd(161) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(161): signal \"FlHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(170) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(170): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(170) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(170): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(170) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(170): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorEW Lab5.vhd(170) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(170): signal \"CarSensorEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(172) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(172): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(172) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(172): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(185) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(185): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(185) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(185): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(185) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(185): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorEW Lab5.vhd(185) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(185): signal \"CarSensorEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(187) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(187): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(187) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(187): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FlHzModCLK Lab5.vhd(188) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(188): signal \"FlHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(200) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(200): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(200) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(200): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(200) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(200): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorNS Lab5.vhd(200) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(200): signal \"CarSensorNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(202) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(202): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(202) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(202): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FlHzModCLK Lab5.vhd(205) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(205): signal \"FlHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(215) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(215): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(215) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(215): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(215) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(215): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorNS Lab5.vhd(215) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(215): signal \"CarSensorNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(217) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(217): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(217) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(217): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(230) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(230): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(230) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(230): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DefaultSide Lab5.vhd(230) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(230): signal \"DefaultSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CarSensorNS Lab5.vhd(230) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(230): signal \"CarSensorNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_time Lab5.vhd(232) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(232): signal \"state_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OperationMode Lab5.vhd(232) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(232): signal \"OperationMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FlHzModCLK Lab5.vhd(234) " "Warning (10492): VHDL Process Statement warning at Lab5.vhd(234): signal \"FlHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Lab5.vhd(149) " "Warning (10631): VHDL Process Statement warning at Lab5.vhd(149): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledr Lab5.vhd(149) " "Warning (10631): VHDL Process Statement warning at Lab5.vhd(149): inferring latch(es) for signal or variable \"ledr\", which holds its previous value in one or more paths through the process" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg Lab5.vhd(149) " "Warning (10631): VHDL Process Statement warning at Lab5.vhd(149): inferring latch(es) for signal or variable \"ledg\", which holds its previous value in one or more paths through the process" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[17\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[17\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[16\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[16\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[15\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[15\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[14\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[14\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[13\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[13\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[12\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[12\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[10\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[10\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[9\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[9\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[8\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[8\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[7\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[7\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[6\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[6\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[5\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[5\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[4\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[4\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[3\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[3\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[2\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[2\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[1\] Lab5.vhd(63) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[1\]\" at Lab5.vhd(63)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[6\] Lab5.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[6\]\" at Lab5.vhd(64)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[5\] Lab5.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[5\]\" at Lab5.vhd(64)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[4\] Lab5.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[4\]\" at Lab5.vhd(64)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[3\] Lab5.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[3\]\" at Lab5.vhd(64)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg\[7\] Lab5.vhd(149) " "Info (10041): Inferred latch for \"ledg\[7\]\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg\[8\] Lab5.vhd(149) " "Info (10041): Inferred latch for \"ledg\[8\]\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[0\] Lab5.vhd(149) " "Info (10041): Inferred latch for \"ledr\[0\]\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[11\] Lab5.vhd(149) " "Info (10041): Inferred latch for \"ledr\[11\]\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE5 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE5\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE4 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE4\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE3 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE3\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE2 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE2\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE1 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE1\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE0 Lab5.vhd(149) " "Info (10041): Inferred latch for \"next_state.STATE0\" at Lab5.vhd(149)" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:D7S0 " "Info: Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:D7S0\"" {  } { { "Lab5.vhd" "D7S0" { Text "N:/ECE124/Lab5/Lab5.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr\[0\]\$latch " "Warning: Latch ledr\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE3 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE3" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr\[11\]\$latch " "Warning: Latch ledr\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE0 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledg\[7\]\$latch " "Warning: Latch ledg\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE4 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE4" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledg\[8\]\$latch " "Warning: Latch ledg\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE1 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE1" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE2_863 " "Warning: Latch next_state.STATE2_863 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE2 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE2" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE3_831 " "Warning: Latch next_state.STATE3_831 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE3 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE3" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE4_799 " "Warning: Latch next_state.STATE4_799 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE4 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE4" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE5_767 " "Warning: Latch next_state.STATE5_767 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE5 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE5" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE0_927 " "Warning: Latch next_state.STATE0_927 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE5 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE5" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state.STATE1_895 " "Warning: Latch next_state.STATE1_895 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.STATE1 " "Warning: Ports D and ENA on the latch are fed by the same signal state.STATE1" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[10\] GND " "Warning (13410): Pin \"ledr\[10\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[12\] GND " "Warning (13410): Pin \"ledr\[12\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[13\] GND " "Warning (13410): Pin \"ledr\[13\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[14\] GND " "Warning (13410): Pin \"ledr\[14\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[15\] GND " "Warning (13410): Pin \"ledr\[15\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[16\] GND " "Warning (13410): Pin \"ledr\[16\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[17\] GND " "Warning (13410): Pin \"ledr\[17\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "Warning (15610): No output dependent on input pin \"sw\[0\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "Warning (15610): No output dependent on input pin \"sw\[1\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "Warning (15610): No output dependent on input pin \"sw\[2\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "Warning (15610): No output dependent on input pin \"sw\[3\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "Warning (15610): No output dependent on input pin \"sw\[4\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "Warning (15610): No output dependent on input pin \"sw\[8\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "Warning (15610): No output dependent on input pin \"sw\[9\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "Warning (15610): No output dependent on input pin \"sw\[10\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "Warning (15610): No output dependent on input pin \"sw\[11\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "Warning (15610): No output dependent on input pin \"sw\[12\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "Warning (15610): No output dependent on input pin \"sw\[17\]\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Info: Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Info: Implemented 174 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 16:55:15 2015 " "Info: Processing ended: Thu Jul 16 16:55:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
