%Warning-ASCRANGE: sine_table.vh:1:7: Ascending bit range vector: left < right of bit range: [0:255]
                                    : ... note: In instance 'counter_8bit'
    1 | logic [0:255] [15:0] sine_table = {
      |       ^
                   /home/lroot/count/count.v:8:1: ... note: In file included from 'count.v'
                   ... For warning description see https://verilator.org/warn/ASCRANGE?v=5.018
                   ... Use "/* verilator lint_off ASCRANGE */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: sine_table.vh:1:35: Operator ASSIGN expects 4096 bits on the Assign RHS, but Assign RHS's REPLICATE generates 4080 bits.
                                        : ... note: In instance 'counter_8bit'
    1 | logic [0:255] [15:0] sine_table = {
      |                                   ^
                      /home/lroot/count/count.v:8:1: ... note: In file included from 'count.v'
