Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 26 21:09:25 2024
| Host         : LAPTOP-14CM3F3C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.419    -9202.374                   1648                 3045        0.041        0.000                      0                 3045        2.633        0.000                       0                  1300  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          
  cpu_clk_cpuclk   {0.000 21.739}       43.478          23.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  
  cpu_clk_cpuclk         2.925        0.000                      0                 2612        0.237        0.000                      0                 2612       21.239        0.000                       0                  1124  
  uart_clk_cpuclk       92.242        0.000                      0                  629        0.041        0.000                      0                  629       49.020        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk  cpu_clk_cpuclk        -5.622    -5993.534                   1647                 1648        0.502        0.000                      0                 1648  
cpu_clk_cpuclk   uart_clk_cpuclk      -14.419    -3850.392                    328                  328        0.694        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  uart_clk_cpuclk    cpu_clk_cpuclk           1.219        0.000                      0                    4        0.247        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.421ns  (logic 5.291ns (32.221%)  route 11.130ns (67.779%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.687ns = ( 19.052 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.653    14.843    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.549    19.052    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.475    
                         clock uncertainty           -0.175    18.301    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.769    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.612ns  (logic 5.291ns (31.850%)  route 11.321ns (68.150%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.482ns = ( 19.257 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.844    15.035    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.754    19.257    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.680    
                         clock uncertainty           -0.175    18.506    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.974    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.974    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.694ns  (logic 5.291ns (31.694%)  route 11.403ns (68.306%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.377ns = ( 19.363 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.926    15.117    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.860    19.363    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.786    
                         clock uncertainty           -0.175    18.611    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.079    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.079    
                         arrival time                         -15.117    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.868ns  (logic 5.291ns (31.366%)  route 11.577ns (68.634%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 19.589 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          2.101    15.291    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.086    19.589    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.012    
                         clock uncertainty           -0.175    18.837    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.305    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.305    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        17.003ns  (logic 5.291ns (31.117%)  route 11.712ns (68.883%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 19.776 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          2.235    15.426    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.273    19.776    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    19.199    
                         clock uncertainty           -0.175    19.025    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.493    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 5.291ns (31.908%)  route 11.291ns (68.092%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.374ns = ( 19.365 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.814    15.005    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.863    19.365    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.789    
                         clock uncertainty           -0.175    18.614    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.082    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.082    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 5.291ns (32.260%)  route 11.110ns (67.740%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.527ns = ( 19.212 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.633    14.824    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.710    19.212    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.636    
                         clock uncertainty           -0.175    18.461    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.929    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 5.291ns (31.641%)  route 11.431ns (68.359%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.202ns = ( 19.537 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.954    15.145    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.034    19.537    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.960    
                         clock uncertainty           -0.175    18.785    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.253    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -15.145    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.563ns  (logic 5.291ns (31.944%)  route 11.272ns (68.056%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.331ns = ( 19.409 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.795    14.986    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.906    19.409    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.832    
                         clock uncertainty           -0.175    18.657    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.125    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.125    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (cpu_clk_cpuclk fall@21.739ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 5.291ns (31.929%)  route 11.280ns (68.071%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 19.426 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053    -3.423    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124    -3.299 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722    -1.577    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.877 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544     2.421    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238     3.783    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.907 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000     3.907    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     4.124 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883     5.008    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299     5.307 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464     5.771    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.895 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140     7.035    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.159    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.709    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584     8.647    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.949 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685     9.633    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649    10.406    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303    11.833    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.957 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806    12.764    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179    13.067    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.191 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.803    14.994    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.563    18.403    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.100    18.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.923    19.426    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    18.849    
                         clock uncertainty           -0.175    18.674    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.142    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.142    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.553    -0.803    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y27         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  inst_fetch/IF_pc/nextPC_reg[13]/Q
                         net (fo=3, routed)           0.077    -0.584    inst_fetch/IF_pc/nextPC_reg[8]
    SLICE_X40Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.460 r  inst_fetch/IF_pc/nextPC_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.460    inst_fetch/IF_pc/nextPC_reg[13]_i_1_n_6
    SLICE_X40Y27         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.820    -0.762    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y27         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[14]/C
                         clock pessimism             -0.041    -0.803    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.105    -0.698    inst_fetch/IF_pc/nextPC_reg[14]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.550    -0.806    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  inst_fetch/IF_pc/nextPC_reg[7]/Q
                         net (fo=3, routed)           0.082    -0.583    inst_fetch/IF_pc/nextPC_reg[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.456 r  inst_fetch/IF_pc/nextPC_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.456    inst_fetch/IF_pc/nextPC_reg[5]_i_1_n_4
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.817    -0.765    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[8]/C
                         clock pessimism             -0.041    -0.806    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.701    inst_fetch/IF_pc/nextPC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.268ns (76.089%)  route 0.084ns (23.911%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.551    -0.805    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  inst_fetch/IF_pc/nextPC_reg[11]/Q
                         net (fo=3, routed)           0.084    -0.580    inst_fetch/IF_pc/nextPC_reg[6]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.453 r  inst_fetch/IF_pc/nextPC_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.453    inst_fetch/IF_pc/nextPC_reg[9]_i_1_n_4
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.818    -0.764    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[12]/C
                         clock pessimism             -0.041    -0.805    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.700    inst_fetch/IF_pc/nextPC_reg[12]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.268ns (76.089%)  route 0.084ns (23.911%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.550    -0.806    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y24         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  inst_fetch/IF_pc/nextPC_reg[3]/Q
                         net (fo=3, routed)           0.084    -0.581    inst_fetch/IF_pc/DI[2]
    SLICE_X40Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.454 r  inst_fetch/IF_pc/nextPC_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.454    inst_fetch/IF_pc/nextPC_reg[2]_i_1_n_4
    SLICE_X40Y24         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.817    -0.765    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y24         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[4]/C
                         clock pessimism             -0.041    -0.806    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105    -0.701    inst_fetch/IF_pc/nextPC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.653%)  route 0.090ns (25.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.551    -0.805    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  inst_fetch/IF_pc/nextPC_reg[9]/Q
                         net (fo=3, routed)           0.090    -0.574    inst_fetch/IF_pc/nextPC_reg[4]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.450 r  inst_fetch/IF_pc/nextPC_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.450    inst_fetch/IF_pc/nextPC_reg[9]_i_1_n_6
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.818    -0.764    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[10]/C
                         clock pessimism             -0.041    -0.805    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.700    inst_fetch/IF_pc/nextPC_reg[10]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.550    -0.806    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  inst_fetch/IF_pc/nextPC_reg[5]/Q
                         net (fo=3, routed)           0.091    -0.574    inst_fetch/IF_pc/nextPC_reg[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.450 r  inst_fetch/IF_pc/nextPC_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.450    inst_fetch/IF_pc/nextPC_reg[5]_i_1_n_6
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.817    -0.765    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y25         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[6]/C
                         clock pessimism             -0.041    -0.806    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.105    -0.701    inst_fetch/IF_pc/nextPC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.287ns (79.924%)  route 0.072ns (20.076%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.551    -0.805    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  inst_fetch/IF_pc/nextPC_reg[10]/Q
                         net (fo=3, routed)           0.072    -0.592    inst_fetch/IF_pc/nextPC_reg[5]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.446 r  inst_fetch/IF_pc/nextPC_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.446    inst_fetch/IF_pc/nextPC_reg[9]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.818    -0.764    inst_fetch/IF_pc/cpu_clk
    SLICE_X40Y26         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[11]/C
                         clock pessimism             -0.041    -0.805    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105    -0.700    inst_fetch/IF_pc/nextPC_reg[11]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.590    -0.766    segs_inst/cpu_clk
    SLICE_X59Y34         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  segs_inst/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.508    segs_inst/divclk_cnt[12]
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.400 r  segs_inst/divclk_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.400    segs_inst/divclk_cnt0_carry__1_n_4
    SLICE_X59Y34         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.858    -0.724    segs_inst/cpu_clk
    SLICE_X59Y34         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.042    -0.766    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.105    -0.661    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.589    -0.767    segs_inst/cpu_clk
    SLICE_X59Y33         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  segs_inst/divclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[8]
    SLICE_X59Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.401 r  segs_inst/divclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.401    segs_inst/divclk_cnt0_carry__0_n_4
    SLICE_X59Y33         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.857    -0.725    segs_inst/cpu_clk
    SLICE_X59Y33         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.105    -0.662    segs_inst/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs_inst/num7_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            segs_inst/num7_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.561    -0.795    segs_inst/cpu_clk
    SLICE_X55Y16         FDCE                                         r  segs_inst/num7_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  segs_inst/num7_reg[0]_C/Q
                         net (fo=2, routed)           0.168    -0.486    rom_inst/num7_reg[0]_C_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.045    -0.441 r  rom_inst/num7[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.441    segs_inst/num7_reg[0]_C_1
    SLICE_X55Y16         FDCE                                         r  segs_inst/num7_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.830    -0.752    segs_inst/cpu_clk
    SLICE_X55Y16         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.091    -0.704    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y1     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y1     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y28    inst_decoder/regFile/registers_reg[17][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X40Y20    inst_decoder/regFile/registers_reg[18][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y28    inst_decoder/regFile/registers_reg[18][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y26    inst_decoder/regFile/registers_reg[18][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y20    inst_decoder/regFile/registers_reg[18][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y31    inst_decoder/regFile/registers_reg[19][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y22    inst_decoder/regFile/registers_reg[19][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y29    inst_decoder/regFile/registers_reg[19][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y29    inst_decoder/regFile/registers_reg[19][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y29    inst_decoder/regFile/registers_reg[19][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y42    inst_decoder/regFile/registers_reg[17][31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y42    inst_decoder/regFile/registers_reg[17][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y33    inst_decoder/regFile/registers_reg[17][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y25    inst_decoder/regFile/registers_reg[17][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y32    inst_decoder/regFile/registers_reg[17][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y16    inst_decoder/regFile/registers_reg[17][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y20    inst_decoder/regFile/registers_reg[17][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y33    inst_decoder/regFile/registers_reg[17][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y32    inst_decoder/regFile/registers_reg[18][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y32    inst_decoder/regFile/registers_reg[18][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       92.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.242ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.642ns (8.122%)  route 7.263ns (91.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.253ns = ( 97.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.778     1.385    inst_decoder/regFile/upg_done_o
    SLICE_X49Y35         LUT4 (Prop_lut4_I2_O)        0.124     1.509 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           2.484     3.993    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.710    97.747    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.171    
                         clock uncertainty           -0.199    96.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    96.235    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.235    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 92.242    

Slack (MET) :             92.277ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 0.642ns (7.835%)  route 7.552ns (92.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          5.134     1.740    inst_decoder/regFile/upg_done_o
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.124     1.864 r  inst_decoder/regFile/dm_i_37/O
                         net (fo=4, routed)           2.419     4.282    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.034    98.072    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.495    
                         clock uncertainty           -0.199    97.296    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    96.559    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.559    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 92.277    

Slack (MET) :             92.370ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.208%)  route 7.180ns (91.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 97.792 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          5.134     1.740    inst_decoder/regFile/upg_done_o
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.124     1.864 r  inst_decoder/regFile/dm_i_37/O
                         net (fo=4, routed)           2.046     3.910    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.754    97.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.215    
                         clock uncertainty           -0.199    97.016    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    96.279    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.279    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                 92.370    

Slack (MET) :             92.458ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 0.642ns (7.788%)  route 7.601ns (92.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 98.302 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          5.134     1.740    inst_decoder/regFile/upg_done_o
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.124     1.864 r  inst_decoder/regFile/dm_i_37/O
                         net (fo=4, routed)           2.468     4.332    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.264    98.302    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.725    
                         clock uncertainty           -0.199    97.527    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    96.790    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.790    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 92.458    

Slack (MET) :             92.506ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 0.642ns (8.237%)  route 7.152ns (91.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 97.900 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.932     1.539    inst_decoder/regFile/upg_done_o
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.124     1.663 r  inst_decoder/regFile/dm_i_17/O
                         net (fo=4, routed)           2.219     3.882    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.863    97.900    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.323    
                         clock uncertainty           -0.199    97.125    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    96.388    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.388    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 92.506    

Slack (MET) :             92.515ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.642ns (8.412%)  route 6.990ns (91.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.253ns = ( 97.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.932     1.539    inst_decoder/regFile/upg_done_o
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.124     1.663 r  inst_decoder/regFile/dm_i_17/O
                         net (fo=4, routed)           2.058     3.720    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.710    97.747    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.171    
                         clock uncertainty           -0.199    96.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    96.235    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.235    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                 92.515    

Slack (MET) :             92.766ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.642ns (8.081%)  route 7.303ns (91.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          5.134     1.740    inst_decoder/regFile/upg_done_o
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.124     1.864 r  inst_decoder/regFile/dm_i_37/O
                         net (fo=4, routed)           2.169     4.033    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.273    98.311    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.734    
                         clock uncertainty           -0.199    97.535    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    96.798    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.798    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                 92.766    

Slack (MET) :             92.883ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.642ns (8.656%)  route 6.775ns (91.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 97.900 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.778     1.385    inst_decoder/regFile/upg_done_o
    SLICE_X49Y35         LUT4 (Prop_lut4_I2_O)        0.124     1.509 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           1.996     3.505    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.863    97.900    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.323    
                         clock uncertainty           -0.199    97.125    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    96.388    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.388    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 92.883    

Slack (MET) :             92.952ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.642ns (8.184%)  route 7.202ns (91.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 98.396 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.932     1.539    inst_decoder/regFile/upg_done_o
    SLICE_X48Y36         LUT4 (Prop_lut4_I1_O)        0.124     1.663 r  inst_decoder/regFile/dm_i_17/O
                         net (fo=4, routed)           2.270     3.932    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.359    98.396    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.820    
                         clock uncertainty           -0.199    97.621    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    96.884    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.884    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 92.952    

Slack (MET) :             92.976ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 0.642ns (8.897%)  route 6.574ns (91.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 97.792 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.912ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564    -3.912    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518    -3.394 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.277     0.883    inst_decoder/regFile/upg_done_o
    SLICE_X47Y24         LUT4 (Prop_lut4_I1_O)        0.124     1.007 r  inst_decoder/regFile/dm_i_43/O
                         net (fo=4, routed)           2.297     3.304    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837    96.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100    97.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.754    97.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    97.215    
                         clock uncertainty           -0.199    97.016    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    96.279    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.279    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 92.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.874%)  route 0.211ns (53.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/Q
                         net (fo=4, routed)           0.211    -0.441    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.045    -0.396 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1/O
                         net (fo=1, routed)           0.000    -0.396    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X33Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                         clock pessimism              0.221    -0.529    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.092    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.131    -0.521    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X34Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.594    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.442%)  route 0.286ns (60.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=11, routed)          0.286    -0.366    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/start_Edge_Detected
    SLICE_X35Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.321 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[5].fifo_din[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_11_out
    SLICE_X35Y1          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y1          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                         clock pessimism              0.221    -0.529    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.092    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.557    -0.799    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.592    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X44Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.042    -0.799    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.075    -0.724    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.740%)  route 0.307ns (62.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=11, routed)          0.307    -0.345    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/start_Edge_Detected
    SLICE_X35Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.300 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_26_out
    SLICE_X35Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.831    -0.751    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism              0.221    -0.530    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091    -0.439    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.615%)  route 0.336ns (64.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.564    -0.792    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.651 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/Q
                         net (fo=7, routed)           0.173    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/stop_Bit_Position_reg_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.045    -0.433 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15_i_1/O
                         net (fo=1, routed)           0.163    -0.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/recycle
    SLICE_X34Y0          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X34Y0          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
                         clock pessimism              0.221    -0.529    
    SLICE_X34Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.412    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.132    -0.520    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X34Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.668    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.677%)  route 0.321ns (63.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.321    -0.331    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[7]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.045    -0.286 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/stop_Bit_Position_i_1/O
                         net (fo=1, routed)           0.000    -0.286    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_10
    SLICE_X36Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y2          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                         clock pessimism              0.221    -0.528    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.091    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.616%)  route 0.126ns (40.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X29Y7          FDRE                                         r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.527    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[1]
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.045    -0.482 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.831    -0.751    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y7          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.008    -0.759    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.121    -0.638    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y3          FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.137    -0.516    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.832    -0.750    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y1          SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.027    -0.777    
    SLICE_X34Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.675    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y4     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y4     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y1     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y1     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y0     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y3     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y0     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y0     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y1     uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :         1647  Failing Endpoints,  Worst Slack       -5.622ns,  Total Violation    -5993.534ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.622ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[30][26]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.871ns  (logic 2.696ns (39.235%)  route 4.175ns (60.765%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 300.893 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.605ns = ( 298.395 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.696   298.395    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   300.849 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.387   302.236    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124   302.360 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.798   303.158    rom_inst/bbstub_douta[31][25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.118   303.276 r  rom_inst/registers[31][26]_i_1/O
                         net (fo=31, routed)          1.991   305.267    inst_decoder/regFile/registers_reg[19][31]_1[26]
    SLICE_X33Y41         FDCE                                         r  inst_decoder/regFile/registers_reg[30][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.444   300.893    inst_decoder/regFile/cpu_clk
    SLICE_X33Y41         FDCE                                         r  inst_decoder/regFile/registers_reg[30][26]/C
                         clock pessimism             -0.660   300.233    
                         clock uncertainty           -0.319   299.914    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)       -0.269   299.645    inst_decoder/regFile/registers_reg[30][26]
  -------------------------------------------------------------------
                         required time                        299.645    
                         arrival time                        -305.267    
  -------------------------------------------------------------------
                         slack                                 -5.622    

Slack (VIOLATED) :        -5.562ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[26][26]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.796ns  (logic 2.696ns (39.670%)  route 4.100ns (60.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 300.892 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.605ns = ( 298.395 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.696   298.395    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   300.849 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.387   302.236    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124   302.360 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.798   303.158    rom_inst/bbstub_douta[31][25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.118   303.276 r  rom_inst/registers[31][26]_i_1/O
                         net (fo=31, routed)          1.916   305.191    inst_decoder/regFile/registers_reg[19][31]_1[26]
    SLICE_X37Y39         FDCE                                         r  inst_decoder/regFile/registers_reg[26][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.443   300.892    inst_decoder/regFile/cpu_clk
    SLICE_X37Y39         FDCE                                         r  inst_decoder/regFile/registers_reg[26][26]/C
                         clock pessimism             -0.660   300.232    
                         clock uncertainty           -0.319   299.913    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)       -0.283   299.630    inst_decoder/regFile/registers_reg[26][26]
  -------------------------------------------------------------------
                         required time                        299.630    
                         arrival time                        -305.191    
  -------------------------------------------------------------------
                         slack                                 -5.562    

Slack (VIOLATED) :        -5.525ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        10.608ns  (logic 0.642ns (6.052%)  route 9.966ns (93.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 302.716 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          3.998   300.604    inst_fetch/IF_pc/upg_done_o
    SLICE_X43Y25         LUT4 (Prop_lut4_I1_O)        0.124   300.728 r  inst_fetch/IF_pc/rom_inst_i_12/O
                         net (fo=15, routed)          5.968   306.696    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.836   301.284    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.100   301.384 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.332   302.716    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   302.056    
                         clock uncertainty           -0.319   301.737    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   301.171    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.171    
                         arrival time                        -306.696    
  -------------------------------------------------------------------
                         slack                                 -5.525    

Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[22][5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.970ns  (logic 2.698ns (38.709%)  route 4.272ns (61.291%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 300.891 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.837ns = ( 298.163 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.463   298.163    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   300.617 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.723   302.341    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[0]
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124   302.465 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.776   303.240    rom_inst/bbstub_douta[31][5]
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.120   303.360 r  rom_inst/registers[31][5]_i_1/O
                         net (fo=31, routed)          1.773   305.133    inst_decoder/regFile/registers_reg[19][31]_1[5]
    SLICE_X41Y35         FDCE                                         r  inst_decoder/regFile/registers_reg[22][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.442   300.891    inst_decoder/regFile/cpu_clk
    SLICE_X41Y35         FDCE                                         r  inst_decoder/regFile/registers_reg[22][5]/C
                         clock pessimism             -0.660   300.231    
                         clock uncertainty           -0.319   299.912    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)       -0.284   299.628    inst_decoder/regFile/registers_reg[22][5]
  -------------------------------------------------------------------
                         required time                        299.628    
                         arrival time                        -305.133    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        10.581ns  (logic 0.642ns (6.067%)  route 9.939ns (93.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 302.716 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          3.789   300.395    inst_fetch/IF_pc/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.124   300.519 r  inst_fetch/IF_pc/rom_inst_i_7/O
                         net (fo=15, routed)          6.150   306.669    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.836   301.284    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.100   301.384 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.332   302.716    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   302.056    
                         clock uncertainty           -0.319   301.737    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   301.171    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.171    
                         arrival time                        -306.669    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.464ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[15][26]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.717ns  (logic 2.696ns (40.140%)  route 4.021ns (59.860%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 300.890 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.605ns = ( 298.395 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.696   298.395    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   300.849 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.387   302.236    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124   302.360 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.798   303.158    rom_inst/bbstub_douta[31][25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.118   303.276 r  rom_inst/registers[31][26]_i_1/O
                         net (fo=31, routed)          1.836   305.112    inst_decoder/regFile/registers_reg[19][31]_1[26]
    SLICE_X32Y37         FDCE                                         r  inst_decoder/regFile/registers_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.441   300.890    inst_decoder/regFile/cpu_clk
    SLICE_X32Y37         FDCE                                         r  inst_decoder/regFile/registers_reg[15][26]/C
                         clock pessimism             -0.660   300.230    
                         clock uncertainty           -0.319   299.911    
    SLICE_X32Y37         FDCE (Setup_fdce_C_D)       -0.263   299.648    inst_decoder/regFile/registers_reg[15][26]
  -------------------------------------------------------------------
                         required time                        299.648    
                         arrival time                        -305.112    
  -------------------------------------------------------------------
                         slack                                 -5.464    

Slack (VIOLATED) :        -5.421ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[17][26]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        6.656ns  (logic 2.696ns (40.506%)  route 3.960ns (59.494%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 300.892 - 304.348 ) 
    Source Clock Delay      (SCD):    -1.605ns = ( 298.395 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.696   298.395    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   300.849 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.387   302.236    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124   302.360 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.798   303.158    rom_inst/bbstub_douta[31][25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.118   303.276 r  rom_inst/registers[31][26]_i_1/O
                         net (fo=31, routed)          1.775   305.051    inst_decoder/regFile/registers_reg[19][31]_1[26]
    SLICE_X32Y39         FDCE                                         r  inst_decoder/regFile/registers_reg[17][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.443   300.892    inst_decoder/regFile/cpu_clk
    SLICE_X32Y39         FDCE                                         r  inst_decoder/regFile/registers_reg[17][26]/C
                         clock pessimism             -0.660   300.232    
                         clock uncertainty           -0.319   299.913    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)       -0.283   299.630    inst_decoder/regFile/registers_reg[17][26]
  -------------------------------------------------------------------
                         required time                        299.630    
                         arrival time                        -305.051    
  -------------------------------------------------------------------
                         slack                                 -5.421    

Slack (VIOLATED) :        -5.411ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        10.243ns  (logic 0.642ns (6.268%)  route 9.601ns (93.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 302.465 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          3.789   300.395    inst_fetch/IF_pc/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.124   300.519 r  inst_fetch/IF_pc/rom_inst_i_7/O
                         net (fo=15, routed)          5.812   306.331    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.836   301.284    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.100   301.384 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.081   302.465    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   301.805    
                         clock uncertainty           -0.319   301.486    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   300.920    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.920    
                         arrival time                        -306.331    
  -------------------------------------------------------------------
                         slack                                 -5.411    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        10.839ns  (logic 0.642ns (5.923%)  route 10.197ns (94.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 303.091 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          4.084   300.690    inst_fetch/IF_pc/upg_done_o
    SLICE_X41Y26         LUT4 (Prop_lut4_I1_O)        0.124   300.814 r  inst_fetch/IF_pc/rom_inst_i_8/O
                         net (fo=15, routed)          6.113   306.927    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.836   301.284    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.100   301.384 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.706   303.091    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   302.430    
                         clock uncertainty           -0.319   302.112    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   301.546    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        301.546    
                         arrival time                        -306.927    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.337ns  (required time - arrival time)
  Source:                 dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_decoder/regFile/registers_reg[27][16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        7.506ns  (logic 2.702ns (35.999%)  route 4.804ns (64.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 300.896 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.319ns = ( 297.681 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.052   296.576    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.124   296.700 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.981   297.681    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454   300.135 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.645   301.780    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[2]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   301.904 r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           1.512   303.416    rom_inst/bbstub_douta[31][16]
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.124   303.540 r  rom_inst/registers[31][16]_i_1/O
                         net (fo=31, routed)          1.647   305.186    inst_decoder/regFile/registers_reg[19][31]_1[16]
    SLICE_X28Y43         FDCE                                         r  inst_decoder/regFile/registers_reg[27][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.447   300.896    inst_decoder/regFile/cpu_clk
    SLICE_X28Y43         FDCE                                         r  inst_decoder/regFile/registers_reg[27][16]/C
                         clock pessimism             -0.660   300.236    
                         clock uncertainty           -0.319   299.917    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)       -0.067   299.850    inst_decoder/regFile/registers_reg[27][16]
  -------------------------------------------------------------------
                         required time                        299.850    
                         arrival time                        -305.186    
  -------------------------------------------------------------------
                         slack                                 -5.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.350ns  (logic 0.209ns (8.895%)  route 2.141ns (91.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns = ( 500.164 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.100   500.470    inst_decoder/regFile/upg_done_o
    SLICE_X48Y19         LUT4 (Prop_lut4_I1_O)        0.045   500.515 r  inst_decoder/regFile/dm_i_39/O
                         net (fo=4, routed)           1.040   501.556    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.798   500.164    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.439    
                         clock uncertainty            0.319   500.758    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.054    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.054    
                         arrival time                         501.556    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.407ns  (logic 0.209ns (8.683%)  route 2.198ns (91.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.174ns = ( 500.174 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.036   500.406    inst_decoder/regFile/upg_done_o
    SLICE_X48Y18         LUT4 (Prop_lut4_I2_O)        0.045   500.451 r  inst_decoder/regFile/dm_i_36/O
                         net (fo=4, routed)           1.162   501.613    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.808   500.174    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.449    
                         clock uncertainty            0.319   500.768    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.064    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.064    
                         arrival time                         501.613    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.411ns  (logic 0.209ns (8.670%)  route 2.202ns (91.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.174ns = ( 500.174 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.100   500.470    inst_decoder/regFile/upg_done_o
    SLICE_X48Y19         LUT4 (Prop_lut4_I1_O)        0.045   500.515 r  inst_decoder/regFile/dm_i_39/O
                         net (fo=4, routed)           1.101   501.617    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.808   500.174    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.449    
                         clock uncertainty            0.319   500.768    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.064    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.064    
                         arrival time                         501.617    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.207ns (7.823%)  route 2.439ns (92.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.080     0.450    rom_inst/upg_done_o
    SLICE_X48Y17         LUT3 (Prop_lut3_I2_O)        0.043     0.493 r  rom_inst/rom_inst_i_48/O
                         net (fo=1, routed)           1.359     1.852    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y17         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.023    -0.558    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.056    -0.502 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.971     0.469    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y17         RAMB18E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.744    
                         clock uncertainty            0.319     1.063    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.229     1.292    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.137%)  route 2.078ns (90.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.003ns = ( 499.997 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.036   500.406    inst_decoder/regFile/upg_done_o
    SLICE_X48Y18         LUT4 (Prop_lut4_I2_O)        0.045   500.451 r  inst_decoder/regFile/dm_i_36/O
                         net (fo=4, routed)           1.042   501.494    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.631   499.997    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.272    
                         clock uncertainty            0.319   500.590    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   500.886    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.886    
                         arrival time                         501.494    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.350ns  (logic 0.209ns (8.894%)  route 2.141ns (91.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 500.044 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.038   500.408    inst_decoder/regFile/upg_done_o
    SLICE_X48Y17         LUT4 (Prop_lut4_I2_O)        0.045   500.453 r  inst_decoder/regFile/dm_i_33/O
                         net (fo=4, routed)           1.103   501.556    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.678   500.044    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.319    
                         clock uncertainty            0.319   500.638    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   500.934    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.934    
                         arrival time                         501.556    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.351ns  (logic 0.209ns (8.890%)  route 2.142ns (91.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 500.044 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.167   500.537    inst_decoder/regFile/upg_done_o
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.045   500.582 r  inst_decoder/regFile/dm_i_34/O
                         net (fo=4, routed)           0.975   501.557    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.678   500.044    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.319    
                         clock uncertainty            0.319   500.638    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   500.934    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.934    
                         arrival time                         501.557    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.144ns  (logic 0.209ns (9.746%)  route 1.935ns (90.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns = ( 499.944 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.080   500.450    rom_inst/upg_done_o
    SLICE_X48Y17         LUT4 (Prop_lut4_I2_O)        0.045   500.495 r  rom_inst/dm_i_4/O
                         net (fo=8, routed)           0.855   501.351    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.578   499.944    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.219    
                         clock uncertainty            0.319   500.538    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.721    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.721    
                         arrival time                         501.351    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.480ns  (logic 0.209ns (8.427%)  route 2.271ns (91.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns = ( 500.164 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.036   500.406    inst_decoder/regFile/upg_done_o
    SLICE_X48Y18         LUT4 (Prop_lut4_I2_O)        0.045   500.451 r  inst_decoder/regFile/dm_i_36/O
                         net (fo=4, routed)           1.235   501.686    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.798   500.164    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.439    
                         clock uncertainty            0.319   500.758    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.054    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.054    
                         arrival time                         501.686    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@500.000ns - uart_clk_cpuclk rise@500.000ns)
  Data Path Delay:        2.252ns  (logic 0.209ns (9.281%)  route 2.043ns (90.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 500.032 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   498.645 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562   499.206    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164   499.370 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          1.080   500.450    rom_inst/upg_done_o
    SLICE_X48Y17         LUT4 (Prop_lut4_I2_O)        0.045   500.495 r  rom_inst/dm_i_4/O
                         net (fo=8, routed)           0.963   501.458    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.891   499.310    dmem/cpu_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.056   499.366 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.666   500.032    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.306    
                         clock uncertainty            0.319   500.625    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.808    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         501.458    
  -------------------------------------------------------------------
                         slack                                  0.650    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :          328  Failing Endpoints,  Worst Slack      -14.419ns,  Total Violation    -3850.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.419ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.421ns  (logic 5.291ns (32.221%)  route 11.130ns (67.779%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.413ns = ( 697.587 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.653   710.496    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.549   697.587    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   696.927    
                         clock uncertainty           -0.319   696.608    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.076    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.076    
                         arrival time                        -710.496    
  -------------------------------------------------------------------
                         slack                                -14.419    

Slack (VIOLATED) :        -14.406ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.612ns  (logic 5.291ns (31.850%)  route 11.321ns (68.150%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 697.792 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.844   710.687    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.754   697.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.132    
                         clock uncertainty           -0.319   696.813    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.281    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.281    
                         arrival time                        -710.687    
  -------------------------------------------------------------------
                         slack                                -14.406    

Slack (VIOLATED) :        -14.382ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.694ns  (logic 5.291ns (31.694%)  route 11.403ns (68.306%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.103ns = ( 697.897 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.926   710.769    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.860   697.897    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.237    
                         clock uncertainty           -0.319   696.919    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.387    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.387    
                         arrival time                        -710.769    
  -------------------------------------------------------------------
                         slack                                -14.382    

Slack (VIOLATED) :        -14.331ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.868ns  (logic 5.291ns (31.366%)  route 11.577ns (68.634%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 698.123 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          2.101   710.944    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.086   698.123    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.463    
                         clock uncertainty           -0.319   697.145    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.613    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.612    
                         arrival time                        -710.943    
  -------------------------------------------------------------------
                         slack                                -14.331    

Slack (VIOLATED) :        -14.278ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        17.003ns  (logic 5.291ns (31.117%)  route 11.712ns (68.883%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 698.311 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          2.235   711.079    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.273   698.311    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.651    
                         clock uncertainty           -0.319   697.332    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.800    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.800    
                         arrival time                        -711.078    
  -------------------------------------------------------------------
                         slack                                -14.278    

Slack (VIOLATED) :        -14.267ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.582ns  (logic 5.291ns (31.908%)  route 11.291ns (68.092%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 697.900 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.814   710.657    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.863   697.900    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.240    
                         clock uncertainty           -0.319   696.921    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.389    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.389    
                         arrival time                        -710.657    
  -------------------------------------------------------------------
                         slack                                -14.267    

Slack (VIOLATED) :        -14.240ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.401ns  (logic 5.291ns (32.260%)  route 11.110ns (67.740%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.253ns = ( 697.747 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.633   710.477    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.710   697.747    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.087    
                         clock uncertainty           -0.319   696.768    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.236    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.236    
                         arrival time                        -710.476    
  -------------------------------------------------------------------
                         slack                                -14.240    

Slack (VIOLATED) :        -14.236ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.722ns  (logic 5.291ns (31.641%)  route 11.431ns (68.359%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 698.072 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.954   710.797    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.034   698.071    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.411    
                         clock uncertainty           -0.319   697.093    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.561    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.561    
                         arrival time                        -710.797    
  -------------------------------------------------------------------
                         slack                                -14.236    

Slack (VIOLATED) :        -14.205ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.563ns  (logic 5.291ns (31.944%)  route 11.272ns (68.056%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 697.943 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.795   710.638    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.906   697.943    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.283    
                         clock uncertainty           -0.319   696.965    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.433    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.433    
                         arrival time                        -710.638    
  -------------------------------------------------------------------
                         slack                                -14.205    

Slack (VIOLATED) :        -14.196ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (uart_clk_cpuclk rise@700.000ns - cpu_clk_cpuclk rise@695.652ns)
  Data Path Delay:        16.571ns  (logic 5.291ns (31.929%)  route 11.280ns (68.071%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 697.961 - 700.000 ) 
    Source Clock Delay      (SCD):    -1.577ns = ( 694.075 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                    695.652   695.652 r  
    P17                  IBUF                         0.000   695.652 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   696.905    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   688.419 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   690.080    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   690.176 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        2.053   692.229    rom_inst/cpu_clk
    SLICE_X37Y39         LUT4 (Prop_lut4_I3_O)        0.124   692.353 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          1.722   694.075    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   696.529 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.544   698.073    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[7]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124   698.197 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=260, routed)         1.238   699.436    inst_decoder/regFile/douta[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124   699.560 r  inst_decoder/regFile/dm_i_451/O
                         net (fo=1, routed)           0.000   699.560    inst_decoder/regFile/dm_i_451_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I1_O)      0.217   699.777 r  inst_decoder/regFile/dm_i_209/O
                         net (fo=1, routed)           0.883   700.660    inst_decoder/regFile/dm_i_209_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.299   700.959 r  inst_decoder/regFile/dm_i_81/O
                         net (fo=7, routed)           0.464   701.423    rom_inst/registers_reg[27][1]_6
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124   701.547 r  rom_inst/i__carry_i_11/O
                         net (fo=78, routed)          1.140   702.688    inst_decoder/regFile/registers_reg[27][1]_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124   702.812 r  inst_decoder/regFile/i__carry_i_7/O
                         net (fo=1, routed)           0.000   702.812    executer/alu/S[1]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   703.362 r  executer/alu/ALUResult0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   703.362    executer/alu/ALUResult0_inferred__1/i__carry_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   703.476 r  executer/alu/ALUResult0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   703.476    executer/alu/ALUResult0_inferred__1/i__carry__0_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   703.715 f  executer/alu/ALUResult0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.584   704.299    rom_inst/registers_reg[27][27]_0[10]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.302   704.601 f  rom_inst/registers[31][10]_i_7/O
                         net (fo=1, routed)           0.685   705.286    rom_inst/registers[31][10]_i_7_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124   705.410 r  rom_inst/registers[31][10]_i_3/O
                         net (fo=1, routed)           0.649   706.059    rom_inst/registers[31][10]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124   706.183 f  rom_inst/registers[31][10]_i_2/O
                         net (fo=3, routed)           1.303   707.486    rom_inst/registers[31][10]_i_2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124   707.610 r  rom_inst/dm_i_83/O
                         net (fo=1, routed)           0.806   708.416    rom_inst/dm_i_83_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124   708.540 r  rom_inst/dm_i_50/O
                         net (fo=8, routed)           0.179   708.719    rom_inst/dm_i_50_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124   708.843 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          1.803   710.646    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    700.000   700.000 r  
    P17                  IBUF                         0.000   700.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   701.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753   693.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582   695.010    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   695.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.837   696.938    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.100   697.038 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.923   697.961    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   697.301    
                         clock uncertainty           -0.319   696.982    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532   696.450    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        696.450    
                         arrival time                        -710.646    
  -------------------------------------------------------------------
                         slack                                -14.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[27][28]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.401ns (13.817%)  route 2.501ns (86.183%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.559    -0.797    inst_decoder/regFile/cpu_clk
    SLICE_X32Y36         FDCE                                         r  inst_decoder/regFile/registers_reg[27][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  inst_decoder/regFile/registers_reg[27][28]/Q
                         net (fo=2, routed)           0.286    -0.370    inst_decoder/regFile/registers_reg[27]_4[28]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  inst_decoder/regFile/dm_i_242/O
                         net (fo=1, routed)           0.000    -0.325    inst_decoder/regFile/dm_i_242_n_0
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.263 r  inst_decoder/regFile/dm_i_101/O
                         net (fo=1, routed)           0.480     0.217    inst_decoder/regFile/dm_i_101_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.108     0.325 r  inst_decoder/regFile/dm_i_54/O
                         net (fo=5, routed)           0.664     0.989    inst_decoder/regFile/registers_reg[1][31]_13
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.034 r  inst_decoder/regFile/dm_i_20/O
                         net (fo=4, routed)           1.071     2.106    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.025     0.521    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.796    
                         clock uncertainty            0.319     1.115    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.411    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[4][31]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.404ns (13.913%)  route 2.500ns (86.087%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.563    -0.793    inst_decoder/regFile/cpu_clk
    SLICE_X36Y44         FDCE                                         r  inst_decoder/regFile/registers_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  inst_decoder/regFile/registers_reg[4][31]/Q
                         net (fo=2, routed)           0.403    -0.249    inst_decoder/regFile/registers_reg[4]_27[31]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  inst_decoder/regFile/dm_i_225/O
                         net (fo=1, routed)           0.000    -0.204    inst_decoder/regFile/dm_i_225_n_0
    SLICE_X37Y43         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.139 r  inst_decoder/regFile/dm_i_92/O
                         net (fo=1, routed)           0.336     0.197    inst_decoder/regFile/dm_i_92_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.108     0.305 r  inst_decoder/regFile/dm_i_51/O
                         net (fo=6, routed)           0.701     1.006    inst_decoder/regFile/registers_reg[1][31]_14
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.051 r  inst_decoder/regFile/dm_i_17/O
                         net (fo=4, routed)           1.060     2.111    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.025     0.521    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.796    
                         clock uncertainty            0.319     1.115    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.411    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[21][18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.414ns (16.091%)  route 2.159ns (83.909%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.559    -0.797    inst_decoder/regFile/cpu_clk
    SLICE_X36Y36         FDCE                                         r  inst_decoder/regFile/registers_reg[21][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  inst_decoder/regFile/registers_reg[21][18]/Q
                         net (fo=2, routed)           0.371    -0.285    inst_decoder/regFile/registers_reg[21]_10[18]
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  inst_decoder/regFile/dm_i_315/O
                         net (fo=1, routed)           0.000    -0.240    inst_decoder/regFile/dm_i_315_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.165 r  inst_decoder/regFile/dm_i_141/O
                         net (fo=1, routed)           0.325     0.160    inst_decoder/regFile/dm_i_141_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.108     0.268 f  inst_decoder/regFile/dm_i_64/O
                         net (fo=6, routed)           0.618     0.886    inst_decoder/regFile/registers_reg[1][31]_2
    SLICE_X45Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.931 r  inst_decoder/regFile/dm_i_30/O
                         net (fo=4, routed)           0.845     1.776    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.678     0.175    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.450    
                         clock uncertainty            0.319     0.769    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.065    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[24][21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.401ns (15.523%)  route 2.182ns (84.477%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.560    -0.796    inst_decoder/regFile/cpu_clk
    SLICE_X35Y38         FDCE                                         r  inst_decoder/regFile/registers_reg[24][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  inst_decoder/regFile/registers_reg[24][21]/Q
                         net (fo=2, routed)           0.279    -0.376    inst_decoder/regFile/registers_reg[24]_7[21]
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.045    -0.331 r  inst_decoder/regFile/dm_i_298/O
                         net (fo=1, routed)           0.000    -0.331    inst_decoder/regFile/dm_i_298_n_0
    SLICE_X30Y38         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.269 r  inst_decoder/regFile/dm_i_129/O
                         net (fo=1, routed)           0.287     0.018    inst_decoder/regFile/dm_i_129_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.126 r  inst_decoder/regFile/dm_i_61/O
                         net (fo=6, routed)           0.587     0.713    inst_decoder/regFile/registers_reg[1][31]_8
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.758 r  inst_decoder/regFile/dm_i_27/O
                         net (fo=4, routed)           1.029     1.787    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.678     0.175    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.450    
                         clock uncertainty            0.319     0.769    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.065    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[28][19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.404ns (15.592%)  route 2.187ns (84.408%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.557    -0.799    inst_decoder/regFile/cpu_clk
    SLICE_X44Y31         FDCE                                         r  inst_decoder/regFile/registers_reg[28][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  inst_decoder/regFile/registers_reg[28][19]/Q
                         net (fo=2, routed)           0.352    -0.305    inst_decoder/regFile/registers_reg[28]_3[19]
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  inst_decoder/regFile/dm_i_307/O
                         net (fo=1, routed)           0.000    -0.260    inst_decoder/regFile/dm_i_307_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.195 r  inst_decoder/regFile/dm_i_137/O
                         net (fo=1, routed)           0.328     0.132    inst_decoder/regFile/dm_i_137_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.108     0.240 f  inst_decoder/regFile/dm_i_63/O
                         net (fo=6, routed)           0.559     0.799    inst_decoder/regFile/registers_reg[1][31]_3
    SLICE_X43Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.844 r  inst_decoder/regFile/dm_i_29/O
                         net (fo=4, routed)           0.948     1.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.678     0.175    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.450    
                         clock uncertainty            0.319     0.769    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.065    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[27][28]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.401ns (14.461%)  route 2.372ns (85.539%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.559    -0.797    inst_decoder/regFile/cpu_clk
    SLICE_X32Y36         FDCE                                         r  inst_decoder/regFile/registers_reg[27][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  inst_decoder/regFile/registers_reg[27][28]/Q
                         net (fo=2, routed)           0.286    -0.370    inst_decoder/regFile/registers_reg[27]_4[28]
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  inst_decoder/regFile/dm_i_242/O
                         net (fo=1, routed)           0.000    -0.325    inst_decoder/regFile/dm_i_242_n_0
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.263 r  inst_decoder/regFile/dm_i_101/O
                         net (fo=1, routed)           0.480     0.217    inst_decoder/regFile/dm_i_101_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.108     0.325 r  inst_decoder/regFile/dm_i_54/O
                         net (fo=5, routed)           0.664     0.989    inst_decoder/regFile/registers_reg[1][31]_13
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.034 r  inst_decoder/regFile/dm_i_20/O
                         net (fo=4, routed)           0.942     1.976    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.860     0.357    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.631    
                         clock uncertainty            0.319     0.950    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.246    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[15][25]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.404ns (13.565%)  route 2.574ns (86.435%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.560    -0.796    inst_decoder/regFile/cpu_clk
    SLICE_X32Y37         FDCE                                         r  inst_decoder/regFile/registers_reg[15][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  inst_decoder/regFile/registers_reg[15][25]/Q
                         net (fo=2, routed)           0.397    -0.258    inst_decoder/regFile/registers_reg[15]_16[25]
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  inst_decoder/regFile/dm_i_271/O
                         net (fo=1, routed)           0.000    -0.213    inst_decoder/regFile/dm_i_271_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.148 r  inst_decoder/regFile/dm_i_115/O
                         net (fo=1, routed)           0.267     0.119    inst_decoder/regFile/dm_i_115_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.108     0.227 r  inst_decoder/regFile/dm_i_57/O
                         net (fo=5, routed)           0.697     0.924    inst_decoder/regFile/registers_reg[1][31]_11
    SLICE_X46Y19         LUT4 (Prop_lut4_I3_O)        0.045     0.969 r  inst_decoder/regFile/dm_i_23/O
                         net (fo=4, routed)           1.214     2.182    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.025     0.521    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.796    
                         clock uncertainty            0.319     1.115    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.411    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[31][11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.404ns (14.531%)  route 2.376ns (85.469%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.560    -0.796    inst_decoder/regFile/cpu_clk
    SLICE_X41Y37         FDCE                                         r  inst_decoder/regFile/registers_reg[31][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  inst_decoder/regFile/registers_reg[31][11]/Q
                         net (fo=2, routed)           0.506    -0.149    inst_decoder/regFile/registers_reg[31]_0[11]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.104 r  inst_decoder/regFile/dm_i_373/O
                         net (fo=1, routed)           0.000    -0.104    inst_decoder/regFile/dm_i_373_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.039 r  inst_decoder/regFile/dm_i_170/O
                         net (fo=1, routed)           0.360     0.321    inst_decoder/regFile/dm_i_170_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.108     0.429 r  inst_decoder/regFile/dm_i_71/O
                         net (fo=6, routed)           0.573     1.002    inst_decoder/regFile/rd2[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.047 r  inst_decoder/regFile/dm_i_37/O
                         net (fo=4, routed)           0.937     1.985    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.808     0.305    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.580    
                         clock uncertainty            0.319     0.899    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.195    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[25][30]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.401ns (13.292%)  route 2.616ns (86.708%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.551    -0.805    inst_decoder/regFile/cpu_clk
    SLICE_X33Y26         FDCE                                         r  inst_decoder/regFile/registers_reg[25][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.664 r  inst_decoder/regFile/registers_reg[25][30]/Q
                         net (fo=2, routed)           0.483    -0.181    inst_decoder/regFile/registers_reg[25]_6[30]
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  inst_decoder/regFile/dm_i_228/O
                         net (fo=1, routed)           0.000    -0.136    inst_decoder/regFile/dm_i_228_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.074 r  inst_decoder/regFile/dm_i_94/O
                         net (fo=1, routed)           0.365     0.291    inst_decoder/regFile/dm_i_94_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.108     0.399 f  inst_decoder/regFile/dm_i_52/O
                         net (fo=7, routed)           0.776     1.175    inst_decoder/regFile/registers_reg[1][31]_7
    SLICE_X49Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.220 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           0.992     2.212    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.025     0.521    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.796    
                         clock uncertainty            0.319     1.115    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.411    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[24][21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.401ns (17.062%)  route 1.949ns (82.938%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.560    -0.796    inst_decoder/regFile/cpu_clk
    SLICE_X35Y38         FDCE                                         r  inst_decoder/regFile/registers_reg[24][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  inst_decoder/regFile/registers_reg[24][21]/Q
                         net (fo=2, routed)           0.279    -0.376    inst_decoder/regFile/registers_reg[24]_7[21]
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.045    -0.331 r  inst_decoder/regFile/dm_i_298/O
                         net (fo=1, routed)           0.000    -0.331    inst_decoder/regFile/dm_i_298_n_0
    SLICE_X30Y38         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.269 r  inst_decoder/regFile/dm_i_129/O
                         net (fo=1, routed)           0.287     0.018    inst_decoder/regFile/dm_i_129_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.126 r  inst_decoder/regFile/dm_i_61/O
                         net (fo=6, routed)           0.587     0.713    inst_decoder/regFile/registers_reg[1][31]_8
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.758 r  inst_decoder/regFile/dm_i_27/O
                         net (fo=4, routed)           0.796     1.554    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.022    -0.559    dmem/uart_clk
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.056    -0.503 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.358    -0.145    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.130    
                         clock uncertainty            0.319     0.449    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.745    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.247ns  (logic 0.642ns (28.570%)  route 1.605ns (71.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.869   297.475    segs_inst/upg_done_o
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124   297.599 f  segs_inst/let0[3]_i_1/O
                         net (fo=5, routed)           0.736   298.335    segs_inst/num7_reg[0]_P_0
    SLICE_X56Y17         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.445   300.894    segs_inst/cpu_clk
    SLICE_X56Y17         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X56Y17         FDPE (Recov_fdpe_C_PRE)     -0.361   299.554    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                        299.554    
                         arrival time                        -298.335    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.247ns  (logic 0.642ns (28.570%)  route 1.605ns (71.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.869   297.475    segs_inst/upg_done_o
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124   297.599 f  segs_inst/let0[3]_i_1/O
                         net (fo=5, routed)           0.736   298.335    segs_inst/num7_reg[0]_P_0
    SLICE_X56Y17         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.445   300.894    segs_inst/cpu_clk
    SLICE_X56Y17         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X56Y17         FDCE (Recov_fdce_C_CLR)     -0.319   299.596    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                        299.596    
                         arrival time                        -298.335    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.013ns  (logic 0.642ns (31.892%)  route 1.371ns (68.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.869   297.475    segs_inst/upg_done_o
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.124   297.599 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.502   298.101    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X55Y16         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.445   300.894    segs_inst/cpu_clk
    SLICE_X55Y16         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X55Y16         FDCE (Recov_fdce_C_CLR)     -0.405   299.510    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                        299.510    
                         arrival time                        -298.101    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (cpu_clk_cpuclk rise@304.348ns - uart_clk_cpuclk rise@300.000ns)
  Data Path Delay:        2.013ns  (logic 0.642ns (31.892%)  route 1.371ns (68.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 300.894 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 296.088 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    300.000   300.000 r  
    P17                  IBUF                         0.000   300.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   301.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   292.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   294.428    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   294.524 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.564   296.088    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518   296.606 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.869   297.475    segs_inst/upg_done_o
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.124   297.599 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.502   298.101    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X55Y16         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    304.348   304.348 r  
    P17                  IBUF                         0.000   304.348 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   305.529    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   297.775 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   299.357    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.448 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        1.445   300.894    segs_inst/cpu_clk
    SLICE_X55Y16         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism             -0.660   300.234    
                         clock uncertainty           -0.319   299.915    
    SLICE_X55Y16         FDPE (Recov_fdpe_C_PRE)     -0.359   299.556    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                        299.556    
                         arrival time                        -298.101    
  -------------------------------------------------------------------
                         slack                                  1.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.454%)  route 0.581ns (73.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.392    -0.238    segs_inst/upg_done_o
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.193 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.189    -0.004    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X55Y16         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.830    -0.752    segs_inst/cpu_clk
    SLICE_X55Y16         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism              0.275    -0.477    
                         clock uncertainty            0.319    -0.158    
    SLICE_X55Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.250    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.454%)  route 0.581ns (73.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.630 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.392    -0.238    segs_inst/upg_done_o
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.193 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.189    -0.004    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X55Y16         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.830    -0.752    segs_inst/cpu_clk
    SLICE_X55Y16         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism              0.275    -0.477    
                         clock uncertainty            0.319    -0.158    
    SLICE_X55Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.253    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.854%)  route 0.667ns (76.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.396    -0.233    segs_inst/upg_done_o
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 f  segs_inst/let0[3]_i_1/O
                         net (fo=5, routed)           0.271     0.082    segs_inst/num7_reg[0]_P_0
    SLICE_X56Y17         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.829    -0.753    segs_inst/cpu_clk
    SLICE_X56Y17         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.478    
                         clock uncertainty            0.319    -0.159    
    SLICE_X56Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.226    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.854%)  route 0.667ns (76.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X46Y11         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=99, routed)          0.396    -0.233    segs_inst/upg_done_o
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 f  segs_inst/let0[3]_i_1/O
                         net (fo=5, routed)           0.271     0.082    segs_inst/num7_reg[0]_P_0
    SLICE_X56Y17         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1060, routed)        0.829    -0.753    segs_inst/cpu_clk
    SLICE_X56Y17         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.478    
                         clock uncertainty            0.319    -0.159    
    SLICE_X56Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.230    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.313    





