#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 20 17:28:12 2025
# Process ID         : 278751
# Current directory  : /home/deck/Documents/Edge_Runner/edge_runners
# Command line       : vivado -mode batch -source simulation/uart_Vivado.tcl -journal Vivado/Journals/vivado.jou -log Vivado/Logs/vivado.log
# Log file           : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Logs/vivado.log
# Journal file       : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Journals/vivado.jou
# Running On         : steamdeck
# Platform           : SteamOS
# Operating System   : SteamOS Holo
# Processor Detail   : AMD Custom APU 0405
# CPU Frequency      : 3472.437 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 15531 MB
# Swap memory        : 8839 MB
# Total Virtual      : 24371 MB
# Available Virtual  : 9736 MB
#-----------------------------------------------------------
source simulation/uart_Vivado.tcl
# exec mkdir -p Vivado/Journals
# exec mkdir -p Vivado/Logs
# create_project -force uart_project Vivado/Sims -part xc7z020clg484-1
# add_files /home/deck/Documents/Edge_Runner/edge_runners/definitions_pkg.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/baud_gen.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Divisor.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/FIFO.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_receiver.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_Transmitter.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Mensah_UART.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Testing/Test_UART_tb.sv
# exec mkdir -p Vivado/Sims/uart_project.sim/sim_1/behav/xsim/
# set_property directory Vivado/Sims [get_filesets sim_1]
# set_property top tb_uart_Split [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_uart_Split'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deck/xlinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_Split' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_uart_Split_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/definitions_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_Transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kennedy_Transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kennedy_Receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Mensah_UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_MENSAH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Testing/Test_UART_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_Split
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_Split_behav xil_defaultlib.tb_uart_Split xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deck/xlinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_Split_behav xil_defaultlib.tb_uart_Split xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.definitions_pkg
Compiling module xil_defaultlib.Kennedy_Receiver
Compiling module xil_defaultlib.Kennedy_Transmitter
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.baud_gen
Compiling module xil_defaultlib.uart_MENSAH
Compiling module xil_defaultlib.tb_uart_Split
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_Split_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_uart_Split_behav -key {Behavioral:sim_1:Functional:tb_uart_Split} -tclbatch {tb_uart_Split.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_uart_Split.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
WARNING: file Testing/Uart_Binary.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_uart_Split_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.020 ; gain = 61.316 ; free physical = 2439 ; free virtual = 8941
# run 2000ns
# set backup_folder "/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals"
# exec mkdir -p $backup_folder
# exec bash -c "find . -name \"*.backup.log\" | xargs -r mv -t $backup_folder"
mv: './Backups_logs_journals/vivado_276155.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_276155.backup.log' are the same file
mv: './Backups_logs_journals/vivado_272941.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_272941.backup.log' are the same file
mv: './Backups_logs_journals/vivado_270779.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_270779.backup.log' are the same file
mv: './Backups_logs_journals/vivado_274658.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_274658.backup.log' are the same file
mv: './Backups_logs_journals/vivado_274078.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_274078.backup.log' are the same file
mv: './Backups_logs_journals/vivado_275048.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_275048.backup.log' are the same file
mv: './Backups_logs_journals/vivado_273779.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_273779.backup.log' are the same file
mv: './Backups_logs_journals/vivado_272515.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_272515.backup.log' are the same file
mv: './Backups_logs_journals/vivado_267165.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_267165.backup.log' are the same file
mv: './Backups_logs_journals/vivado_275386.backup.log' and '/home/deck/Documents/Edge_Runner/edge_runners/Backups_logs_journals/vivado_275386.backup.log' are the same file
    while executing
"exec bash -c "find . -name \"*.backup.log\" | xargs -r mv -t $backup_folder""
    (file "simulation/uart_Vivado.tcl" line 40)
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 17:28:27 2025...
