

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Fri Nov 28 08:11:53 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/01/2025 GMT
    14                           ; 
    15                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F62                     SPPDATA         equ	3938	;# 
    89   000F63                     SPPCFG          equ	3939	;# 
    90   000F64                     SPPEPS          equ	3940	;# 
    91   000F65                     SPPCON          equ	3941	;# 
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9B                     OSCTUNE         equ	3995	;# 
   140   000F9D                     PIE1            equ	3997	;# 
   141   000F9E                     PIR1            equ	3998	;# 
   142   000F9F                     IPR1            equ	3999	;# 
   143   000FA0                     PIE2            equ	4000	;# 
   144   000FA1                     PIR2            equ	4001	;# 
   145   000FA2                     IPR2            equ	4002	;# 
   146   000FA6                     EECON1          equ	4006	;# 
   147   000FA7                     EECON2          equ	4007	;# 
   148   000FA8                     EEDATA          equ	4008	;# 
   149   000FA9                     EEADR           equ	4009	;# 
   150   000FAB                     RCSTA           equ	4011	;# 
   151   000FAB                     RCSTA1          equ	4011	;# 
   152   000FAC                     TXSTA           equ	4012	;# 
   153   000FAC                     TXSTA1          equ	4012	;# 
   154   000FAD                     TXREG           equ	4013	;# 
   155   000FAD                     TXREG1          equ	4013	;# 
   156   000FAE                     RCREG           equ	4014	;# 
   157   000FAE                     RCREG1          equ	4014	;# 
   158   000FAF                     SPBRG           equ	4015	;# 
   159   000FAF                     SPBRG1          equ	4015	;# 
   160   000FB0                     SPBRGH          equ	4016	;# 
   161   000FB1                     T3CON           equ	4017	;# 
   162   000FB2                     TMR3            equ	4018	;# 
   163   000FB2                     TMR3L           equ	4018	;# 
   164   000FB3                     TMR3H           equ	4019	;# 
   165   000FB4                     CMCON           equ	4020	;# 
   166   000FB5                     CVRCON          equ	4021	;# 
   167   000FB6                     ECCP1AS         equ	4022	;# 
   168   000FB6                     CCP1AS          equ	4022	;# 
   169   000FB7                     ECCP1DEL        equ	4023	;# 
   170   000FB7                     CCP1DEL         equ	4023	;# 
   171   000FB8                     BAUDCON         equ	4024	;# 
   172   000FB8                     BAUDCTL         equ	4024	;# 
   173   000FBA                     CCP2CON         equ	4026	;# 
   174   000FBB                     CCPR2           equ	4027	;# 
   175   000FBB                     CCPR2L          equ	4027	;# 
   176   000FBC                     CCPR2H          equ	4028	;# 
   177   000FBD                     CCP1CON         equ	4029	;# 
   178   000FBD                     ECCP1CON        equ	4029	;# 
   179   000FBE                     CCPR1           equ	4030	;# 
   180   000FBE                     CCPR1L          equ	4030	;# 
   181   000FBF                     CCPR1H          equ	4031	;# 
   182   000FC0                     ADCON2          equ	4032	;# 
   183   000FC1                     ADCON1          equ	4033	;# 
   184   000FC2                     ADCON0          equ	4034	;# 
   185   000FC3                     ADRES           equ	4035	;# 
   186   000FC3                     ADRESL          equ	4035	;# 
   187   000FC4                     ADRESH          equ	4036	;# 
   188   000FC5                     SSPCON2         equ	4037	;# 
   189   000FC6                     SSPCON1         equ	4038	;# 
   190   000FC7                     SSPSTAT         equ	4039	;# 
   191   000FC8                     SSPADD          equ	4040	;# 
   192   000FC9                     SSPBUF          equ	4041	;# 
   193   000FCA                     T2CON           equ	4042	;# 
   194   000FCB                     PR2             equ	4043	;# 
   195   000FCB                     MEMCON          equ	4043	;# 
   196   000FCC                     TMR2            equ	4044	;# 
   197   000FCD                     T1CON           equ	4045	;# 
   198   000FCE                     TMR1            equ	4046	;# 
   199   000FCE                     TMR1L           equ	4046	;# 
   200   000FCF                     TMR1H           equ	4047	;# 
   201   000FD0                     RCON            equ	4048	;# 
   202   000FD1                     WDTCON          equ	4049	;# 
   203   000FD2                     HLVDCON         equ	4050	;# 
   204   000FD2                     LVDCON          equ	4050	;# 
   205   000FD3                     OSCCON          equ	4051	;# 
   206   000FD5                     T0CON           equ	4053	;# 
   207   000FD6                     TMR0            equ	4054	;# 
   208   000FD6                     TMR0L           equ	4054	;# 
   209   000FD7                     TMR0H           equ	4055	;# 
   210   000FD8                     STATUS          equ	4056	;# 
   211   000FD9                     FSR2            equ	4057	;# 
   212   000FD9                     FSR2L           equ	4057	;# 
   213   000FDA                     FSR2H           equ	4058	;# 
   214   000FDB                     PLUSW2          equ	4059	;# 
   215   000FDC                     PREINC2         equ	4060	;# 
   216   000FDD                     POSTDEC2        equ	4061	;# 
   217   000FDE                     POSTINC2        equ	4062	;# 
   218   000FDF                     INDF2           equ	4063	;# 
   219   000FE0                     BSR             equ	4064	;# 
   220   000FE1                     FSR1            equ	4065	;# 
   221   000FE1                     FSR1L           equ	4065	;# 
   222   000FE2                     FSR1H           equ	4066	;# 
   223   000FE3                     PLUSW1          equ	4067	;# 
   224   000FE4                     PREINC1         equ	4068	;# 
   225   000FE5                     POSTDEC1        equ	4069	;# 
   226   000FE6                     POSTINC1        equ	4070	;# 
   227   000FE7                     INDF1           equ	4071	;# 
   228   000FE8                     WREG            equ	4072	;# 
   229   000FE9                     FSR0            equ	4073	;# 
   230   000FE9                     FSR0L           equ	4073	;# 
   231   000FEA                     FSR0H           equ	4074	;# 
   232   000FEB                     PLUSW0          equ	4075	;# 
   233   000FEC                     PREINC0         equ	4076	;# 
   234   000FED                     POSTDEC0        equ	4077	;# 
   235   000FEE                     POSTINC0        equ	4078	;# 
   236   000FEF                     INDF0           equ	4079	;# 
   237   000FF0                     INTCON3         equ	4080	;# 
   238   000FF1                     INTCON2         equ	4081	;# 
   239   000FF2                     INTCON          equ	4082	;# 
   240   000FF3                     PROD            equ	4083	;# 
   241   000FF3                     PRODL           equ	4083	;# 
   242   000FF4                     PRODH           equ	4084	;# 
   243   000FF5                     TABLAT          equ	4085	;# 
   244   000FF6                     TBLPTR          equ	4086	;# 
   245   000FF6                     TBLPTRL         equ	4086	;# 
   246   000FF7                     TBLPTRH         equ	4087	;# 
   247   000FF8                     TBLPTRU         equ	4088	;# 
   248   000FF9                     PCLAT           equ	4089	;# 
   249   000FF9                     PC              equ	4089	;# 
   250   000FF9                     PCL             equ	4089	;# 
   251   000FFA                     PCLATH          equ	4090	;# 
   252   000FFB                     PCLATU          equ	4091	;# 
   253   000FFC                     STKPTR          equ	4092	;# 
   254   000FFD                     TOS             equ	4093	;# 
   255   000FFD                     TOSL            equ	4093	;# 
   256   000FFE                     TOSH            equ	4094	;# 
   257   000FFF                     TOSU            equ	4095	;# 
   258   000F8A                     _LATB           set	3978
   259   000F80                     _PORTA          set	3968
   260   000F89                     _LATA           set	3977
   261   000F93                     _TRISB          set	3987
   262                           
   263                           ; #config settings
   264                           
   265                           	psect	cinit
   266   000812                     __pcinit:
   267                           	callstack 0
   268   000812                     start_initialization:
   269                           	callstack 0
   270   000812                     __initialization:
   271                           	callstack 0
   272   000812                     end_of_initialization:
   273                           	callstack 0
   274   000812                     __end_of__initialization:
   275                           	callstack 0
   276   000812  0100               	movlb	0
   277   000814  EF01  F004         	goto	_main	;jump to C main() function
   278                           
   279                           	psect	cstackCOMRAM
   280   000000                     __pcstackCOMRAM:
   281                           	callstack 0
   282   000000                     
   283                           ; 1 bytes @ 0x0
   284 ;;
   285 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   286 ;;
   287 ;; *************** function _main *****************
   288 ;; Defined at:
   289 ;;		line 4 in file "main.c"
   290 ;; Parameters:    Size  Location     Type
   291 ;;		None
   292 ;; Auto vars:     Size  Location     Type
   293 ;;		None
   294 ;; Return value:  Size  Location     Type
   295 ;;                  1    wreg      void 
   296 ;; Registers used:
   297 ;;		None
   298 ;; Tracked objects:
   299 ;;		On entry : 0/0
   300 ;;		On exit  : 0/0
   301 ;;		Unchanged: 0/0
   302 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   303 ;;      Params:         0       0       0       0       0       0       0       0       0
   304 ;;      Locals:         0       0       0       0       0       0       0       0       0
   305 ;;      Temps:          0       0       0       0       0       0       0       0       0
   306 ;;      Totals:         0       0       0       0       0       0       0       0       0
   307 ;;Total ram usage:        0 bytes
   308 ;; This function calls:
   309 ;;		Nothing
   310 ;; This function is called by:
   311 ;;		Startup code after reset
   312 ;; This function uses a non-reentrant model
   313 ;;
   314                           
   315                           	psect	text0
   316   000802                     __ptext0:
   317                           	callstack 0
   318   000802                     _main:
   319                           	callstack 31
   320   000802                     
   321                           ;main.c: 6:     TRISB=0x00;
   322   000802  6A93               	clrf	147,c	;volatile
   323                           
   324                           ;main.c: 7:     LATA=0x00;
   325   000804  6A89               	clrf	137,c	;volatile
   326   000806                     l13:
   327                           
   328                           ;main.c: 10:         PORTA=LATB;
   329   000806  CF8A FF80          	movff	3978,3968	;volatile
   330   00080A  EF03  F004         	goto	l13
   331   00080E  EFFE  F03F         	goto	start
   332   000812                     __end_of_main:
   333                           	callstack 0
   334                           
   335                           	psect	smallconst
   336   000800                     __psmallconst:
   337                           	callstack 0
   338   000800  00                 	db	0
   339   000801  00                 	db	0	; dummy byte at the end
   340   000800                     __smallconst    set	__psmallconst
   341   000800                     __mediumconst   set	__psmallconst
   342   000000                     __activetblptr  equ	0
   343                           
   344                           	psect	rparam
   345   000001                     ___rparam_used  equ	1
   346   000000                     ___param_bank   equ	0
   347   000000                     __Lparam        equ	__Lrparam
   348   000000                     __Hparam        equ	__Hrparam
   349                           
   350                           	psect	config
   351                           
   352                           ;Config register CONFIG1L @ 0x300000
   353                           ;	PLL Prescaler Selection bits
   354                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   355                           ;	System Clock Postscaler Selection bits
   356                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   357                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   358                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   359   300000                     	org	3145728
   360   300000  00                 	db	0
   361                           
   362                           ;Config register CONFIG1H @ 0x300001
   363                           ;	Oscillator Selection bits
   364                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   365                           ;	Fail-Safe Clock Monitor Enable bit
   366                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   367                           ;	Internal/External Oscillator Switchover bit
   368                           ;	IESO = OFF, Oscillator Switchover mode disabled
   369   300001                     	org	3145729
   370   300001  08                 	db	8
   371                           
   372                           ;Config register CONFIG2L @ 0x300002
   373                           ;	Power-up Timer Enable bit
   374                           ;	PWRT = OFF, PWRT disabled
   375                           ;	Brown-out Reset Enable bits
   376                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   377                           ;	Brown-out Reset Voltage bits
   378                           ;	BORV = 3, Minimum setting 2.05V
   379                           ;	USB Voltage Regulator Enable bit
   380                           ;	VREGEN = OFF, USB voltage regulator disabled
   381   300002                     	org	3145730
   382   300002  19                 	db	25
   383                           
   384                           ;Config register CONFIG2H @ 0x300003
   385                           ;	Watchdog Timer Enable bit
   386                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   387                           ;	Watchdog Timer Postscale Select bits
   388                           ;	WDTPS = 32768, 1:32768
   389   300003                     	org	3145731
   390   300003  1E                 	db	30
   391                           
   392                           ; Padding undefined space
   393   300004                     	org	3145732
   394   300004  FF                 	db	255
   395                           
   396                           ;Config register CONFIG3H @ 0x300005
   397                           ;	CCP2 MUX bit
   398                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   399                           ;	PORTB A/D Enable bit
   400                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   401                           ;	Low-Power Timer 1 Oscillator Enable bit
   402                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   403                           ;	MCLR Pin Enable bit
   404                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   405   300005                     	org	3145733
   406   300005  80                 	db	128
   407                           
   408                           ;Config register CONFIG4L @ 0x300006
   409                           ;	Stack Full/Underflow Reset Enable bit
   410                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   411                           ;	Single-Supply ICSP Enable bit
   412                           ;	LVP = OFF, Single-Supply ICSP disabled
   413                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   414                           ;	ICPRT = OFF, ICPORT disabled
   415                           ;	Extended Instruction Set Enable bit
   416                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   417                           ;	Background Debugger Enable bit
   418                           ;	DEBUG = 0x1, unprogrammed default
   419   300006                     	org	3145734
   420   300006  80                 	db	128
   421                           
   422                           ; Padding undefined space
   423   300007                     	org	3145735
   424   300007  FF                 	db	255
   425                           
   426                           ;Config register CONFIG5L @ 0x300008
   427                           ;	Code Protection bit
   428                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   429                           ;	Code Protection bit
   430                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   431                           ;	Code Protection bit
   432                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   433                           ;	Code Protection bit
   434                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   435   300008                     	org	3145736
   436   300008  0F                 	db	15
   437                           
   438                           ;Config register CONFIG5H @ 0x300009
   439                           ;	Boot Block Code Protection bit
   440                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   441                           ;	Data EEPROM Code Protection bit
   442                           ;	CPD = OFF, Data EEPROM is not code-protected
   443   300009                     	org	3145737
   444   300009  C0                 	db	192
   445                           
   446                           ;Config register CONFIG6L @ 0x30000A
   447                           ;	Write Protection bit
   448                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   449                           ;	Write Protection bit
   450                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   451                           ;	Write Protection bit
   452                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   453                           ;	Write Protection bit
   454                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   455   30000A                     	org	3145738
   456   30000A  0F                 	db	15
   457                           
   458                           ;Config register CONFIG6H @ 0x30000B
   459                           ;	Configuration Register Write Protection bit
   460                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   461                           ;	Boot Block Write Protection bit
   462                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   463                           ;	Data EEPROM Write Protection bit
   464                           ;	WRTD = OFF, Data EEPROM is not write-protected
   465   30000B                     	org	3145739
   466   30000B  E0                 	db	224
   467                           
   468                           ;Config register CONFIG7L @ 0x30000C
   469                           ;	Table Read Protection bit
   470                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   471                           ;	Table Read Protection bit
   472                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   473                           ;	Table Read Protection bit
   474                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   475                           ;	Table Read Protection bit
   476                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   477   30000C                     	org	3145740
   478   30000C  0F                 	db	15
   479                           
   480                           ;Config register CONFIG7H @ 0x30000D
   481                           ;	Boot Block Table Read Protection bit
   482                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   483   30000D                     	org	3145741
   484   30000D  40                 	db	64
   485                           tosu	equ	0xFFF
   486                           tosh	equ	0xFFE
   487                           tosl	equ	0xFFD
   488                           stkptr	equ	0xFFC
   489                           pclatu	equ	0xFFB
   490                           pclath	equ	0xFFA
   491                           pcl	equ	0xFF9
   492                           tblptru	equ	0xFF8
   493                           tblptrh	equ	0xFF7
   494                           tblptrl	equ	0xFF6
   495                           tablat	equ	0xFF5
   496                           prodh	equ	0xFF4
   497                           prodl	equ	0xFF3
   498                           indf0	equ	0xFEF
   499                           postinc0	equ	0xFEE
   500                           postdec0	equ	0xFED
   501                           preinc0	equ	0xFEC
   502                           plusw0	equ	0xFEB
   503                           fsr0h	equ	0xFEA
   504                           fsr0l	equ	0xFE9
   505                           wreg	equ	0xFE8
   506                           indf1	equ	0xFE7
   507                           postinc1	equ	0xFE6
   508                           postdec1	equ	0xFE5
   509                           preinc1	equ	0xFE4
   510                           plusw1	equ	0xFE3
   511                           fsr1h	equ	0xFE2
   512                           fsr1l	equ	0xFE1
   513                           bsr	equ	0xFE0
   514                           indf2	equ	0xFDF
   515                           postinc2	equ	0xFDE
   516                           postdec2	equ	0xFDD
   517                           preinc2	equ	0xFDC
   518                           plusw2	equ	0xFDB
   519                           fsr2h	equ	0xFDA
   520                           fsr2l	equ	0xFD9
   521                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         127      0       0      0.0%
BITBIGSFRl          32      0       0      0.0%
COMRAM              95      0       0      0.0%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Fri Nov 28 08:11:53 2025

                     l13 0806                      l802 0802                     _LATA 0F89  
                   _LATB 0F8A                     _main 0802                     start 7FFC  
           ___param_bank 0000                    ?_main 0000                    _PORTA 0F80  
                  _TRISB 0F93          __initialization 0812             __end_of_main 0812  
                 ??_main 0000            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0800               __accesstop 0060  __end_of__initialization 0812  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0812  
                __ramtop 0800                  __ptext0 0802     end_of_initialization 0812  
    start_initialization 0812              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
