$date
	Sun Oct 23 06:16:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#337061
b1 !
1"
#337062
b1 &
b1 %
1$
#337063
0"
#337066
1#
#337070
b0 &
0#
b0 %
0$
#1386134
b110 &
b110 %
1$
b110 !
1"
#1386135
0"
#1386138
b11 &
b11 %
#1386142
b1010 &
b1010 %
#1386146
b101 &
b101 %
#1386150
b10000 &
b10000 %
#1386154
b1000 &
b1000 %
#1386158
b100 &
b100 %
#1386162
b10 &
b10 %
#1386166
b1 &
1#
b1 %
#1386170
b0 &
b0 %
0#
0$
#2344183
b10001 !
1"
#2344186
b10001 &
b10001 %
1$
#2344187
0"
#2344190
b110100 &
b110100 %
#2344194
b11010 &
b11010 %
#2344198
b1101 &
b1101 %
#2344202
b101000 &
b101000 %
#2344206
b10100 &
b10100 %
#2344210
b1010 &
b1010 %
#2344214
b101 &
b101 %
#2344218
b10000 &
b10000 %
#2344222
b1000 &
b1000 %
#2344226
b100 &
b100 %
#2344230
b10 &
b10 %
#2344234
b1 &
b1 %
1#
#2344238
b0 &
0#
b0 %
0$
#4500012
