Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 00:49:29 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  93          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (172)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line47/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line47/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: uart/receiver/received_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (172)
--------------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.479        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.479        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.506ns (41.571%)  route 3.522ns (58.429%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.068    11.114    uart/baudrate_gen/clear
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y11         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.506ns (41.571%)  route 3.522ns (58.429%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.068    11.114    uart/baudrate_gen/clear
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y11         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.506ns (41.571%)  route 3.522ns (58.429%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.068    11.114    uart/baudrate_gen/clear
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y11         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.506ns (41.571%)  route 3.522ns (58.429%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.068    11.114    uart/baudrate_gen/clear
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y11         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.506ns (42.490%)  route 3.392ns (57.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.938    10.984    uart/baudrate_gen/clear
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X39Y12         FDRE (Setup_fdre_C_R)       -0.429    14.593    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.506ns (42.490%)  route 3.392ns (57.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.938    10.984    uart/baudrate_gen/clear
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X39Y12         FDRE (Setup_fdre_C_R)       -0.429    14.593    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.506ns (42.490%)  route 3.392ns (57.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.938    10.984    uart/baudrate_gen/clear
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X39Y12         FDRE (Setup_fdre_C_R)       -0.429    14.593    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.506ns (42.490%)  route 3.392ns (57.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.938    10.984    uart/baudrate_gen/clear
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X39Y12         FDRE (Setup_fdre_C_R)       -0.429    14.593    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 2.506ns (42.573%)  route 3.380ns (57.427%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.926    10.973    uart/baudrate_gen/clear
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrate_gen/clk
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y10         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 2.506ns (42.573%)  route 3.380ns (57.427%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    uart/baudrate_gen/counter_reg[0]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.803     8.505    uart/baudrate_gen/p_0_in_0[30]
    SLICE_X37Y12         LUT2 (Prop_lut2_I0_O)        0.306     8.811 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           1.112     9.922    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.046 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.926    10.973    uart/baudrate_gen/clear
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrate_gen/clk
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y10         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  3.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[11]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[15]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X39Y9          FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[19]
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X39Y9          FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X39Y9          FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[31]
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    uart/baudrate_gen/clk
    SLICE_X39Y12         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[3]
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    uart/baudrate_gen/clk
    SLICE_X39Y5          FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    uart/baudrate_gen/clk
    SLICE_X39Y6          FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[7]
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X39Y6          FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    uart/baudrate_gen/clk
    SLICE_X39Y6          FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrate_gen/clk
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[23]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrate_gen/clk
    SLICE_X39Y10         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[27]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrate_gen/clk
    SLICE_X39Y11         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.707    uart/baudrate_gen/counter_reg[10]
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  uart/baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    uart/baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X39Y7          FDRE                                         r  uart/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrate_gen/clk
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.707    uart/baudrate_gen/counter_reg[14]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  uart/baudrate_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    uart/baudrate_gen/counter_reg[12]_i_1_n_5
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrate_gen/clk
    SLICE_X39Y8          FDRE                                         r  uart/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y0    nolabel_line47/genblk1[0].fDiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y4    uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y5    uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y7    uart/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y7    uart/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    uart/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    uart/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    uart/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    uart/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    nolabel_line47/genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    nolabel_line47/genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    nolabel_line47/genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y0    nolabel_line47/genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    uart/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    uart/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y7    uart/baudrate_gen/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.211ns  (logic 21.860ns (44.421%)  route 27.351ns (55.579%))
  Logic Levels:           96  (CARRY4=79 FDRE=1 LUT1=1 LUT2=7 LUT3=7 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.251    35.096    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    35.425 r  inputControl/ALU_Result0__972_carry_i_38/O
                         net (fo=1, routed)           0.000    35.425    inputControl/ALU_Result0__972_carry_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.823 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.823    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.937 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.937    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.051    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.165    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.322 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.549    37.870    inputControl/ALU_Result0_carry__2[3]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    38.199 r  inputControl/ALU_Result0__972_carry__0_i_18/O
                         net (fo=1, routed)           0.000    38.199    inputControl/ALU_Result0__972_carry__0_i_18_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.749 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.749    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.863 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.863    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.977 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.977    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.134 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.712    40.846    inputControl/ALU_Result0_carry__2[2]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.175 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    41.175    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.551 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.551    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.668 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.668    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.785 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.785    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.902 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.902    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.059 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.523    43.583    inputControl/ALU_Result0_carry__2[1]
    SLICE_X48Y5          LUT2 (Prop_lut2_I0_O)        0.332    43.915 r  inputControl/ALU_Result0__972_carry_i_13/O
                         net (fo=1, routed)           0.000    43.915    inputControl/ALU_Result0__972_carry_i_13_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.465 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.465    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.579 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.579    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.693 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.693    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.807 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.807    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.964 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          1.170    46.134    inputControl/ALU_Result0_carry__2[0]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    46.463 r  inputControl/ALU_Result0__972_carry_i_5/O
                         net (fo=1, routed)           0.000    46.463    ALU/ALU_Result0__972_carry__0_1[1]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.013 r  ALU/ALU_Result0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    47.013    ALU/ALU_Result0__972_carry_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  ALU/ALU_Result0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.127    ALU/ALU_Result0__972_carry__0_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  ALU/ALU_Result0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    47.241    ALU/ALU_Result0__972_carry__1_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.355 r  ALU/ALU_Result0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.355    ALU/ALU_Result0__972_carry__2_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.626 r  ALU/ALU_Result0__972_carry__3/CO[0]
                         net (fo=1, routed)           1.212    48.838    ALU/ALU_Result0__0[0]
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.373    49.211 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    49.211    ALU/p_0_in[0]
    SLICE_X55Y0          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.861ns  (logic 20.324ns (43.371%)  route 26.537ns (56.629%))
  Logic Levels:           90  (CARRY4=74 FDRE=1 LUT1=1 LUT2=7 LUT3=6 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.251    35.096    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    35.425 r  inputControl/ALU_Result0__972_carry_i_38/O
                         net (fo=1, routed)           0.000    35.425    inputControl/ALU_Result0__972_carry_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.823 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.823    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.937 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.937    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.051    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.165    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.322 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.549    37.870    inputControl/ALU_Result0_carry__2[3]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    38.199 r  inputControl/ALU_Result0__972_carry__0_i_18/O
                         net (fo=1, routed)           0.000    38.199    inputControl/ALU_Result0__972_carry__0_i_18_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.749 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.749    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.863 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.863    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.977 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.977    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.134 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.712    40.846    inputControl/ALU_Result0_carry__2[2]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.175 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    41.175    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.551 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.551    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.668 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.668    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.785 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.785    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.902 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.902    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.059 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.523    43.583    inputControl/ALU_Result0_carry__2[1]
    SLICE_X48Y5          LUT2 (Prop_lut2_I0_O)        0.332    43.915 r  inputControl/ALU_Result0__972_carry_i_13/O
                         net (fo=1, routed)           0.000    43.915    inputControl/ALU_Result0__972_carry_i_13_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.465 r  inputControl/ALU_Result0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.465    inputControl/ALU_Result0__972_carry_i_2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.579 r  inputControl/ALU_Result0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.579    inputControl/ALU_Result0__972_carry__0_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.693 r  inputControl/ALU_Result0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.693    inputControl/ALU_Result0__972_carry__1_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.807 r  inputControl/ALU_Result0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.807    inputControl/ALU_Result0__972_carry__2_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.964 r  inputControl/ALU_Result0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          1.569    46.532    inputControl/ALU_Result0_carry__2[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.329    46.861 r  inputControl/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    46.861    ALU/ALU_Result_reg[14]_0[0]
    SLICE_X55Y1          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.030ns  (logic 18.946ns (43.030%)  route 25.084ns (56.970%))
  Logic Levels:           84  (CARRY4=69 FDRE=1 LUT1=1 LUT2=6 LUT3=6 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.251    35.096    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    35.425 r  inputControl/ALU_Result0__972_carry_i_38/O
                         net (fo=1, routed)           0.000    35.425    inputControl/ALU_Result0__972_carry_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.823 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.823    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.937 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.937    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.051    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.165    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.322 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.549    37.870    inputControl/ALU_Result0_carry__2[3]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    38.199 r  inputControl/ALU_Result0__972_carry__0_i_18/O
                         net (fo=1, routed)           0.000    38.199    inputControl/ALU_Result0__972_carry__0_i_18_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.749 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.749    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.863 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.863    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.977 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.977    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.134 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.712    40.846    inputControl/ALU_Result0_carry__2[2]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.175 r  inputControl/ALU_Result0__972_carry_i_20/O
                         net (fo=1, routed)           0.000    41.175    inputControl/ALU_Result0__972_carry_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.551 r  inputControl/ALU_Result0__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.551    inputControl/ALU_Result0__972_carry_i_10_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.668 r  inputControl/ALU_Result0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.668    inputControl/ALU_Result0__972_carry__0_i_6_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.785 r  inputControl/ALU_Result0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.785    inputControl/ALU_Result0__972_carry__1_i_6_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.902 r  inputControl/ALU_Result0__972_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.902    inputControl/ALU_Result0__972_carry_i_7_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.059 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.638    43.698    inputControl/ALU_Result0_carry__2[1]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.332    44.030 r  inputControl/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    44.030    ALU/ALU_Result_reg[14]_0[1]
    SLICE_X55Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.558ns  (logic 17.730ns (42.663%)  route 23.828ns (57.337%))
  Logic Levels:           78  (CARRY4=64 FDRE=1 LUT1=1 LUT2=6 LUT3=5 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.251    35.096    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    35.425 r  inputControl/ALU_Result0__972_carry_i_38/O
                         net (fo=1, routed)           0.000    35.425    inputControl/ALU_Result0__972_carry_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.823 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.823    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.937 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.937    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.051    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.165    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.322 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.549    37.870    inputControl/ALU_Result0_carry__2[3]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    38.199 r  inputControl/ALU_Result0__972_carry__0_i_18/O
                         net (fo=1, routed)           0.000    38.199    inputControl/ALU_Result0__972_carry__0_i_18_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.749 r  inputControl/ALU_Result0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.749    inputControl/ALU_Result0__972_carry__0_i_11_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.863 r  inputControl/ALU_Result0__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.863    inputControl/ALU_Result0__972_carry_i_14_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.977 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.977    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.134 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          2.095    41.229    inputControl/ALU_Result0_carry__2[2]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.329    41.558 r  inputControl/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    41.558    ALU/ALU_Result_reg[14]_0[2]
    SLICE_X55Y1          FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.772ns  (logic 16.466ns (42.469%)  route 22.306ns (57.531%))
  Logic Levels:           73  (CARRY4=60 FDRE=1 LUT1=1 LUT2=6 LUT3=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.251    35.096    inputControl/ALU_Result0_carry__2[4]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    35.425 r  inputControl/ALU_Result0__972_carry_i_38/O
                         net (fo=1, routed)           0.000    35.425    inputControl/ALU_Result0__972_carry_i_38_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.823 r  inputControl/ALU_Result0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.823    inputControl/ALU_Result0__972_carry_i_28_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.937 r  inputControl/ALU_Result0__972_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.937    inputControl/ALU_Result0__972_carry_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.051 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.051    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.165 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.165    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.322 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          2.122    38.443    inputControl/ALU_Result0_carry__2[3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.329    38.772 r  inputControl/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    38.772    ALU/ALU_Result_reg[14]_0[3]
    SLICE_X55Y1          FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.952ns  (logic 15.240ns (42.390%)  route 20.712ns (57.610%))
  Logic Levels:           67  (CARRY4=55 FDRE=1 LUT1=1 LUT2=6 LUT3=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.422    32.613    inputControl/ALU_Result0_carry__2[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    32.945 r  inputControl/ALU_Result0__972_carry_i_40/O
                         net (fo=1, routed)           0.000    32.945    inputControl/ALU_Result0__972_carry_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.346 r  inputControl/ALU_Result0__972_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.346    inputControl/ALU_Result0__972_carry_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.460 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.460    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.574 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.574    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.688 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.688    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.845 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.778    35.623    inputControl/ALU_Result0_carry__2[4]
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.329    35.952 r  inputControl/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    35.952    ALU/ALU_Result_reg[14]_0[4]
    SLICE_X54Y0          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.059ns  (logic 14.011ns (42.382%)  route 19.048ns (57.618%))
  Logic Levels:           61  (CARRY4=50 FDRE=1 LUT1=1 LUT2=6 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.398    29.821    inputControl/ALU_Result0_carry__2[6]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.329    30.150 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    30.150    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.683 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.683    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.800 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.800    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.917 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.917    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.034 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.034    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.191 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.536    32.727    inputControl/ALU_Result0_carry__2[5]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.332    33.059 r  inputControl/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    33.059    ALU/ALU_Result_reg[14]_0[5]
    SLICE_X55Y2          FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.728ns  (logic 12.638ns (41.129%)  route 18.090ns (58.871%))
  Logic Levels:           55  (CARRY4=45 FDRE=1 LUT1=1 LUT2=5 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.274    27.136    inputControl/ALU_Result0_carry__2[7]
    SLICE_X44Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.924 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.924    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.038 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.038    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.152 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.152    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.266    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.423 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.976    30.399    inputControl/ALU_Result0_carry__2[6]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.329    30.728 r  inputControl/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    30.728    ALU/ALU_Result_reg[14]_0[6]
    SLICE_X55Y2          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.293ns  (logic 11.354ns (40.130%)  route 16.939ns (59.870%))
  Logic Levels:           50  (CARRY4=40 FDRE=1 LUT1=1 LUT2=5 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.864    24.649    inputControl/ALU_Result0_carry__2[8]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    24.978 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    24.978    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.354 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.354    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.471 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.471    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.588 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.588    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.705 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.705    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.862 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          2.099    27.961    inputControl/ALU_Result0_carry__2[7]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.332    28.293 r  inputControl/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    28.293    ALU/ALU_Result_reg[14]_0[7]
    SLICE_X55Y2          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.344ns  (logic 10.138ns (40.002%)  route 15.206ns (59.998%))
  Logic Levels:           44  (CARRY4=35 FDRE=1 LUT1=1 LUT2=5 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[3]/C
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[3]/Q
                         net (fo=33, routed)          3.851     4.369    inputControl/Q[2]
    SLICE_X43Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.493 r  inputControl/ALU_Result0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.493    ALU/S[3]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.894 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.894    ALU/ALU_Result0_carry_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  ALU/ALU_Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    ALU/ALU_Result0_carry__0_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  ALU/ALU_Result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.122    ALU/ALU_Result0_carry__1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.236    inputControl/CO[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.507 r  inputControl/ALU_Result_reg[15]_i_3/CO[0]
                         net (fo=20, routed)          1.613     7.121    inputControl/ALU_Result0_carry__2[14]
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.373     7.494 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     7.494    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.027 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.027    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.144    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.378    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.535 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.453     9.987    inputControl/ALU_Result0_carry__2[13]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.332    10.319 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.319    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.869 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.869    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.983    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.097    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.211    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.368 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          1.399    12.767    inputControl/ALU_Result0_carry__2[12]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.096 r  inputControl/ALU_Result[12]_i_21/O
                         net (fo=1, routed)           0.000    13.096    inputControl/ALU_Result[12]_i_21_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.497 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.497    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.611 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.611    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.725 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.725    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.839    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.996 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.623    15.619    inputControl/ALU_Result0_carry__2[11]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.329    15.948 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.948    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.481 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.481    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.598 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.598    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.715 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.715    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.832    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.989 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.199    18.188    inputControl/ALU_Result0_carry__2[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.332    18.520 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    18.520    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.070    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.184    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.298    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.412    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.569 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.838    21.407    inputControl/ALU_Result0_carry__2[9]
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.329    21.736 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    21.736    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.286 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.286    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.400 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.400    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.514    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.628    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.785 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          2.230    25.015    inputControl/ALU_Result0_carry__2[8]
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.329    25.344 r  inputControl/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    25.344    ALU/ALU_Result_reg[14]_0[8]
    SLICE_X56Y3          FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.414%)  route 0.156ns (45.586%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE                         0.000     0.000 r  inputControl/pos_reg[1]/C
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/pos_reg[1]/Q
                         net (fo=37, routed)          0.156     0.297    uart/receiver/pos_reg[1]
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  uart/receiver/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    inputControl/pos_reg[1]_2
    SLICE_X43Y1          FDRE                                         r  inputControl/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X63Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X63Y1          FDRE                                         r  nolabel_line47/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X63Y0          FDRE                                         r  nolabel_line47/genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X61Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X61Y1          FDRE                                         r  nolabel_line47/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X61Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X61Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X61Y0          FDRE                                         r  nolabel_line47/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X65Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X65Y1          FDRE                                         r  nolabel_line47/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X65Y3          FDRE                                         r  nolabel_line47/genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE                         0.000     0.000 r  nolabel_line47/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line47/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line47/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X57Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line47/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line47/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X57Y0          FDRE                                         r  nolabel_line47/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.371%)  route 0.169ns (47.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.169     0.310    uart/receiver/count_reg[0]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    uart/receiver/p_0_in[5]
    SLICE_X36Y1          FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.170     0.311    uart/receiver/received
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.356    uart/receiver/received_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





