library verilog;
use verilog.vl_types.all;
entity tb_master_node is
    generic(
        DATA_WIDTH      : integer := 34
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of DATA_WIDTH : constant is 1;
end tb_master_node;
