#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2831bc0 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0x280eb68 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0x280eb90 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0x280ebb8 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0x28b7a40_0 .net "PC_plus_1", 15 0, L_0x28c7e60; 1 drivers
v0x28b7e50_0 .var "clk", 0 0;
v0x28b7ed0_0 .net "halt", 0 0, L_0x28c7ec0; 1 drivers
v0x28b7f50_0 .var "rst_n", 0 0;
v0x28b7fd0_0 .var/i "total_cycles", 31 0;
E_0x288a0b0 .event posedge, v0x28b5f20_0;
S_0x2863830 .scope module, "WISC_F14" "cpu" 2 12, 3 1, S_0x2831bc0;
 .timescale 0 0;
L_0x28c7e60 .functor BUFZ 16, v0x28ae5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x28c7ec0 .functor AND 1, v0x28ac6b0_0, v0x28af830_0, C4<1>, C4<1>;
v0x28b5070_0 .net "allow_hlt", 0 0, v0x28af830_0; 1 drivers
v0x28b5320_0 .net "alu_func_ID_EX", 2 0, v0x28aba40_0; 1 drivers
v0x28b53f0_0 .net "br_instr_ID_EX", 0 0, v0x28ab9a0_0; 1 drivers
v0x28b54c0_0 .net "byp0_DM", 0 0, v0x28abc00_0; 1 drivers
v0x28b5590_0 .net "byp0_EX", 0 0, v0x28abd20_0; 1 drivers
v0x28b5660_0 .net "byp1_DM", 0 0, v0x28abda0_0; 1 drivers
v0x28b5730_0 .net "byp1_EX", 0 0, v0x28abc80_0; 1 drivers
v0x28b5800_0 .net "cc_ID_EX", 2 0, L_0x28bac00; 1 drivers
v0x28b5920_0 .net "clk", 0 0, v0x28b7e50_0; 1 drivers
v0x28b59a0_0 .net "clk_nv_ID_EX", 0 0, v0x28abf50_0; 1 drivers
v0x28b5a20_0 .net "clk_z_ID_EX", 0 0, v0x28ac090_0; 1 drivers
v0x28b5af0_0 .net "d_rdy", 0 0, v0x28b03e0_0; 1 drivers
v0x28b5bc0_0 .net "dm_rd_data_EX_DM", 15 0, v0x28b4e70_0; 1 drivers
v0x28b5c90_0 .net "dm_re_EX_DM", 0 0, v0x28ac1e0_0; 1 drivers
v0x28b5e20_0 .net "dm_we_EX_DM", 0 0, v0x28ac5b0_0; 1 drivers
v0x28b5ea0_0 .net "dst_EX_DM", 15 0, v0x28a3d90_0; 1 drivers
v0x28b5d10_0 .net "dst_ID_EX", 15 0, L_0x28c7a10; 1 drivers
v0x28b5fb0_0 .net "flow_change_ID_EX", 0 0, v0x289b560_0; 1 drivers
v0x28b5f20_0 .alias "hlt", 0 0, v0x28b7ed0_0;
v0x28b60d0_0 .net "hlt_DM_WB", 0 0, v0x28ac6b0_0; 1 drivers
v0x28b6200_0 .net "i_rdy", 0 0, v0x28b0990_0; 1 drivers
v0x28b6310_0 .net "iaddr", 15 0, v0x28ae5e0_0; 1 drivers
v0x28b6150_0 .net "instr", 15 0, v0x28b48e0_0; 1 drivers
v0x28b6450_0 .net "instr_ID_EX", 11 0, v0x28acbf0_0; 1 drivers
v0x28b6390_0 .net "jmp_imm_EX_DM", 0 0, v0x28acb10_0; 1 drivers
v0x28b65f0_0 .net "jmp_imm_ID_EX", 0 0, v0x28ace70_0; 1 drivers
v0x28b6520_0 .net "jmp_reg_ID_EX", 0 0, v0x28accf0_0; 1 drivers
v0x28b67a0_0 .net "neg", 0 0, L_0x28c7660; 1 drivers
v0x28b66c0_0 .net "ov", 0 0, L_0x28c2b80; 1 drivers
v0x28b6960_0 .net "p0", 15 0, v0x28a9a00_0; 1 drivers
v0x28b6870_0 .net "p0_EX_DM", 15 0, v0x28a8ca0_0; 1 drivers
v0x28b6ae0_0 .net "p1", 15 0, v0x28a9b50_0; 1 drivers
v0x28b6a30_0 .net "padd_ID_EX", 0 0, v0x28ad190_0; 1 drivers
v0x28b6cc0_0 .alias "pc", 15 0, v0x28b7a40_0;
v0x28b6b60_0 .net "pc_EX_DM", 15 0, v0x28ae660_0; 1 drivers
v0x28b6e60_0 .net "pc_ID_EX", 15 0, v0x28ae6e0_0; 1 drivers
v0x28b6d90_0 .net "rf_dst_addr_DM_WB", 3 0, v0x28acff0_0; 1 drivers
v0x28b7010_0 .net "rf_p0_addr", 3 0, v0x28ad210_0; 1 drivers
v0x28b6f30_0 .net "rf_p1_addr", 3 0, v0x28ad2c0_0; 1 drivers
v0x28b71d0_0 .net "rf_re0", 0 0, v0x28ad6b0_0; 1 drivers
v0x28b70e0_0 .net "rf_re1", 0 0, v0x28ad730_0; 1 drivers
v0x28b73a0_0 .net "rf_w_data_DM_WB", 15 0, v0x289c3e0_0; 1 drivers
v0x28b7250_0 .net "rf_we_DM_WB", 0 0, v0x28ad550_0; 1 drivers
v0x28b7320_0 .net "rst_n", 0 0, v0x28b7f50_0; 1 drivers
v0x28b1320_0 .net "src0", 15 0, L_0x28bc6f0; 1 drivers
v0x28b76f0_0 .net "src0sel_ID_EX", 1 0, v0x28ad8b0_0; 1 drivers
v0x28b7470_0 .net "src1", 15 0, L_0x28bd520; 1 drivers
v0x28b78f0_0 .net "src1sel_ID_EX", 1 0, v0x28ada30_0; 1 drivers
v0x28b7770_0 .net "stall_DM_WB", 0 0, L_0x28baa50; 1 drivers
v0x28b7840_0 .net "stall_EX_DM", 0 0, L_0x28ba9b0; 1 drivers
v0x28b7b10_0 .net "stall_ID_EX", 0 0, L_0x28ba910; 1 drivers
v0x28b7c20_0 .net "stall_IM_ID", 0 0, L_0x28ba7b0; 1 drivers
v0x28b7970_0 .net "zr", 0 0, L_0x28c7530; 1 drivers
L_0x28c7700 .part v0x28acbf0_0, 0, 4;
S_0x28aeb00 .scope module, "mem_h" "mem_hierarchy" 3 50, 4 1, S_0x2863830;
 .timescale 0 0;
v0x28b3880_0 .alias "allow_hlt", 0 0, v0x28b5070_0;
v0x28b3930_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28b39b0_0 .alias "d_addr", 15 0, v0x28b5ea0_0;
v0x28b3ac0_0 .net "d_dirty", 0 0, L_0x28b95a0; 1 drivers
v0x28b3b40_0 .net "d_dirty_in", 0 0, v0x28b01c0_0; 1 drivers
v0x28b3bc0_0 .net "d_hit", 0 0, L_0x28b9240; 1 drivers
v0x28b3c90_0 .net "d_rd_data", 63 0, L_0x28b9650; 1 drivers
v0x28b3d60_0 .alias "d_rdy", 0 0, v0x28b5af0_0;
v0x28b3e30_0 .net "d_re", 0 0, v0x28b0480_0; 1 drivers
v0x28b3f00_0 .net "d_sel", 1 0, v0x28b0520_0; 1 drivers
v0x28b3f80_0 .net "d_tag", 7 0, L_0x28b9740; 1 drivers
v0x28b4000_0 .net "d_we", 0 0, v0x28b0660_0; 1 drivers
v0x28b40d0_0 .net "d_wr_data", 63 0, v0x28b0770_0; 1 drivers
v0x28b41a0_0 .alias "i_addr", 15 0, v0x28b6310_0;
v0x28b42f0_0 .net "i_dirty", 0 0, L_0x28b8870; 1 drivers
v0x28b4370_0 .net "i_hit", 0 0, L_0x28b8510; 1 drivers
v0x28b4220_0 .net "i_rd_data", 63 0, L_0x28b8970; 1 drivers
v0x28b44d0_0 .alias "i_rdy", 0 0, v0x28b6200_0;
v0x28b43f0_0 .net "i_sel", 1 0, v0x28b0890_0; 1 drivers
v0x28b45f0_0 .net "i_tag", 7 0, L_0x28b8ab0; 1 drivers
v0x28b4720_0 .net "i_we", 0 0, v0x28b0be0_0; 1 drivers
v0x28b47a0_0 .net "i_wr_data", 63 0, v0x28b0c60_0; 1 drivers
v0x28b48e0_0 .var "instr", 15 0;
v0x28b4960_0 .net "m_addr", 13 0, v0x28b0b40_0; 1 drivers
v0x28b4820_0 .net "m_rd_data", 63 0, v0x28af4b0_0; 1 drivers
v0x28b4b00_0 .net "m_rdy", 0 0, v0x28af550_0; 1 drivers
v0x28b4a30_0 .net "m_re", 0 0, v0x28b0ed0_0; 1 drivers
v0x28b4cb0_0 .net "m_we", 0 0, v0x28b0e40_0; 1 drivers
v0x28b4bd0_0 .net "m_wr_data", 63 0, v0x28b1050_0; 1 drivers
v0x28b4e70_0 .var "rd_data", 15 0;
v0x28b4d30_0 .alias "re", 0 0, v0x28b5c90_0;
v0x28b4ff0_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28b4ef0_0 .alias "we", 0 0, v0x28b5e20_0;
v0x28b5180_0 .alias "wrt_data", 15 0, v0x28b6870_0;
E_0x28aebf0 .event negedge, v0x289b370_0;
L_0x28b8b50 .part v0x28ae5e0_0, 2, 14;
L_0x28b97e0 .part v0x28a3d90_0, 2, 14;
S_0x28b2740 .scope module, "iCache" "cache" 4 24, 5 1, S_0x28aeb00;
 .timescale 0 0;
L_0x28ab650 .functor AND 1, v0x28b0be0_0, v0x28b35f0_0, C4<1>, C4<1>;
L_0x28b8280 .functor OR 1, C4<1>, v0x28b0be0_0, C4<0>, C4<0>;
L_0x28b8370 .functor AND 1, L_0x28b8190, L_0x28b8280, C4<1>, C4<1>;
L_0x28b8870 .functor AND 1, L_0x28b86a0, L_0x28b8740, C4<1>, C4<1>;
v0x28b2860_0 .net *"_s10", 0 0, L_0x28b8370; 1 drivers
v0x28b2920_0 .net *"_s13", 0 0, L_0x28b8420; 1 drivers
v0x28b29c0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x28b2a60_0 .net *"_s19", 0 0, L_0x28b86a0; 1 drivers
v0x28b2b10_0 .net *"_s21", 0 0, L_0x28b8740; 1 drivers
v0x28b2bb0_0 .net *"_s3", 7 0, L_0x28b8050; 1 drivers
v0x28b2c50_0 .net *"_s5", 7 0, L_0x28b80f0; 1 drivers
v0x28b2cf0_0 .net *"_s6", 0 0, L_0x28b8190; 1 drivers
v0x28b2d90_0 .net *"_s8", 0 0, L_0x28b8280; 1 drivers
v0x28b2e30_0 .net "addr", 13 0, L_0x28b8b50; 1 drivers
v0x28b2ed0_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28b2f50_0 .alias "dirty", 0 0, v0x28b42f0_0;
v0x28b2ff0_0 .alias "hit", 0 0, v0x28b4370_0;
v0x28b3070_0 .var "line", 73 0;
v0x28b3170 .array "mem", 63 0, 73 0;
v0x28b31f0_0 .alias "rd_data", 63 0, v0x28b4220_0;
v0x28b30f0_0 .net "re", 0 0, C4<1>; 1 drivers
v0x28b3340_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28b3270_0 .alias "tag_out", 7 0, v0x28b45f0_0;
v0x28b3490_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x28b33c0_0 .alias "we", 0 0, v0x28b4720_0;
v0x28b35f0_0 .var "we_del", 0 0;
v0x28b3510_0 .net "we_filt", 0 0, L_0x28ab650; 1 drivers
v0x28b3730_0 .alias "wr_data", 63 0, v0x28b47a0_0;
v0x28b3670_0 .var "x", 6 0;
E_0x28b2290 .event edge, v0x28b2e30_0, v0x28b30f0_0, v0x289b370_0;
E_0x28b25b0/0 .event edge, v0x28b3510_0, v0x289b370_0;
E_0x28b25b0/1 .event negedge, v0x289bb20_0;
E_0x28b25b0 .event/or E_0x28b25b0/0, E_0x28b25b0/1;
E_0x28b2830 .event edge, v0x28b0be0_0;
L_0x28b8050 .part v0x28b3070_0, 64, 8;
L_0x28b80f0 .part L_0x28b8b50, 6, 8;
L_0x28b8190 .cmp/eq 8, L_0x28b8050, L_0x28b80f0;
L_0x28b8420 .part v0x28b3070_0, 73, 1;
L_0x28b8510 .functor MUXZ 1, C4<0>, L_0x28b8420, L_0x28b8370, C4<>;
L_0x28b86a0 .part v0x28b3070_0, 73, 1;
L_0x28b8740 .part v0x28b3070_0, 72, 1;
L_0x28b8970 .part v0x28b3070_0, 0, 64;
L_0x28b8ab0 .part v0x28b3070_0, 64, 8;
S_0x28b1430 .scope module, "dCache" "cache" 4 36, 5 1, S_0x28aeb00;
 .timescale 0 0;
L_0x28b8cd0 .functor AND 1, v0x28b0660_0, v0x28b24b0_0, C4<1>, C4<1>;
L_0x28b8fb0 .functor OR 1, v0x28b0480_0, v0x28b0660_0, C4<0>, C4<0>;
L_0x28b90a0 .functor AND 1, L_0x28b8e70, L_0x28b8fb0, C4<1>, C4<1>;
L_0x28b95a0 .functor AND 1, L_0x28b93d0, L_0x28b9470, C4<1>, C4<1>;
v0x28b1720_0 .net *"_s10", 0 0, L_0x28b90a0; 1 drivers
v0x28b17a0_0 .net *"_s13", 0 0, L_0x28b9150; 1 drivers
v0x28b1820_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x28b18a0_0 .net *"_s19", 0 0, L_0x28b93d0; 1 drivers
v0x28b1950_0 .net *"_s21", 0 0, L_0x28b9470; 1 drivers
v0x28b19f0_0 .net *"_s3", 7 0, L_0x28b8d30; 1 drivers
v0x28b1a90_0 .net *"_s5", 7 0, L_0x28b8dd0; 1 drivers
v0x28b1b30_0 .net *"_s6", 0 0, L_0x28b8e70; 1 drivers
v0x28b1bd0_0 .net *"_s8", 0 0, L_0x28b8fb0; 1 drivers
v0x28b1c70_0 .net "addr", 13 0, L_0x28b97e0; 1 drivers
v0x28b1d10_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28b1d90_0 .alias "dirty", 0 0, v0x28b3ac0_0;
v0x28b1e10_0 .alias "hit", 0 0, v0x28b3bc0_0;
v0x28b1ec0_0 .var "line", 73 0;
v0x28b1fc0 .array "mem", 63 0, 73 0;
v0x28b2040_0 .alias "rd_data", 63 0, v0x28b3c90_0;
v0x28b1f40_0 .alias "re", 0 0, v0x28b3e30_0;
v0x28b21b0_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28b20c0_0 .alias "tag_out", 7 0, v0x28b3f80_0;
v0x28b2300_0 .alias "wdirty", 0 0, v0x28b3b40_0;
v0x28b2430_0 .alias "we", 0 0, v0x28b4000_0;
v0x28b24b0_0 .var "we_del", 0 0;
v0x28b2380_0 .net "we_filt", 0 0, L_0x28b8cd0; 1 drivers
v0x28b25f0_0 .alias "wr_data", 63 0, v0x28b40d0_0;
v0x28b2530_0 .var "x", 6 0;
E_0x28b12e0 .event edge, v0x28b1c70_0, v0x28b0480_0, v0x289b370_0;
E_0x28b16c0/0 .event edge, v0x28b2380_0, v0x289b370_0;
E_0x28b16c0/1 .event negedge, v0x289bb20_0;
E_0x28b16c0 .event/or E_0x28b16c0/0, E_0x28b16c0/1;
E_0x28b16f0 .event edge, v0x28b0660_0;
L_0x28b8d30 .part v0x28b1ec0_0, 64, 8;
L_0x28b8dd0 .part L_0x28b97e0, 6, 8;
L_0x28b8e70 .cmp/eq 8, L_0x28b8d30, L_0x28b8dd0;
L_0x28b9150 .part v0x28b1ec0_0, 73, 1;
L_0x28b9240 .functor MUXZ 1, C4<0>, L_0x28b9150, L_0x28b90a0, C4<>;
L_0x28b93d0 .part v0x28b1ec0_0, 73, 1;
L_0x28b9470 .part v0x28b1ec0_0, 72, 1;
L_0x28b9650 .part v0x28b1ec0_0, 0, 64;
L_0x28b9740 .part v0x28b1ec0_0, 64, 8;
S_0x28afaa0 .scope module, "controller" "cache_controller" 4 48, 6 1, S_0x28aeb00;
 .timescale 0 0;
P_0x28afb98 .param/l "DCACHE_TO_MEM" 6 24, C4<010>;
P_0x28afbc0 .param/l "IDLE" 6 22, C4<000>;
P_0x28afbe8 .param/l "MEM_TO_DCACHE" 6 25, C4<011>;
P_0x28afc10 .param/l "MEM_TO_ICACHE" 6 28, C4<110>;
P_0x28afc38 .param/l "READ_DCACHE" 6 26, C4<100>;
P_0x28afc60 .param/l "READ_ICACHE" 6 27, C4<101>;
P_0x28afc88 .param/l "WRITE_DCACHE" 6 23, C4<001>;
v0x28af830_0 .var "allow_hlt", 0 0;
v0x28aff80_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28a96b0_0 .alias "d_addr", 15 0, v0x28b5ea0_0;
v0x28b0110_0 .alias "d_dirty_read", 0 0, v0x28b3ac0_0;
v0x28b01c0_0 .var "d_dirty_write", 0 0;
v0x28b0260_0 .alias "d_hit", 0 0, v0x28b3bc0_0;
v0x28b0340_0 .alias "d_rd_data", 63 0, v0x28b3c90_0;
v0x28b03e0_0 .var "d_rdy", 0 0;
v0x28b0480_0 .var "d_re", 0 0;
v0x28b0520_0 .var "d_sel", 1 0;
v0x28b05c0_0 .alias "d_tag", 7 0, v0x28b3f80_0;
v0x28b0660_0 .var "d_we", 0 0;
v0x28b0770_0 .var "d_wr_data", 63 0;
v0x28b0810_0 .alias "i_addr", 15 0, v0x28b6310_0;
v0x28b0910_0 .alias "i_hit", 0 0, v0x28b4370_0;
v0x28b0990_0 .var "i_rdy", 0 0;
v0x28b0890_0 .var "i_sel", 1 0;
v0x28b0ac0_0 .alias "i_tag", 7 0, v0x28b45f0_0;
v0x28b0be0_0 .var "i_we", 0 0;
v0x28b0c60_0 .var "i_wr_data", 63 0;
v0x28b0b40_0 .var "m_addr", 13 0;
v0x28b0d90_0 .alias "m_rd_data", 63 0, v0x28b4820_0;
v0x28b0ce0_0 .alias "m_rdy", 0 0, v0x28b4b00_0;
v0x28b0ed0_0 .var "m_re", 0 0;
v0x28b0e40_0 .var "m_we", 0 0;
v0x28b1050_0 .var "m_wr_data", 63 0;
v0x28b0f80_0 .var "nextState", 2 0;
v0x28b11b0_0 .alias "re", 0 0, v0x28b5c90_0;
v0x28b1120_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28b13b0_0 .var "state", 2 0;
v0x28b1230_0 .alias "we", 0 0, v0x28b5e20_0;
v0x28b1530_0 .alias "wrt_data", 15 0, v0x28b6870_0;
E_0x28af1e0/0 .event edge, v0x28ae5e0_0, v0x28af4b0_0, v0x28b0340_0, v0x289c1f0_0;
E_0x28af1e0/1 .event edge, v0x28b13b0_0, v0x28ac5b0_0, v0x28b0260_0, v0x28b0110_0;
E_0x28af1e0/2 .event edge, v0x289c150_0, v0x28b0910_0, v0x28a8ca0_0, v0x28b05c0_0;
E_0x28af1e0/3 .event edge, v0x28af550_0;
E_0x28af1e0 .event/or E_0x28af1e0/0, E_0x28af1e0/1, E_0x28af1e0/2, E_0x28af1e0/3;
S_0x28aec20 .scope module, "memory" "unified_mem" 4 79, 7 2, S_0x28aeb00;
 .timescale 0 0;
P_0x28aed18 .param/l "IDLE" 7 21, C4<00>;
P_0x28aed40 .param/l "READ" 7 23, C4<10>;
P_0x28aed68 .param/l "WRITE" 7 22, C4<01>;
v0x28aef80_0 .alias "addr", 13 0, v0x28b4960_0;
v0x28af040_0 .var "addr_capture", 13 0;
v0x28af0e0_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28af160_0 .var "clr_cnt", 0 0;
v0x28af210_0 .var "int_re", 0 0;
v0x28af2b0_0 .var "int_we", 0 0;
v0x28af390 .array "mem", 65535 0, 15 0;
v0x28af410_0 .var "nxt_state", 1 0;
v0x28af4b0_0 .var "rd_data", 63 0;
v0x28af550_0 .var "rdy", 0 0;
v0x28af5f0_0 .alias "re", 0 0, v0x28b4a30_0;
v0x28af690_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28af710_0 .var "state", 1 0;
v0x28af7b0_0 .var "wait_state_cnt", 1 0;
v0x28af8d0_0 .alias "wdata", 63 0, v0x28b4bd0_0;
v0x28af970_0 .alias "we", 0 0, v0x28b4cb0_0;
E_0x28aee80 .event edge, v0x28af7b0_0, v0x28af970_0, v0x28af5f0_0, v0x28af710_0;
E_0x28aeee0 .event edge, v0x28af210_0, v0x289b370_0;
E_0x28aef30 .event edge, v0x28af2b0_0, v0x289b370_0;
S_0x28add50 .scope module, "iPC" "pc" 3 57, 8 1, S_0x2863830;
 .timescale 0 0;
v0x28ade40_0 .net *"_s0", 31 0, L_0x28b98d0; 1 drivers
v0x28ae1e0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x28ae260_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x28ae2e0_0 .net *"_s6", 31 0, L_0x28b99c0; 1 drivers
v0x28ae360_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28ae3e0_0 .alias "dst_ID_EX", 15 0, v0x28b5d10_0;
v0x28ae460_0 .alias "flow_change_ID_EX", 0 0, v0x28b5fb0_0;
v0x28ae4e0_0 .alias "i_rdy", 0 0, v0x28b6200_0;
v0x28ae560_0 .net "nxt_pc", 15 0, L_0x28b9b00; 1 drivers
v0x28ae5e0_0 .var "pc", 15 0;
v0x28ae660_0 .var "pc_EX_DM", 15 0;
v0x28ae6e0_0 .var "pc_ID_EX", 15 0;
v0x28ae760_0 .var "pc_IM_ID", 15 0;
v0x28ae7e0_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28ae8e0_0 .alias "stall_EX_DM", 0 0, v0x28b7840_0;
v0x28ae9f0_0 .alias "stall_ID_EX", 0 0, v0x28b7b10_0;
v0x28ae860_0 .alias "stall_IM_ID", 0 0, v0x28b7c20_0;
L_0x28b98d0 .concat [ 16 16 0 0], v0x28ae5e0_0, C4<0000000000000000>;
L_0x28b99c0 .arith/sum 32, L_0x28b98d0, C4<00000000000000000000000000000001>;
L_0x28b9b00 .part L_0x28b99c0, 0, 16;
S_0x28a9e60 .scope module, "iID" "id" 3 78, 9 1, S_0x2863830;
 .timescale 0 0;
P_0x28a9f58 .param/l "ADD" 10 5, C4<000>;
P_0x28a9f80 .param/l "ADDi" 10 17, C4<0000>;
P_0x28a9fa8 .param/l "AND" 10 7, C4<010>;
P_0x28a9fd0 .param/l "ANDi" 10 20, C4<0011>;
P_0x28a9ff8 .param/l "BRi" 10 29, C4<1100>;
P_0x28aa020 .param/l "HLTi" 10 32, C4<1111>;
P_0x28aa048 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x28aa070 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x28aa098 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x28aa0c0 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x28aa0e8 .param/l "JALi" 10 30, C4<1101>;
P_0x28aa110 .param/l "JRi" 10 31, C4<1110>;
P_0x28aa138 .param/l "LHB" 10 12, C4<111>;
P_0x28aa160 .param/l "LHBi" 10 27, C4<1010>;
P_0x28aa188 .param/l "LLBi" 10 28, C4<1011>;
P_0x28aa1b0 .param/l "LWi" 10 25, C4<1000>;
P_0x28aa1d8 .param/l "NOR" 10 8, C4<011>;
P_0x28aa200 .param/l "NORi" 10 21, C4<0100>;
P_0x28aa228 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x28aa250 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x28aa278 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x28aa2a0 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x28aa2c8 .param/l "SLL" 10 9, C4<100>;
P_0x28aa2f0 .param/l "SLLi" 10 22, C4<0101>;
P_0x28aa318 .param/l "SRA" 10 11, C4<110>;
P_0x28aa340 .param/l "SRAi" 10 24, C4<0111>;
P_0x28aa368 .param/l "SRL" 10 10, C4<101>;
P_0x28aa390 .param/l "SRLi" 10 23, C4<0110>;
P_0x28aa3b8 .param/l "SUB" 10 6, C4<001>;
P_0x28aa3e0 .param/l "SUBi" 10 19, C4<0010>;
P_0x28aa408 .param/l "SWi" 10 26, C4<1001>;
L_0x28b9bf0 .functor OR 1, v0x289b560_0, v0x28ac530_0, C4<0>, C4<0>;
L_0x28b9ce0 .functor OR 1, L_0x28b9bf0, v0x28aca10_0, C4<0>, C4<0>;
L_0x28b9d40 .functor OR 1, L_0x28b9ce0, v0x28ac990_0, C4<0>, C4<0>;
L_0x28b9e90 .functor AND 1, L_0x28b9df0, v0x28ad6b0_0, C4<1>, C4<1>;
L_0x28ba030 .functor AND 1, L_0x28b9f40, v0x28ad730_0, C4<1>, C4<1>;
L_0x28ba0e0 .functor OR 1, L_0x28b9e90, L_0x28ba030, C4<0>, C4<0>;
L_0x28ba410 .functor AND 1, v0x28ac630_0, L_0x28ba320, C4<1>, C4<1>;
L_0x28ba4c0 .functor OR 1, L_0x28ba410, v0x28aca10_0, C4<0>, C4<0>;
L_0x28ba610 .functor OR 1, L_0x28ba4c0, L_0x28ba1e0, C4<0>, C4<0>;
L_0x28ba7b0 .functor OR 1, L_0x28ba610, L_0x28ba710, C4<0>, C4<0>;
v0x28aaf70_0 .net *"_s0", 0 0, L_0x28b9bf0; 1 drivers
v0x28ab030_0 .net *"_s10", 0 0, L_0x28b9f40; 1 drivers
v0x28ab0d0_0 .net *"_s12", 0 0, L_0x28ba030; 1 drivers
v0x28ab170_0 .net *"_s14", 0 0, L_0x28ba0e0; 1 drivers
v0x28ab220_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x28ab2c0_0 .net *"_s2", 0 0, L_0x28b9ce0; 1 drivers
v0x28ab3a0_0 .net *"_s21", 0 0, L_0x28ba320; 1 drivers
v0x28ab440_0 .net *"_s22", 0 0, L_0x28ba410; 1 drivers
v0x28ab530_0 .net *"_s24", 0 0, L_0x28ba4c0; 1 drivers
v0x28ab5d0_0 .net *"_s26", 0 0, L_0x28ba610; 1 drivers
v0x28ab6d0_0 .net *"_s29", 0 0, L_0x28ba710; 1 drivers
v0x28ab770_0 .net *"_s6", 0 0, L_0x28b9df0; 1 drivers
v0x28ab880_0 .net *"_s8", 0 0, L_0x28b9e90; 1 drivers
v0x28ab920_0 .var "alu_func", 2 0;
v0x28aba40_0 .var "alu_func_ID_EX", 2 0;
v0x28abac0_0 .var "br_instr", 0 0;
v0x28ab9a0_0 .var "br_instr_ID_EX", 0 0;
v0x28abc00_0 .var "byp0_DM", 0 0;
v0x28abd20_0 .var "byp0_EX", 0 0;
v0x28abda0_0 .var "byp1_DM", 0 0;
v0x28abc80_0 .var "byp1_EX", 0 0;
v0x28abed0_0 .alias "cc_ID_EX", 2 0, v0x28b5800_0;
v0x28abe50_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28ac010_0 .var "clk_nv", 0 0;
v0x28abf50_0 .var "clk_nv_ID_EX", 0 0;
v0x28ac160_0 .var "clk_z", 0 0;
v0x28ac090_0 .var "clk_z_ID_EX", 0 0;
v0x28ac2c0_0 .var "dm_re", 0 0;
v0x28ac1e0_0 .var "dm_re_EX_DM", 0 0;
v0x28ac430_0 .var "dm_re_ID_EX", 0 0;
v0x28ac340_0 .var "dm_we", 0 0;
v0x28ac5b0_0 .var "dm_we_EX_DM", 0 0;
v0x28ac4b0_0 .var "dm_we_ID_EX", 0 0;
v0x28ac530_0 .var "flow_change_EX_DM", 0 0;
v0x28ac750_0 .alias "flow_change_ID_EX", 0 0, v0x28b5fb0_0;
v0x28ac7d0_0 .net "flush", 0 0, L_0x28b9d40; 1 drivers
v0x28ac630_0 .var "hlt", 0 0;
v0x28ac6b0_0 .var "hlt_DM_WB", 0 0;
v0x28ac990_0 .var "hlt_EX_DM", 0 0;
v0x28aca10_0 .var "hlt_ID_EX", 0 0;
v0x28ac850_0 .alias "i_rdy", 0 0, v0x28b6200_0;
v0x28ac8d0_0 .alias "instr", 15 0, v0x28b6150_0;
v0x28acbf0_0 .var "instr_ID_EX", 11 0;
v0x28acc70_0 .var "instr_IM_ID", 15 0;
v0x28aca90_0 .var "jmp_imm", 0 0;
v0x28acb10_0 .var "jmp_imm_EX_DM", 0 0;
v0x28ace70_0 .var "jmp_imm_ID_EX", 0 0;
v0x28acef0_0 .var "jmp_reg", 0 0;
v0x28accf0_0 .var "jmp_reg_ID_EX", 0 0;
v0x28acda0_0 .net "load_use_hazard", 0 0, L_0x28ba1e0; 1 drivers
v0x28ad110_0 .var "padd", 0 0;
v0x28ad190_0 .var "padd_ID_EX", 0 0;
v0x28acf70_0 .var "rf_dst_addr", 3 0;
v0x28acff0_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x28ad3d0_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x28ad450_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x28ad210_0 .var "rf_p0_addr", 3 0;
v0x28ad2c0_0 .var "rf_p1_addr", 3 0;
v0x28ad6b0_0 .var "rf_re0", 0 0;
v0x28ad730_0 .var "rf_re1", 0 0;
v0x28ad4d0_0 .var "rf_we", 0 0;
v0x28ad550_0 .var "rf_we_DM_WB", 0 0;
v0x28ad600_0 .var "rf_we_EX_DM", 0 0;
v0x28ad9b0_0 .var "rf_we_ID_EX", 0 0;
v0x28ad7b0_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x28ad830_0 .var "src0sel", 1 0;
v0x28ad8b0_0 .var "src0sel_ID_EX", 1 0;
v0x28adc50_0 .var "src1sel", 1 0;
v0x28ada30_0 .var "src1sel_ID_EX", 1 0;
v0x28adae0_0 .alias "stall_DM_WB", 0 0, v0x28b7770_0;
v0x28adb90_0 .alias "stall_EX_DM", 0 0, v0x28b7840_0;
v0x28adf10_0 .alias "stall_ID_EX", 0 0, v0x28b7b10_0;
v0x28adcd0_0 .alias "stall_IM_ID", 0 0, v0x28b7c20_0;
E_0x28aaf20 .event edge, v0x28acc70_0;
L_0x28b9df0 .cmp/eq 4, v0x28ad450_0, v0x28ad210_0;
L_0x28b9f40 .cmp/eq 4, v0x28ad450_0, v0x28ad2c0_0;
L_0x28ba1e0 .functor MUXZ 1, C4<0>, v0x28ac430_0, L_0x28ba0e0, C4<>;
L_0x28ba320 .reduce/nor L_0x28b9d40;
L_0x28ba710 .reduce/nor v0x28b0990_0;
L_0x28ba910 .reduce/nor v0x28b0990_0;
L_0x28ba9b0 .reduce/nor v0x28b0990_0;
L_0x28baa50 .reduce/nor v0x28b0990_0;
L_0x28bac00 .part v0x28acbf0_0, 9, 3;
S_0x28a9440 .scope module, "iRF" "rf" 3 93, 11 1, S_0x2863830;
 .timescale 0 0;
v0x28a9630_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28a9740_0 .alias "dst", 15 0, v0x28b73a0_0;
v0x28a97c0_0 .alias "dst_addr", 3 0, v0x28b6d90_0;
v0x28a9860_0 .alias "hlt", 0 0, v0x28b60d0_0;
v0x28a98e0_0 .var/i "indx", 31 0;
v0x28a9980 .array "mem", 15 0, 15 0;
v0x28a9a00_0 .var "p0", 15 0;
v0x28a9a80_0 .alias "p0_addr", 3 0, v0x28b7010_0;
v0x28a9b50_0 .var "p1", 15 0;
v0x28a9c00_0 .alias "p1_addr", 3 0, v0x28b6f30_0;
v0x28a9c80_0 .alias "re0", 0 0, v0x28b71d0_0;
v0x28a9d20_0 .alias "re1", 0 0, v0x28b70e0_0;
v0x28a9dc0_0 .alias "we", 0 0, v0x28b7250_0;
E_0x28a9130 .event posedge, v0x28a9860_0;
E_0x28a9180 .event edge, v0x28a9c00_0, v0x28a9d20_0, v0x289b370_0;
E_0x28a9550 .event edge, v0x28a9a80_0, v0x28a9c80_0, v0x289b370_0;
E_0x28a95a0 .event edge, v0x289c3e0_0, v0x28a97c0_0, v0x28a9dc0_0, v0x289b370_0;
S_0x28a5190 .scope module, "ISRCMUX" "src_mux" 3 100, 12 1, S_0x2863830;
 .timescale 0 0;
P_0x28a5288 .param/l "ADD" 10 5, C4<000>;
P_0x28a52b0 .param/l "ADDi" 10 17, C4<0000>;
P_0x28a52d8 .param/l "AND" 10 7, C4<010>;
P_0x28a5300 .param/l "ANDi" 10 20, C4<0011>;
P_0x28a5328 .param/l "BRi" 10 29, C4<1100>;
P_0x28a5350 .param/l "HLTi" 10 32, C4<1111>;
P_0x28a5378 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x28a53a0 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x28a53c8 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x28a53f0 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x28a5418 .param/l "JALi" 10 30, C4<1101>;
P_0x28a5440 .param/l "JRi" 10 31, C4<1110>;
P_0x28a5468 .param/l "LHB" 10 12, C4<111>;
P_0x28a5490 .param/l "LHBi" 10 27, C4<1010>;
P_0x28a54b8 .param/l "LLBi" 10 28, C4<1011>;
P_0x28a54e0 .param/l "LWi" 10 25, C4<1000>;
P_0x28a5508 .param/l "NOR" 10 8, C4<011>;
P_0x28a5530 .param/l "NORi" 10 21, C4<0100>;
P_0x28a5558 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x28a5580 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x28a55a8 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x28a55d0 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x28a55f8 .param/l "SLL" 10 9, C4<100>;
P_0x28a5620 .param/l "SLLi" 10 22, C4<0101>;
P_0x28a5648 .param/l "SRA" 10 11, C4<110>;
P_0x28a5670 .param/l "SRAi" 10 24, C4<0111>;
P_0x28a5698 .param/l "SRL" 10 10, C4<101>;
P_0x28a56c0 .param/l "SRLi" 10 23, C4<0110>;
P_0x28a56e8 .param/l "SUB" 10 6, C4<001>;
P_0x28a5710 .param/l "SUBi" 10 19, C4<0010>;
P_0x28a5738 .param/l "SWi" 10 26, C4<1001>;
v0x28a69e0_0 .net "RF_p0", 15 0, L_0x28bad40; 1 drivers
v0x28a6a80_0 .net "RF_p1", 15 0, L_0x28bae80; 1 drivers
v0x28a6b20_0 .net *"_s0", 15 0, L_0x28baca0; 1 drivers
v0x28a6bc0_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x28a6c70_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x28a6d10_0 .net *"_s14", 0 0, L_0x28bb080; 1 drivers
v0x28a6df0_0 .net *"_s16", 2 0, L_0x28bb120; 1 drivers
v0x28a6e90_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x28a6f80_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x28a7020_0 .net *"_s22", 0 0, L_0x28bb1c0; 1 drivers
v0x28a7120_0 .net *"_s25", 0 0, L_0x28bb2b0; 1 drivers
v0x28a71c0_0 .net *"_s26", 6 0, L_0x28bb3e0; 1 drivers
v0x28a72d0_0 .net *"_s29", 8 0, L_0x28bb670; 1 drivers
v0x28a7370_0 .net *"_s30", 15 0, L_0x28bb710; 1 drivers
v0x28a7490_0 .net *"_s32", 2 0, L_0x28bb7b0; 1 drivers
v0x28a7530_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x28a73f0_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x28a7680_0 .net *"_s38", 0 0, L_0x28bb950; 1 drivers
v0x28a77a0_0 .net *"_s4", 15 0, L_0x28bade0; 1 drivers
v0x28a7820_0 .net *"_s41", 0 0, L_0x28bbb10; 1 drivers
v0x28a7700_0 .net *"_s42", 3 0, L_0x28bbbb0; 1 drivers
v0x28a7950_0 .net *"_s44", 15 0, L_0x28bbdc0; 1 drivers
v0x28a78a0_0 .net *"_s47", 0 0, L_0x28bbe60; 1 drivers
v0x28a7a90_0 .net *"_s48", 11 0, L_0x28bc0b0; 1 drivers
v0x28a79f0_0 .net *"_s51", 3 0, L_0x28bc260; 1 drivers
v0x28a7be0_0 .net *"_s52", 15 0, L_0x28bc010; 1 drivers
v0x28a7b30_0 .net *"_s54", 15 0, L_0x28bc3b0; 1 drivers
v0x28a7d40_0 .net *"_s56", 15 0, L_0x28bc560; 1 drivers
v0x28a7c80_0 .net *"_s60", 2 0, L_0x28bc8b0; 1 drivers
v0x28a7eb0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x28a7dc0_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x28a8030_0 .net *"_s66", 0 0, L_0x28bc9a0; 1 drivers
v0x28a7f30_0 .net *"_s68", 2 0, L_0x28bc790; 1 drivers
v0x28a81c0_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x28a80b0_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x28a8360_0 .net *"_s74", 0 0, L_0x28bcd60; 1 drivers
v0x28a8240_0 .net *"_s77", 0 0, L_0x28bcae0; 1 drivers
v0x28a82e0_0 .net *"_s78", 7 0, L_0x28bcf90; 1 drivers
v0x28a8520_0 .net *"_s8", 2 0, L_0x28abb40; 1 drivers
v0x28a85a0_0 .net *"_s81", 7 0, L_0x28bcea0; 1 drivers
v0x28a83e0_0 .net *"_s82", 15 0, L_0x28bd370; 1 drivers
v0x28a8480_0 .net *"_s84", 15 0, L_0x28bd270; 1 drivers
v0x28a8780_0 .alias "byp0_DM", 0 0, v0x28b54c0_0;
v0x28a8800_0 .alias "byp0_EX", 0 0, v0x28b5590_0;
v0x28a8620_0 .alias "byp1_DM", 0 0, v0x28b5660_0;
v0x28a86c0_0 .alias "byp1_EX", 0 0, v0x28b5730_0;
v0x28a8a00_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28a8a80_0 .alias "dst_DM_WB", 15 0, v0x28b73a0_0;
v0x28a8880_0 .alias "dst_EX_DM", 15 0, v0x28b5ea0_0;
v0x28a8900_0 .alias "imm_ID_EX", 11 0, v0x28b6450_0;
v0x28a8980_0 .alias "p0", 15 0, v0x28b6960_0;
v0x28a8ca0_0 .var "p0_EX_DM", 15 0;
v0x28a8b20_0 .var "p0_ID_EX", 15 0;
v0x28a8bc0_0 .alias "p1", 15 0, v0x28b6ae0_0;
v0x28a8ee0_0 .var "p1_ID_EX", 15 0;
v0x28a8f60_0 .alias "pc_ID_EX", 15 0, v0x28b6e60_0;
v0x28a8d20_0 .alias "src0", 15 0, v0x28b1320_0;
v0x28a8da0_0 .alias "src0sel_ID_EX", 1 0, v0x28b76f0_0;
v0x28a8e20_0 .alias "src1", 15 0, v0x28b7470_0;
v0x28a91c0_0 .alias "src1sel_ID_EX", 1 0, v0x28b78f0_0;
v0x28a8fe0_0 .alias "stall_EX_DM", 0 0, v0x28b7840_0;
v0x28a90b0_0 .alias "stall_ID_EX", 0 0, v0x28b7b10_0;
L_0x28baca0 .functor MUXZ 16, v0x28a8b20_0, v0x289c3e0_0, v0x28abc00_0, C4<>;
L_0x28bad40 .functor MUXZ 16, L_0x28baca0, v0x28a3d90_0, v0x28abd20_0, C4<>;
L_0x28bade0 .functor MUXZ 16, v0x28a8ee0_0, v0x289c3e0_0, v0x28abda0_0, C4<>;
L_0x28bae80 .functor MUXZ 16, L_0x28bade0, v0x28a3d90_0, v0x28abc80_0, C4<>;
L_0x28abb40 .concat [ 2 1 0 0], v0x28ad8b0_0, C4<0>;
L_0x28bb080 .cmp/eq 3, L_0x28abb40, C4<000>;
L_0x28bb120 .concat [ 2 1 0 0], v0x28ad8b0_0, C4<0>;
L_0x28bb1c0 .cmp/eq 3, L_0x28bb120, C4<001>;
L_0x28bb2b0 .part v0x28acbf0_0, 8, 1;
LS_0x28bb3e0_0_0 .concat [ 1 1 1 1], L_0x28bb2b0, L_0x28bb2b0, L_0x28bb2b0, L_0x28bb2b0;
LS_0x28bb3e0_0_4 .concat [ 1 1 1 0], L_0x28bb2b0, L_0x28bb2b0, L_0x28bb2b0;
L_0x28bb3e0 .concat [ 4 3 0 0], LS_0x28bb3e0_0_0, LS_0x28bb3e0_0_4;
L_0x28bb670 .part v0x28acbf0_0, 0, 9;
L_0x28bb710 .concat [ 9 7 0 0], L_0x28bb670, L_0x28bb3e0;
L_0x28bb7b0 .concat [ 2 1 0 0], v0x28ad8b0_0, C4<0>;
L_0x28bb950 .cmp/eq 3, L_0x28bb7b0, C4<010>;
L_0x28bbb10 .part v0x28acbf0_0, 11, 1;
L_0x28bbbb0 .concat [ 1 1 1 1], L_0x28bbb10, L_0x28bbb10, L_0x28bbb10, L_0x28bbb10;
L_0x28bbdc0 .concat [ 12 4 0 0], v0x28acbf0_0, L_0x28bbbb0;
L_0x28bbe60 .part v0x28acbf0_0, 3, 1;
LS_0x28bc0b0_0_0 .concat [ 1 1 1 1], L_0x28bbe60, L_0x28bbe60, L_0x28bbe60, L_0x28bbe60;
LS_0x28bc0b0_0_4 .concat [ 1 1 1 1], L_0x28bbe60, L_0x28bbe60, L_0x28bbe60, L_0x28bbe60;
LS_0x28bc0b0_0_8 .concat [ 1 1 1 1], L_0x28bbe60, L_0x28bbe60, L_0x28bbe60, L_0x28bbe60;
L_0x28bc0b0 .concat [ 4 4 4 0], LS_0x28bc0b0_0_0, LS_0x28bc0b0_0_4, LS_0x28bc0b0_0_8;
L_0x28bc260 .part v0x28acbf0_0, 0, 4;
L_0x28bc010 .concat [ 4 12 0 0], L_0x28bc260, L_0x28bc0b0;
L_0x28bc3b0 .functor MUXZ 16, L_0x28bc010, L_0x28bbdc0, L_0x28bb950, C4<>;
L_0x28bc560 .functor MUXZ 16, L_0x28bc3b0, L_0x28bb710, L_0x28bb1c0, C4<>;
L_0x28bc6f0 .functor MUXZ 16, L_0x28bc560, L_0x28bad40, L_0x28bb080, C4<>;
L_0x28bc8b0 .concat [ 2 1 0 0], v0x28ada30_0, C4<0>;
L_0x28bc9a0 .cmp/eq 3, L_0x28bc8b0, C4<000>;
L_0x28bc790 .concat [ 2 1 0 0], v0x28ada30_0, C4<0>;
L_0x28bcd60 .cmp/eq 3, L_0x28bc790, C4<010>;
L_0x28bcae0 .part v0x28acbf0_0, 7, 1;
LS_0x28bcf90_0_0 .concat [ 1 1 1 1], L_0x28bcae0, L_0x28bcae0, L_0x28bcae0, L_0x28bcae0;
LS_0x28bcf90_0_4 .concat [ 1 1 1 1], L_0x28bcae0, L_0x28bcae0, L_0x28bcae0, L_0x28bcae0;
L_0x28bcf90 .concat [ 4 4 0 0], LS_0x28bcf90_0_0, LS_0x28bcf90_0_4;
L_0x28bcea0 .part v0x28acbf0_0, 0, 8;
L_0x28bd370 .concat [ 8 8 0 0], L_0x28bcea0, L_0x28bcf90;
L_0x28bd270 .functor MUXZ 16, L_0x28bd370, v0x28ae6e0_0, L_0x28bcd60, C4<>;
L_0x28bd520 .functor MUXZ 16, L_0x28bd270, L_0x28bae80, L_0x28bc9a0, C4<>;
S_0x289c520 .scope module, "iALU" "alu" 3 114, 13 1, S_0x2863830;
 .timescale 0 0;
P_0x289c618 .param/l "ADD" 10 5, C4<000>;
P_0x289c640 .param/l "ADDi" 10 17, C4<0000>;
P_0x289c668 .param/l "AND" 10 7, C4<010>;
P_0x289c690 .param/l "ANDi" 10 20, C4<0011>;
P_0x289c6b8 .param/l "BRi" 10 29, C4<1100>;
P_0x289c6e0 .param/l "HLTi" 10 32, C4<1111>;
P_0x289c708 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x289c730 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x289c758 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x289c780 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x289c7a8 .param/l "JALi" 10 30, C4<1101>;
P_0x289c7d0 .param/l "JRi" 10 31, C4<1110>;
P_0x289c7f8 .param/l "LHB" 10 12, C4<111>;
P_0x289c820 .param/l "LHBi" 10 27, C4<1010>;
P_0x289c848 .param/l "LLBi" 10 28, C4<1011>;
P_0x289c870 .param/l "LWi" 10 25, C4<1000>;
P_0x289c898 .param/l "NOR" 10 8, C4<011>;
P_0x289c8c0 .param/l "NORi" 10 21, C4<0100>;
P_0x289c8e8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x289c910 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x289c938 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x289c960 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x289c988 .param/l "SLL" 10 9, C4<100>;
P_0x289c9b0 .param/l "SLLi" 10 22, C4<0101>;
P_0x289c9d8 .param/l "SRA" 10 11, C4<110>;
P_0x289ca00 .param/l "SRAi" 10 24, C4<0111>;
P_0x289ca28 .param/l "SRL" 10 10, C4<101>;
P_0x289ca50 .param/l "SRLi" 10 23, C4<0110>;
P_0x289ca78 .param/l "SUB" 10 6, C4<001>;
P_0x289caa0 .param/l "SUBi" 10 19, C4<0010>;
P_0x289cac8 .param/l "SWi" 10 26, C4<1001>;
L_0x28bb8a0 .functor NOT 16, L_0x28bc6f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x28be230 .functor NOT 1, L_0x28bf2c0, C4<0>, C4<0>, C4<0>;
L_0x28bf120 .functor AND 1, L_0x28be230, L_0x28bf470, C4<1>, C4<1>;
L_0x28bf3b0 .functor AND 1, L_0x28bf120, L_0x28bf5f0, C4<1>, C4<1>;
L_0x28bfb10 .functor NOT 1, L_0x28bf690, C4<0>, C4<0>, C4<0>;
L_0x28bfbc0 .functor AND 1, L_0x28bf990, L_0x28bfb10, C4<1>, C4<1>;
L_0x28bfa30 .functor NOT 1, L_0x28bfd00, C4<0>, C4<0>, C4<0>;
L_0x28bfe90 .functor AND 1, L_0x28bfbc0, L_0x28bfa30, C4<1>, C4<1>;
L_0x28bfda0 .functor NOT 1, L_0x28c01d0, C4<0>, C4<0>, C4<0>;
L_0x28c0460 .functor AND 1, L_0x28bfda0, L_0x28c03c0, C4<1>, C4<1>;
L_0x28be370 .functor AND 1, L_0x28c0460, L_0x28c05c0, C4<1>, C4<1>;
L_0x28c0810 .functor NOT 1, L_0x28c0770, C4<0>, C4<0>, C4<0>;
L_0x28c0560 .functor AND 1, L_0x28c09a0, L_0x28c0810, C4<1>, C4<1>;
L_0x28c0a40 .functor NOT 1, L_0x28c0c50, C4<0>, C4<0>, C4<0>;
L_0x28c0af0 .functor AND 1, L_0x28c0560, L_0x28c0a40, C4<1>, C4<1>;
L_0x28bf510 .functor AND 1, L_0x28c1730, L_0x28c1b30, C4<1>, C4<1>;
L_0x28c19c0 .functor NOT 1, L_0x28c1e10, C4<0>, C4<0>, C4<0>;
L_0x28c1a70 .functor AND 1, L_0x28bf510, L_0x28c19c0, C4<1>, C4<1>;
L_0x28c1f00 .functor NOT 1, L_0x28c2320, C4<0>, C4<0>, C4<0>;
L_0x28c23c0 .functor AND 1, L_0x28c1f00, L_0x28c2550, C4<1>, C4<1>;
L_0x28c24c0 .functor AND 1, L_0x28c23c0, L_0x28c20d0, C4<1>, C4<1>;
L_0x28c2b80 .functor OR 1, L_0x28c2170, L_0x28c1540, C4<0>, C4<0>;
L_0x28c2ca0 .functor AND 16, L_0x28bd520, L_0x28bc6f0, C4<1111111111111111>, C4<1111111111111111>;
L_0x289f7f0 .functor OR 16, L_0x28bd520, L_0x28bc6f0, C4<0000000000000000>, C4<0000000000000000>;
L_0x28acb90 .functor NOT 16, L_0x289f7f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x289e160 .functor OR 1, L_0x28c63e0, L_0x28c6070, C4<0>, C4<0>;
v0x289d5c0_0 .net *"_s0", 3 0, L_0x28bd6e0; 1 drivers
v0x289d660_0 .net *"_s104", 0 0, L_0x28c01d0; 1 drivers
v0x289d700_0 .net *"_s105", 0 0, L_0x28bfda0; 1 drivers
v0x289d7a0_0 .net *"_s108", 0 0, L_0x28c03c0; 1 drivers
v0x289d820_0 .net *"_s109", 0 0, L_0x28c0460; 1 drivers
v0x289d8c0_0 .net *"_s112", 0 0, L_0x28c05c0; 1 drivers
v0x289d9a0_0 .net *"_s113", 0 0, L_0x28be370; 1 drivers
v0x289da40_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x289db30_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x289dbd0_0 .net *"_s12", 3 0, L_0x28bd9b0; 1 drivers
v0x289dcd0_0 .net *"_s122", 0 0, L_0x28c09a0; 1 drivers
v0x289dd70_0 .net *"_s124", 0 0, L_0x28c0770; 1 drivers
v0x289de80_0 .net *"_s125", 0 0, L_0x28c0810; 1 drivers
v0x289df20_0 .net *"_s127", 0 0, L_0x28c0560; 1 drivers
v0x289e040_0 .net *"_s130", 0 0, L_0x28c0c50; 1 drivers
v0x289e0e0_0 .net *"_s131", 0 0, L_0x28c0a40; 1 drivers
v0x289dfa0_0 .net *"_s133", 0 0, L_0x28c0af0; 1 drivers
v0x289e230_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x289e350_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x289e3d0_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x289e2b0_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x289e500_0 .net *"_s145", 7 0, L_0x28c0f40; 1 drivers
v0x289e450_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x289e640_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x289e5a0_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x289e790_0 .net *"_s153", 7 0, L_0x28c1190; 1 drivers
v0x289e6e0_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x289e8f0_0 .net *"_s162", 0 0, L_0x28c1730; 1 drivers
v0x289e830_0 .net *"_s164", 0 0, L_0x28c1b30; 1 drivers
v0x289ea60_0 .net *"_s165", 0 0, L_0x28bf510; 1 drivers
v0x289e970_0 .net *"_s168", 0 0, L_0x28c1e10; 1 drivers
v0x289ebe0_0 .net *"_s169", 0 0, L_0x28c19c0; 1 drivers
v0x289eae0_0 .net *"_s171", 0 0, L_0x28c1a70; 1 drivers
v0x289ed70_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x289ec60_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x289ef10_0 .net *"_s18", 0 0, L_0x28bd7d0; 1 drivers
v0x289edf0_0 .net *"_s180", 0 0, L_0x28c2320; 1 drivers
v0x289ee90_0 .net *"_s181", 0 0, L_0x28c1f00; 1 drivers
v0x289f0d0_0 .net *"_s184", 0 0, L_0x28c1fb0; 1 drivers
v0x289f150_0 .net *"_s186", 0 0, L_0x28c2550; 1 drivers
v0x289ef90_0 .net *"_s187", 0 0, L_0x28c23c0; 1 drivers
v0x289f030_0 .net *"_s190", 0 0, L_0x28c20d0; 1 drivers
v0x289f330_0 .net *"_s191", 0 0, L_0x28c24c0; 1 drivers
v0x289f3b0_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x289f1d0_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x289f270_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x289f5b0_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x289f630_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x289f450_0 .net *"_s203", 15 0, L_0x28c2710; 1 drivers
v0x289f4f0_0 .net *"_s210", 0 0, L_0x28c27b0; 1 drivers
v0x289f850_0 .net *"_s212", 14 0, L_0x28c30b0; 1 drivers
v0x289f8d0_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x289f6d0_0 .net *"_s215", 15 0, L_0x28c2ef0; 1 drivers
v0x289f770_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x289fb10_0 .net *"_s220", 0 0, L_0x28c31a0; 1 drivers
v0x289fb90_0 .net *"_s222", 13 0, L_0x28c35a0; 1 drivers
v0x289f950_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x289f9f0_0 .net *"_s225", 15 0, L_0x28c33c0; 1 drivers
v0x289fa90_0 .net *"_s230", 0 0, L_0x28c38e0; 1 drivers
v0x289fe10_0 .net *"_s232", 11 0, L_0x28c3980; 1 drivers
v0x289fc30_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x289fcd0_0 .net *"_s235", 15 0, L_0x28c3680; 1 drivers
v0x289fd70_0 .net *"_s240", 0 0, L_0x28c3ac0; 1 drivers
v0x28a00b0_0 .net *"_s242", 7 0, L_0x28c3f40; 1 drivers
v0x289feb0_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x289ff50_0 .net *"_s245", 15 0, L_0x28c3d20; 1 drivers
v0x289fff0_0 .net *"_s249", 3 0, L_0x28c4270; 1 drivers
v0x28a0350_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x28a0150_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x28a01f0_0 .net *"_s255", 0 0, L_0x28c43a0; 1 drivers
v0x28a0290_0 .net *"_s258", 0 0, L_0x28c3fe0; 1 drivers
v0x28a0610_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x28a03d0_0 .net *"_s264", 0 0, L_0x28c4790; 1 drivers
v0x28a0470_0 .net *"_s266", 14 0, L_0x28c4830; 1 drivers
v0x28a0510_0 .net *"_s267", 15 0, L_0x28c44e0; 1 drivers
v0x28a08f0_0 .net *"_s272", 0 0, L_0x28c06b0; 1 drivers
v0x28a0690_0 .net *"_s273", 1 0, L_0x28c4d60; 1 drivers
v0x28a0730_0 .net *"_s276", 13 0, L_0x28c48d0; 1 drivers
v0x28a07d0_0 .net *"_s277", 15 0, L_0x28c4970; 1 drivers
v0x28a0870_0 .net *"_s282", 0 0, L_0x28c51d0; 1 drivers
v0x28a0c00_0 .net *"_s283", 3 0, L_0x28c4e90; 1 drivers
v0x28a0c80_0 .net *"_s286", 11 0, L_0x28c5040; 1 drivers
v0x28a0990_0 .net *"_s287", 15 0, L_0x28c5530; 1 drivers
v0x28a0a30_0 .net *"_s292", 0 0, L_0x28c5310; 1 drivers
v0x28a0ad0_0 .net *"_s293", 7 0, L_0x28c5990; 1 drivers
v0x28a0b70_0 .net *"_s296", 7 0, L_0x28c4f30; 1 drivers
v0x28a0fe0_0 .net *"_s297", 15 0, L_0x28c56c0; 1 drivers
v0x28a1080_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x28a0d20_0 .net *"_s30", 7 0, L_0x28be050; 1 drivers
v0x28a0dc0_0 .net *"_s301", 3 0, L_0x28c5f30; 1 drivers
v0x28a0e60_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x28a0f00_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x28a13f0_0 .net *"_s307", 0 0, L_0x28c5e40; 1 drivers
v0x28a1470_0 .net *"_s309", 15 0, L_0x28c2ca0; 1 drivers
v0x28a1120_0 .net *"_s31", 8 0, L_0x28be140; 1 drivers
v0x28a11c0_0 .net *"_s311", 3 0, L_0x28c2d00; 1 drivers
v0x28a1260_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x28a1300_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x28a1810_0 .net *"_s317", 0 0, L_0x28c5c40; 1 drivers
v0x28a1890_0 .net *"_s319", 15 0, L_0x289f7f0; 1 drivers
v0x28a14f0_0 .net *"_s321", 15 0, L_0x28acb90; 1 drivers
v0x28a1590_0 .net *"_s323", 3 0, L_0x28c2be0; 1 drivers
v0x28a1630_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x28a16d0_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x28a1770_0 .net *"_s329", 0 0, L_0x28c61b0; 1 drivers
v0x28a1c60_0 .net *"_s331", 3 0, L_0x28c62f0; 1 drivers
v0x28a1930_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x28a19d0_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x28a1a70_0 .net *"_s337", 0 0, L_0x28c63e0; 1 drivers
v0x28a1b10_0 .net *"_s339", 3 0, L_0x28c5fd0; 1 drivers
v0x28a1bb0_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x28a2060_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x28a1d00_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x28a1da0_0 .net *"_s345", 0 0, L_0x28c6070; 1 drivers
v0x28a1e40_0 .net *"_s347", 0 0, L_0x289e160; 1 drivers
v0x28a1ee0_0 .net *"_s349", 3 0, L_0x28c5d30; 1 drivers
v0x28a1f80_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x28a2490_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x28a20e0_0 .net *"_s355", 0 0, L_0x28c69c0; 1 drivers
v0x28a2160_0 .net *"_s358", 7 0, L_0x28c6610; 1 drivers
v0x28a2200_0 .net *"_s36", 7 0, L_0x28bdc70; 1 drivers
v0x28a22a0_0 .net *"_s360", 7 0, L_0x28c66b0; 1 drivers
v0x28a2340_0 .net *"_s361", 15 0, L_0x28c6bc0; 1 drivers
v0x28a23e0_0 .net *"_s363", 15 0, L_0x28c6d00; 1 drivers
v0x28a2900_0 .net *"_s365", 15 0, L_0x28c73b0; 1 drivers
v0x28a29a0_0 .net *"_s367", 15 0, L_0x28c7130; 1 drivers
v0x28a2510_0 .net *"_s369", 15 0, L_0x28c72c0; 1 drivers
v0x28a25b0_0 .net *"_s37", 8 0, L_0x28be430; 1 drivers
v0x28a2650_0 .net *"_s371", 15 0, L_0x28c7880; 1 drivers
v0x28a26f0_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x28a2790_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x28a2830_0 .net *"_s41", 8 0, L_0x28be5d0; 1 drivers
v0x28a2e50_0 .net *"_s43", 8 0, L_0x28be780; 1 drivers
v0x28a2ed0_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x28a2a20_0 .net *"_s47", 8 0, L_0x28be2d0; 1 drivers
v0x28a2aa0_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x28a2b40_0 .net *"_s54", 7 0, L_0x28bed10; 1 drivers
v0x28a2be0_0 .net *"_s56", 7 0, L_0x28bedb0; 1 drivers
v0x28a2c80_0 .net *"_s57", 7 0, L_0x28beef0; 1 drivers
v0x28a2d20_0 .net *"_s59", 7 0, L_0x28befe0; 1 drivers
v0x28a2dc0_0 .net *"_s6", 0 0, L_0x28bd870; 1 drivers
v0x28a33c0_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x28a2f50_0 .net *"_s66", 0 0, L_0x28bf2c0; 1 drivers
v0x28a2ff0_0 .net *"_s67", 0 0, L_0x28be230; 1 drivers
v0x28a3090_0 .net *"_s70", 0 0, L_0x28bf470; 1 drivers
v0x28a3130_0 .net *"_s71", 0 0, L_0x28bf120; 1 drivers
v0x28a31d0_0 .net *"_s74", 0 0, L_0x28bf5f0; 1 drivers
v0x28a3270_0 .net *"_s75", 0 0, L_0x28bf3b0; 1 drivers
v0x28a3310_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x28a38f0_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x28a3440_0 .net *"_s8", 15 0, L_0x28bb8a0; 1 drivers
v0x28a34e0_0 .net *"_s84", 0 0, L_0x28bf990; 1 drivers
v0x28a3580_0 .net *"_s86", 0 0, L_0x28bf690; 1 drivers
v0x28a3620_0 .net *"_s87", 0 0, L_0x28bfb10; 1 drivers
v0x28a36c0_0 .net *"_s89", 0 0, L_0x28bfbc0; 1 drivers
v0x28a3760_0 .net *"_s92", 0 0, L_0x28bfd00; 1 drivers
v0x28a3800_0 .net *"_s93", 0 0, L_0x28bfa30; 1 drivers
v0x28a3e60_0 .net *"_s95", 0 0, L_0x28bfe90; 1 drivers
v0x28a3970_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x28a39f0_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x28a3a90_0 .net "cin", 0 0, L_0x28bdd30; 1 drivers
v0x28a3b30_0 .net "cin_real_right_to_left", 0 0, L_0x28beb40; 1 drivers
v0x28a3bd0_0 .net "cin_right_to_left", 0 0, L_0x28bdec0; 1 drivers
v0x28a3c70_0 .alias "clk", 0 0, v0x28b5920_0;
v0x28a3cf0_0 .alias "dst", 15 0, v0x28b5d10_0;
v0x28a3d90_0 .var "dst_EX_DM", 15 0;
v0x28a4420_0 .alias "func", 2 0, v0x28b5320_0;
v0x28a44a0_0 .net "left_sat_neg", 0 0, L_0x28bf180; 1 drivers
v0x28a3ee0_0 .net "left_sat_pos", 0 0, L_0x28bf7f0; 1 drivers
v0x28a3f80_0 .net "left_sum", 7 0, L_0x28be980; 1 drivers
v0x28a4020_0 .net "left_sum_sat", 7 0, L_0x28c0d80; 1 drivers
v0x28a40c0_0 .alias "neg", 0 0, v0x28b67a0_0;
v0x28a4140_0 .alias "ov", 0 0, v0x28b66c0_0;
v0x28a41f0_0 .alias "padd", 0 0, v0x28b6a30_0;
v0x28a4270_0 .net "right_sat_neg", 0 0, L_0x28c0300; 1 drivers
v0x28a42f0_0 .net "right_sat_pos", 0 0, L_0x28c0880; 1 drivers
v0x28a4390_0 .net "right_sum", 7 0, L_0x28bdf60; 1 drivers
v0x28a4ab0_0 .net "right_sum_sat", 7 0, L_0x28c1310; 1 drivers
v0x28a4520_0 .net "sat_neg", 0 0, L_0x28c1540; 1 drivers
v0x28a45c0_0 .net "sat_pos", 0 0, L_0x28c2170; 1 drivers
v0x28a4660_0 .net "shamt", 3 0, L_0x28c7700; 1 drivers
v0x28a4700_0 .net "shft_in", 0 0, L_0x28c40c0; 1 drivers
v0x28a47a0_0 .net "shft_l", 15 0, L_0x28c3e10; 1 drivers
v0x28a4840_0 .net "shft_l1", 15 0, L_0x28c3320; 1 drivers
v0x28a48e0_0 .net "shft_l2", 15 0, L_0x28c3500; 1 drivers
v0x28a4980_0 .net "shft_l4", 15 0, L_0x28c3c80; 1 drivers
v0x28a4a20_0 .net "shft_r", 15 0, L_0x28c5800; 1 drivers
v0x28a5110_0 .net "shft_r1", 15 0, L_0x28c4620; 1 drivers
v0x28a4b50_0 .net "shft_r2", 15 0, L_0x28c4ab0; 1 drivers
v0x28a4bf0_0 .net "shft_r4", 15 0, L_0x28c5620; 1 drivers
v0x28a4c90_0 .alias "src0", 15 0, v0x28b1320_0;
v0x28a4d30_0 .net "src0_2s_cmp", 15 0, L_0x28bd910; 1 drivers
v0x28a4dd0_0 .alias "src1", 15 0, v0x28b7470_0;
v0x28a4e70_0 .alias "stall_EX_DM", 0 0, v0x28b7840_0;
v0x28a4f20_0 .net "sum", 15 0, L_0x28c1690; 1 drivers
v0x28a4fa0_0 .net "sum_padd", 15 0, L_0x28c1880; 1 drivers
v0x28a5040_0 .net "sum_sat", 15 0, L_0x28c2e50; 1 drivers
v0x28a57c0_0 .alias "zr", 0 0, v0x28b7970_0;
L_0x28bd6e0 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28bd870 .cmp/eq 4, L_0x28bd6e0, C4<0001>;
L_0x28bd910 .functor MUXZ 16, L_0x28bc6f0, L_0x28bb8a0, L_0x28bd870, C4<>;
L_0x28bd9b0 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28bd7d0 .cmp/eq 4, L_0x28bd9b0, C4<0001>;
L_0x28bdd30 .functor MUXZ 1, C4<0>, C4<1>, L_0x28bd7d0, C4<>;
L_0x28bdec0 .part L_0x28be2d0, 8, 1;
L_0x28bdf60 .part L_0x28be2d0, 0, 8;
L_0x28be050 .part L_0x28bd910, 0, 8;
L_0x28be140 .concat [ 8 1 0 0], L_0x28be050, C4<0>;
L_0x28bdc70 .part L_0x28bd520, 0, 8;
L_0x28be430 .concat [ 8 1 0 0], L_0x28bdc70, C4<0>;
L_0x28be5d0 .arith/sum 9, L_0x28be140, L_0x28be430;
L_0x28be780 .concat [ 1 8 0 0], L_0x28bdd30, C4<00000000>;
L_0x28be2d0 .arith/sum 9, L_0x28be5d0, L_0x28be780;
L_0x28beb40 .functor MUXZ 1, L_0x28bdec0, C4<0>, v0x28ad190_0, C4<>;
L_0x28bed10 .part L_0x28bd910, 8, 8;
L_0x28bedb0 .part L_0x28bd520, 8, 8;
L_0x28beef0 .arith/sum 8, L_0x28bed10, L_0x28bedb0;
L_0x28befe0 .concat [ 1 7 0 0], L_0x28beb40, C4<0000000>;
L_0x28be980 .arith/sum 8, L_0x28beef0, L_0x28befe0;
L_0x28bf2c0 .part L_0x28be980, 7, 1;
L_0x28bf470 .part L_0x28bd910, 15, 1;
L_0x28bf5f0 .part L_0x28bd520, 15, 1;
L_0x28bf180 .functor MUXZ 1, C4<0>, C4<1>, L_0x28bf3b0, C4<>;
L_0x28bf990 .part L_0x28be980, 7, 1;
L_0x28bf690 .part L_0x28bd910, 15, 1;
L_0x28bfd00 .part L_0x28bd520, 15, 1;
L_0x28bf7f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x28bfe90, C4<>;
L_0x28c01d0 .part L_0x28bdf60, 7, 1;
L_0x28c03c0 .part L_0x28bd910, 7, 1;
L_0x28c05c0 .part L_0x28bd520, 7, 1;
L_0x28c0300 .functor MUXZ 1, C4<0>, C4<1>, L_0x28be370, C4<>;
L_0x28c09a0 .part L_0x28bdf60, 7, 1;
L_0x28c0770 .part L_0x28bd910, 7, 1;
L_0x28c0c50 .part L_0x28bd520, 7, 1;
L_0x28c0880 .functor MUXZ 1, C4<0>, C4<1>, L_0x28c0af0, C4<>;
L_0x28c0f40 .functor MUXZ 8, L_0x28be980, C4<10000000>, L_0x28bf180, C4<>;
L_0x28c0d80 .functor MUXZ 8, L_0x28c0f40, C4<01111111>, L_0x28bf7f0, C4<>;
L_0x28c1190 .functor MUXZ 8, L_0x28bdf60, C4<10000000>, L_0x28c0300, C4<>;
L_0x28c1310 .functor MUXZ 8, L_0x28c1190, C4<01111111>, L_0x28c0880, C4<>;
L_0x28c1880 .concat [ 8 8 0 0], L_0x28c1310, L_0x28c0d80;
L_0x28c1690 .concat [ 8 8 0 0], L_0x28bdf60, L_0x28be980;
L_0x28c1730 .part L_0x28bd520, 15, 1;
L_0x28c1b30 .part L_0x28bd910, 15, 1;
L_0x28c1e10 .part L_0x28c1690, 15, 1;
L_0x28c1540 .functor MUXZ 1, C4<0>, C4<1>, L_0x28c1a70, C4<>;
L_0x28c2320 .part L_0x28bd520, 15, 1;
L_0x28c1fb0 .part L_0x28bd910, 15, 1;
L_0x28c2550 .reduce/nor L_0x28c1fb0;
L_0x28c20d0 .part L_0x28c1690, 15, 1;
L_0x28c2170 .functor MUXZ 1, C4<0>, C4<1>, L_0x28c24c0, C4<>;
L_0x28c2710 .functor MUXZ 16, L_0x28c1690, C4<1000000000000000>, L_0x28c1540, C4<>;
L_0x28c2e50 .functor MUXZ 16, L_0x28c2710, C4<0111111111111111>, L_0x28c2170, C4<>;
L_0x28c27b0 .part L_0x28c7700, 0, 1;
L_0x28c30b0 .part L_0x28bd520, 0, 15;
L_0x28c2ef0 .concat [ 1 15 0 0], C4<0>, L_0x28c30b0;
L_0x28c3320 .functor MUXZ 16, L_0x28bd520, L_0x28c2ef0, L_0x28c27b0, C4<>;
L_0x28c31a0 .part L_0x28c7700, 1, 1;
L_0x28c35a0 .part L_0x28c3320, 0, 14;
L_0x28c33c0 .concat [ 2 14 0 0], C4<00>, L_0x28c35a0;
L_0x28c3500 .functor MUXZ 16, L_0x28c3320, L_0x28c33c0, L_0x28c31a0, C4<>;
L_0x28c38e0 .part L_0x28c7700, 2, 1;
L_0x28c3980 .part L_0x28c3500, 0, 12;
L_0x28c3680 .concat [ 4 12 0 0], C4<0000>, L_0x28c3980;
L_0x28c3c80 .functor MUXZ 16, L_0x28c3500, L_0x28c3680, L_0x28c38e0, C4<>;
L_0x28c3ac0 .part L_0x28c7700, 3, 1;
L_0x28c3f40 .part L_0x28c3c80, 0, 8;
L_0x28c3d20 .concat [ 8 8 0 0], C4<00000000>, L_0x28c3f40;
L_0x28c3e10 .functor MUXZ 16, L_0x28c3c80, L_0x28c3d20, L_0x28c3ac0, C4<>;
L_0x28c4270 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c43a0 .cmp/eq 4, L_0x28c4270, C4<0110>;
L_0x28c3fe0 .part L_0x28bd520, 15, 1;
L_0x28c40c0 .functor MUXZ 1, C4<0>, L_0x28c3fe0, L_0x28c43a0, C4<>;
L_0x28c4790 .part L_0x28c7700, 0, 1;
L_0x28c4830 .part L_0x28bd520, 1, 15;
L_0x28c44e0 .concat [ 15 1 0 0], L_0x28c4830, L_0x28c40c0;
L_0x28c4620 .functor MUXZ 16, L_0x28bd520, L_0x28c44e0, L_0x28c4790, C4<>;
L_0x28c06b0 .part L_0x28c7700, 1, 1;
L_0x28c4d60 .concat [ 1 1 0 0], L_0x28c40c0, L_0x28c40c0;
L_0x28c48d0 .part L_0x28c4620, 2, 14;
L_0x28c4970 .concat [ 14 2 0 0], L_0x28c48d0, L_0x28c4d60;
L_0x28c4ab0 .functor MUXZ 16, L_0x28c4620, L_0x28c4970, L_0x28c06b0, C4<>;
L_0x28c51d0 .part L_0x28c7700, 2, 1;
L_0x28c4e90 .concat [ 1 1 1 1], L_0x28c40c0, L_0x28c40c0, L_0x28c40c0, L_0x28c40c0;
L_0x28c5040 .part L_0x28c4ab0, 4, 12;
L_0x28c5530 .concat [ 12 4 0 0], L_0x28c5040, L_0x28c4e90;
L_0x28c5620 .functor MUXZ 16, L_0x28c4ab0, L_0x28c5530, L_0x28c51d0, C4<>;
L_0x28c5310 .part L_0x28c7700, 3, 1;
LS_0x28c5990_0_0 .concat [ 1 1 1 1], L_0x28c40c0, L_0x28c40c0, L_0x28c40c0, L_0x28c40c0;
LS_0x28c5990_0_4 .concat [ 1 1 1 1], L_0x28c40c0, L_0x28c40c0, L_0x28c40c0, L_0x28c40c0;
L_0x28c5990 .concat [ 4 4 0 0], LS_0x28c5990_0_0, LS_0x28c5990_0_4;
L_0x28c4f30 .part L_0x28c5620, 8, 8;
L_0x28c56c0 .concat [ 8 8 0 0], L_0x28c4f30, L_0x28c5990;
L_0x28c5800 .functor MUXZ 16, L_0x28c5620, L_0x28c56c0, L_0x28c5310, C4<>;
L_0x28c5f30 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c5e40 .cmp/eq 4, L_0x28c5f30, C4<0010>;
L_0x28c2d00 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c5c40 .cmp/eq 4, L_0x28c2d00, C4<0011>;
L_0x28c2be0 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c61b0 .cmp/eq 4, L_0x28c2be0, C4<0100>;
L_0x28c62f0 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c63e0 .cmp/eq 4, L_0x28c62f0, C4<0101>;
L_0x28c5fd0 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c6070 .cmp/eq 4, L_0x28c5fd0, C4<0110>;
L_0x28c5d30 .concat [ 3 1 0 0], v0x28aba40_0, C4<0>;
L_0x28c69c0 .cmp/eq 4, L_0x28c5d30, C4<0111>;
L_0x28c6610 .part L_0x28bd520, 0, 8;
L_0x28c66b0 .part L_0x28bc6f0, 0, 8;
L_0x28c6bc0 .concat [ 8 8 0 0], L_0x28c66b0, L_0x28c6610;
L_0x28c6d00 .functor MUXZ 16, L_0x28c2e50, L_0x28c6bc0, L_0x28c69c0, C4<>;
L_0x28c73b0 .functor MUXZ 16, L_0x28c6d00, L_0x28c5800, L_0x289e160, C4<>;
L_0x28c7130 .functor MUXZ 16, L_0x28c73b0, L_0x28c3e10, L_0x28c61b0, C4<>;
L_0x28c72c0 .functor MUXZ 16, L_0x28c7130, L_0x28acb90, L_0x28c5c40, C4<>;
L_0x28c7880 .functor MUXZ 16, L_0x28c72c0, L_0x28c2ca0, L_0x28c5e40, C4<>;
L_0x28c7a10 .functor MUXZ 16, L_0x28c7880, L_0x28c1880, v0x28ad190_0, C4<>;
L_0x28c7530 .reduce/nor L_0x28c7a10;
L_0x28c7660 .part L_0x28c7a10, 15, 1;
S_0x289bed0 .scope module, "iDSTMUX" "dst_mux" 3 122, 14 1, S_0x2863830;
 .timescale 0 0;
v0x289c000_0 .alias "clk", 0 0, v0x28b5920_0;
v0x289c0d0_0 .alias "dm_rd_data_EX_DM", 15 0, v0x28b5bc0_0;
v0x289c150_0 .alias "dm_re_EX_DM", 0 0, v0x28b5c90_0;
v0x289c1f0_0 .alias "dst_EX_DM", 15 0, v0x28b5ea0_0;
v0x289c2a0_0 .alias "jmp_imm_EX_DM", 0 0, v0x28b6390_0;
v0x289c340_0 .alias "pc_EX_DM", 15 0, v0x28b6b60_0;
v0x289c3e0_0 .var "rf_w_data_DM_WB", 15 0;
v0x289c480_0 .alias "stall_DM_WB", 0 0, v0x28b7770_0;
E_0x289b490 .event posedge, v0x289b370_0;
S_0x2874290 .scope module, "iBRL" "br_bool" 3 129, 15 1, S_0x2863830;
 .timescale 0 0;
v0x27b5a70_0 .alias "br_instr_ID_EX", 0 0, v0x28b53f0_0;
v0x289b2d0_0 .alias "cc_ID_EX", 2 0, v0x28b5800_0;
v0x289b370_0 .alias "clk", 0 0, v0x28b5920_0;
v0x289b410_0 .alias "clk_nv_ID_EX", 0 0, v0x28b59a0_0;
v0x289b4c0_0 .alias "clk_z_ID_EX", 0 0, v0x28b5a20_0;
v0x289b560_0 .var "flow_change_ID_EX", 0 0;
v0x289b640_0 .alias "jmp_imm_ID_EX", 0 0, v0x28b65f0_0;
v0x289b6e0_0 .alias "jmp_reg_ID_EX", 0 0, v0x28b6520_0;
v0x289b7d0_0 .alias "neg", 0 0, v0x28b67a0_0;
v0x289b870_0 .var "neg_EX_DM", 0 0;
v0x289b970_0 .alias "ov", 0 0, v0x28b66c0_0;
v0x289ba10_0 .var "ov_EX_DM", 0 0;
v0x289bb20_0 .alias "rst_n", 0 0, v0x28b7320_0;
v0x289bbc0_0 .alias "stall_EX_DM", 0 0, v0x28b7840_0;
v0x289bce0_0 .alias "stall_ID_EX", 0 0, v0x28b7b10_0;
v0x289bd80_0 .alias "zr", 0 0, v0x28b7970_0;
v0x289bc40_0 .var "zr_EX_DM", 0 0;
E_0x288b230/0 .event edge, v0x289b640_0, v0x289b6e0_0, v0x289b870_0, v0x289ba10_0;
E_0x288b230/1 .event edge, v0x289bc40_0, v0x289b2d0_0, v0x27b5a70_0;
E_0x288b230 .event/or E_0x288b230/0, E_0x288b230/1;
E_0x2842010/0 .event negedge, v0x289bb20_0;
E_0x2842010/1 .event posedge, v0x289b370_0;
E_0x2842010 .event/or E_0x2842010/0, E_0x2842010/1;
    .scope S_0x28b2740;
T_0 ;
    %wait E_0x28b2830;
    %load/v 8, v0x28b33c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28b35f0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x28b2740;
T_1 ;
    %wait E_0x28b25b0;
    %load/v 8, v0x28b3340_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x28b3670_0, 0, 7;
T_1.2 ;
    %load/v 8, v0x28b3670_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x28b3670_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28b3170, 8, 74;
t_0 ;
    %load/v 82, v0x28b3670_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x28b3670_0, 82, 7;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x28b2ed0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x28b3510_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x28b3730_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 82, v0x28b2e30_0, 8;
    %jmp T_1.7;
T_1.6 ;
    %mov 82, 2, 8;
T_1.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x28b3490_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x28b2e30_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28b3170, 8, 74;
t_1 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28b2740;
T_2 ;
    %wait E_0x28b2290;
    %load/v 8, v0x28b2ed0_0, 1;
    %load/v 9, v0x28b30f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 82, v0x28b2e30_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x28b3170, 74;
    %set/v v0x28b3070_0, 8, 74;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x28b1430;
T_3 ;
    %wait E_0x28b16f0;
    %load/v 8, v0x28b2430_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28b24b0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x28b1430;
T_4 ;
    %wait E_0x28b16c0;
    %load/v 8, v0x28b21b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0x28b2530_0, 0, 7;
T_4.2 ;
    %load/v 8, v0x28b2530_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_4.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x28b2530_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28b1fc0, 8, 74;
t_2 ;
    %load/v 82, v0x28b2530_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x28b2530_0, 82, 7;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x28b1d10_0, 1;
    %inv 8, 1;
    %load/v 9, v0x28b2380_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0x28b25f0_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 82, v0x28b1c70_0, 8;
    %jmp T_4.7;
T_4.6 ;
    %mov 82, 2, 8;
T_4.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x28b2300_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x28b1c70_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28b1fc0, 8, 74;
t_3 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28b1430;
T_5 ;
    %wait E_0x28b12e0;
    %load/v 8, v0x28b1d10_0, 1;
    %load/v 9, v0x28b1f40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 82, v0x28b1c70_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x28b1fc0, 74;
    %set/v v0x28b1ec0_0, 8, 74;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x28afaa0;
T_6 ;
    %wait E_0x2842010;
    %load/v 8, v0x28b1120_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x28b13b0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x28b0f80_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x28b13b0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28afaa0;
T_7 ;
    %wait E_0x28af1e0;
    %set/v v0x28b0990_0, 0, 1;
    %load/v 8, v0x28b0810_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x28b0890_0, 8, 2;
    %set/v v0x28b0be0_0, 0, 1;
    %load/v 8, v0x28b0d90_0, 64;
    %set/v v0x28b0c60_0, 8, 64;
    %set/v v0x28b0e40_0, 0, 1;
    %set/v v0x28b0ed0_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x28b0810_0, 14;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 14;
T_7.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x28b0b40_0, 8, 14;
    %load/v 8, v0x28b0340_0, 64;
    %set/v v0x28b1050_0, 8, 64;
    %set/v v0x28b01c0_0, 0, 1;
    %set/v v0x28b0660_0, 0, 1;
    %set/v v0x28b0480_0, 0, 1;
    %load/v 8, v0x28b0340_0, 64;
    %set/v v0x28b0770_0, 8, 64;
    %load/v 8, v0x28a96b0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x28b0520_0, 8, 2;
    %set/v v0x28b03e0_0, 0, 1;
    %set/v v0x28af830_0, 0, 1;
    %set/v v0x28b0f80_0, 0, 3;
    %load/v 8, v0x28b13b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_7.8, 6;
    %jmp T_7.10;
T_7.2 ;
    %set/v v0x28af830_0, 1, 1;
    %set/v v0x28b0480_0, 1, 1;
    %load/v 8, v0x28b1230_0, 1;
    %jmp/0xz  T_7.11, 8;
    %load/v 8, v0x28b0260_0, 1;
    %jmp/0  T_7.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_7.15, 8;
T_7.13 ; End of true expr.
    %load/v 12, v0x28b0110_0, 1;
    %jmp/0  T_7.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_7.18, 12;
T_7.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_7.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_7.18;
T_7.17 ;
    %mov 13, 16, 3; Return false value
T_7.18 ;
    %jmp/0  T_7.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_7.15;
T_7.14 ;
    %mov 9, 13, 3; Return false value
T_7.15 ;
    %set/v v0x28b0f80_0, 9, 3;
    %jmp T_7.12;
T_7.11 ;
    %load/v 8, v0x28b11b0_0, 1;
    %jmp/0xz  T_7.19, 8;
    %load/v 8, v0x28b0260_0, 1;
    %jmp/0  T_7.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_7.23, 8;
T_7.21 ; End of true expr.
    %load/v 12, v0x28b0110_0, 1;
    %jmp/0  T_7.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_7.26, 12;
T_7.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_7.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_7.26;
T_7.25 ;
    %mov 13, 16, 3; Return false value
T_7.26 ;
    %jmp/0  T_7.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_7.23;
T_7.22 ;
    %mov 9, 13, 3; Return false value
T_7.23 ;
    %set/v v0x28b0f80_0, 9, 3;
    %jmp T_7.20;
T_7.19 ;
    %load/v 8, v0x28b0910_0, 1;
    %jmp/0  T_7.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.29, 8;
T_7.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.29;
T_7.28 ;
    %mov 9, 12, 3; Return false value
T_7.29 ;
    %set/v v0x28b0f80_0, 9, 3;
T_7.20 ;
T_7.12 ;
    %jmp T_7.10;
T_7.3 ;
    %set/v v0x28b0660_0, 1, 1;
    %set/v v0x28b01c0_0, 1, 1;
    %load/v 8, v0x28a96b0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.33, 6;
    %jmp T_7.35;
T_7.30 ;
    %load/v 8, v0x28b1530_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x28b0770_0, 8, 16;
    %jmp T_7.35;
T_7.31 ;
    %load/v 8, v0x28b1530_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x28b0770_0, 8, 16;
    %jmp T_7.35;
T_7.32 ;
    %load/v 8, v0x28b1530_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x28b0770_0, 8, 16;
    %jmp T_7.35;
T_7.33 ;
    %load/v 8, v0x28b1530_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x28b0770_0, 8, 16;
    %jmp T_7.35;
T_7.35 ;
    %set/v v0x28b03e0_0, 1, 1;
    %load/v 8, v0x28b0910_0, 1;
    %jmp/0  T_7.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.38, 8;
T_7.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.38;
T_7.37 ;
    %mov 9, 12, 3; Return false value
T_7.38 ;
    %set/v v0x28b0f80_0, 9, 3;
    %jmp T_7.10;
T_7.4 ;
    %set/v v0x28b0e40_0, 1, 1;
    %set/v v0x28b0480_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.39, 4;
    %load/x1p 22, v0x28a96b0_0, 6;
    %jmp T_7.40;
T_7.39 ;
    %mov 22, 2, 6;
T_7.40 ;
    %mov 8, 22, 6; Move signal select into place
    %load/v 14, v0x28b05c0_0, 8;
    %set/v v0x28b0b40_0, 8, 14;
    %load/v 8, v0x28b0ce0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.41, 8;
    %movi 8, 2, 3;
    %set/v v0x28b0f80_0, 8, 3;
    %jmp T_7.42;
T_7.41 ;
    %movi 8, 3, 3;
    %set/v v0x28b0f80_0, 8, 3;
T_7.42 ;
    %jmp T_7.10;
T_7.5 ;
    %set/v v0x28b0ed0_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.43, 4;
    %load/x1p 8, v0x28a96b0_0, 14;
    %jmp T_7.44;
T_7.43 ;
    %mov 8, 2, 14;
T_7.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x28b0b40_0, 8, 14;
    %load/v 8, v0x28b0d90_0, 64;
    %set/v v0x28b0770_0, 8, 64;
    %load/v 8, v0x28b0ce0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.45, 8;
    %movi 8, 3, 3;
    %set/v v0x28b0f80_0, 8, 3;
    %jmp T_7.46;
T_7.45 ;
    %set/v v0x28b0660_0, 1, 1;
    %load/v 8, v0x28b1230_0, 1;
    %jmp/0  T_7.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_7.49, 8;
T_7.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_7.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.49;
T_7.48 ;
    %mov 9, 12, 3; Return false value
T_7.49 ;
    %set/v v0x28b0f80_0, 9, 3;
T_7.46 ;
    %jmp T_7.10;
T_7.6 ;
    %set/v v0x28b0480_0, 1, 1;
    %set/v v0x28b03e0_0, 1, 1;
    %load/v 8, v0x28b0910_0, 1;
    %jmp/0  T_7.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.52, 8;
T_7.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.52;
T_7.51 ;
    %mov 9, 12, 3; Return false value
T_7.52 ;
    %set/v v0x28b0f80_0, 9, 3;
    %jmp T_7.10;
T_7.7 ;
    %set/v v0x28b0990_0, 1, 1;
    %set/v v0x28b0f80_0, 0, 3;
    %jmp T_7.10;
T_7.8 ;
    %set/v v0x28b0ed0_0, 1, 1;
    %load/v 8, v0x28b0ce0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.53, 8;
    %movi 8, 6, 3;
    %set/v v0x28b0f80_0, 8, 3;
    %jmp T_7.54;
T_7.53 ;
    %set/v v0x28b0be0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x28b0f80_0, 8, 3;
T_7.54 ;
    %jmp T_7.10;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x28aec20;
T_8 ;
    %vpi_call 7 34 "$readmemh", "instr.hex", v0x28af390;
    %end;
    .thread T_8;
    .scope S_0x28aec20;
T_9 ;
    %wait E_0x289b490;
    %load/v 8, v0x28af5f0_0, 1;
    %load/v 9, v0x28af970_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x28aef80_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x28af040_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x28aec20;
T_10 ;
    %wait E_0x28aef30;
    %load/v 8, v0x28af0e0_0, 1;
    %load/v 9, v0x28af2b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x28af8d0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x28af040_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_4, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28af390, 0, 8;
t_4 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 8, v0x28af8d0_0, 16;
    %jmp T_10.3;
T_10.2 ;
    %mov 8, 2, 16;
T_10.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x28af040_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_5, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28af390, 0, 8;
t_5 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 8, v0x28af8d0_0, 16;
    %jmp T_10.5;
T_10.4 ;
    %mov 8, 2, 16;
T_10.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x28af040_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_6, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28af390, 0, 8;
t_6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.6, 4;
    %load/x1p 8, v0x28af8d0_0, 16;
    %jmp T_10.7;
T_10.6 ;
    %mov 8, 2, 16;
T_10.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x28af040_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28af390, 0, 8;
t_7 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x28aec20;
T_11 ;
    %wait E_0x28aeee0;
    %load/v 8, v0x28af0e0_0, 1;
    %load/v 9, v0x28af210_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x28af040_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x28af390, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x28af040_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x28af390, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x28af040_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x28af390, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x28af040_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x28af390, 16;
    %set/v v0x28af4b0_0, 8, 64;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x28aec20;
T_12 ;
    %wait E_0x2842010;
    %load/v 8, v0x28af690_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28af710_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x28af410_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28af710_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x28aec20;
T_13 ;
    %wait E_0x2842010;
    %load/v 8, v0x28af690_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28af7b0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x28af160_0, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28af7b0_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x28af7b0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28af7b0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x28aec20;
T_14 ;
    %wait E_0x28aee80;
    %set/v v0x28af160_0, 1, 1;
    %set/v v0x28af2b0_0, 0, 1;
    %set/v v0x28af210_0, 0, 1;
    %set/v v0x28af410_0, 0, 2;
    %load/v 8, v0x28af710_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_14.1, 6;
    %load/v 8, v0x28af7b0_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_14.4, 8;
    %set/v v0x28af210_0, 1, 1;
    %set/v v0x28af550_0, 1, 1;
    %jmp T_14.5;
T_14.4 ;
    %set/v v0x28af160_0, 0, 1;
    %set/v v0x28af550_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x28af410_0, 8, 2;
T_14.5 ;
    %jmp T_14.3;
T_14.0 ;
    %load/v 8, v0x28af970_0, 1;
    %jmp/0xz  T_14.6, 8;
    %set/v v0x28af160_0, 0, 1;
    %set/v v0x28af550_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x28af410_0, 8, 2;
    %jmp T_14.7;
T_14.6 ;
    %load/v 8, v0x28af5f0_0, 1;
    %jmp/0xz  T_14.8, 8;
    %set/v v0x28af160_0, 0, 1;
    %set/v v0x28af550_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x28af410_0, 8, 2;
    %jmp T_14.9;
T_14.8 ;
    %set/v v0x28af550_0, 1, 1;
T_14.9 ;
T_14.7 ;
    %jmp T_14.3;
T_14.1 ;
    %load/v 8, v0x28af7b0_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_14.10, 8;
    %set/v v0x28af2b0_0, 1, 1;
    %set/v v0x28af550_0, 1, 1;
    %jmp T_14.11;
T_14.10 ;
    %set/v v0x28af160_0, 0, 1;
    %set/v v0x28af550_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x28af410_0, 8, 2;
T_14.11 ;
    %jmp T_14.3;
T_14.3 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x28aeb00;
T_15 ;
    %wait E_0x28aebf0;
    %load/v 8, v0x28b43f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x28b4220_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b48e0_0, 8, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x28b43f0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0x28b4220_0, 16;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 16;
T_15.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b48e0_0, 8, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x28b43f0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.8, 4;
    %load/x1p 8, v0x28b4220_0, 16;
    %jmp T_15.9;
T_15.8 ;
    %mov 8, 2, 16;
T_15.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b48e0_0, 8, 16;
    %jmp T_15.7;
T_15.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.10, 4;
    %load/x1p 8, v0x28b4220_0, 16;
    %jmp T_15.11;
T_15.10 ;
    %mov 8, 2, 16;
T_15.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b48e0_0, 8, 16;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x28aeb00;
T_16 ;
    %wait E_0x289b490;
    %jmp T_16;
    .thread T_16;
    .scope S_0x28aeb00;
T_17 ;
    %wait E_0x28aebf0;
    %load/v 8, v0x28b3f00_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x28b3c90_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b4e70_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x28b3f00_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x28b3c90_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b4e70_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x28b3f00_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x28b3c90_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b4e70_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x28b3c90_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x28b4e70_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x28add50;
T_18 ;
    %wait E_0x2842010;
    %load/v 8, v0x28ae7e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae5e0_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x28ae860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x28ae460_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x28ae3e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae5e0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v0x28ae560_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae5e0_0, 0, 8;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x28add50;
T_19 ;
    %wait E_0x289b490;
    %load/v 8, v0x28ae860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x28ae560_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae760_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x28add50;
T_20 ;
    %wait E_0x289b490;
    %load/v 8, v0x28ae9f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x28ae760_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae6e0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x28add50;
T_21 ;
    %wait E_0x289b490;
    %load/v 8, v0x28ae8e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x28ae6e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28ae660_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x28a9e60;
T_22 ;
    %wait E_0x2842010;
    %load/v 8, v0x28ad7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28acc70_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x28adcd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x28ac8d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28acc70_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x28a9e60;
T_23 ;
    %wait E_0x289b490;
    %load/v 8, v0x28adf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x28abac0_0, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ab9a0_0, 0, 8;
    %load/v 8, v0x28aca90_0, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ace70_0, 0, 8;
    %load/v 8, v0x28acef0_0, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28accf0_0, 0, 8;
    %load/v 8, v0x28ad4d0_0, 1;
    %load/v 9, v0x28acda0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ad9b0_0, 0, 8;
    %load/v 8, v0x28acf70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28ad450_0, 0, 8;
    %load/v 8, v0x28ab920_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x28aba40_0, 0, 8;
    %load/v 8, v0x28ad830_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28ad8b0_0, 0, 8;
    %load/v 8, v0x28adc50_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x28ada30_0, 0, 8;
    %load/v 8, v0x28ac2c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac430_0, 0, 8;
    %load/v 8, v0x28ac340_0, 1;
    %load/v 9, v0x28acda0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac4b0_0, 0, 8;
    %load/v 8, v0x28ac160_0, 1;
    %load/v 9, v0x28acda0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac090_0, 0, 8;
    %load/v 8, v0x28ac010_0, 1;
    %load/v 9, v0x28acda0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abf50_0, 0, 8;
    %load/v 8, v0x28acc70_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x28acbf0_0, 0, 8;
    %load/v 8, v0x28ad110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ad190_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x28a9e60;
T_24 ;
    %wait E_0x289b490;
    %load/v 8, v0x28adb90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x28ad9b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ad600_0, 0, 8;
    %load/v 8, v0x28ad450_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28ad3d0_0, 0, 8;
    %load/v 8, v0x28ac430_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac1e0_0, 0, 8;
    %load/v 8, v0x28ac4b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac5b0_0, 0, 8;
    %load/v 8, v0x28ace70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28acb10_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x28a9e60;
T_25 ;
    %wait E_0x289b490;
    %load/v 8, v0x28adae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x28ad600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ad550_0, 0, 8;
    %load/v 8, v0x28ad3d0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28acff0_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x28a9e60;
T_26 ;
    %wait E_0x2842010;
    %load/v 8, v0x28ad7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abc00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abc80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abda0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x28adf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x28ad450_0, 4;
    %load/v 12, v0x28ad210_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.4, 8;
    %load/v 9, v0x28ad9b0_0, 1;
    %load/v 10, v0x28ad210_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.6, 8;
T_26.4 ; End of true expr.
    %jmp/0  T_26.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.6;
T_26.5 ;
    %mov 9, 0, 1; Return false value
T_26.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abd20_0, 0, 9;
    %load/v 8, v0x28ad3d0_0, 4;
    %load/v 12, v0x28ad210_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.7, 8;
    %load/v 9, v0x28ad600_0, 1;
    %load/v 10, v0x28ad210_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.9, 8;
T_26.7 ; End of true expr.
    %jmp/0  T_26.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.9;
T_26.8 ;
    %mov 9, 0, 1; Return false value
T_26.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abc00_0, 0, 9;
    %load/v 8, v0x28ad450_0, 4;
    %load/v 12, v0x28ad2c0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.10, 8;
    %load/v 9, v0x28ad9b0_0, 1;
    %load/v 10, v0x28ad2c0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.12, 8;
T_26.10 ; End of true expr.
    %jmp/0  T_26.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.12;
T_26.11 ;
    %mov 9, 0, 1; Return false value
T_26.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abc80_0, 0, 9;
    %load/v 8, v0x28ad3d0_0, 4;
    %load/v 12, v0x28ad2c0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.13, 8;
    %load/v 9, v0x28ad600_0, 1;
    %load/v 10, v0x28ad2c0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.15, 8;
T_26.13 ; End of true expr.
    %jmp/0  T_26.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.15;
T_26.14 ;
    %mov 9, 0, 1; Return false value
T_26.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28abda0_0, 0, 9;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x28a9e60;
T_27 ;
    %wait E_0x2842010;
    %load/v 8, v0x28ad7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28aca10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac6b0_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x28adf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x28ac630_0, 1;
    %load/v 9, v0x28ac7d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28aca10_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28aca10_0, 0, 8;
    %load/v 8, v0x28aca10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac990_0, 0, 8;
    %load/v 8, v0x28ac990_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac6b0_0, 0, 8;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x28a9e60;
T_28 ;
    %wait E_0x2842010;
    %load/v 8, v0x28ad7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac530_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x28adb90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x28ac750_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28ac530_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x28a9e60;
T_29 ;
    %wait E_0x28aaf20;
    %set/v v0x28abac0_0, 0, 1;
    %set/v v0x28aca90_0, 0, 1;
    %set/v v0x28acef0_0, 0, 1;
    %set/v v0x28ad6b0_0, 0, 1;
    %set/v v0x28ad730_0, 0, 1;
    %set/v v0x28ad4d0_0, 0, 1;
    %load/v 8, v0x28acc70_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x28ad210_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 8, v0x28acc70_0, 4;
    %jmp T_29.1;
T_29.0 ;
    %mov 8, 2, 4;
T_29.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x28ad2c0_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.2, 4;
    %load/x1p 8, v0x28acc70_0, 4;
    %jmp T_29.3;
T_29.2 ;
    %mov 8, 2, 4;
T_29.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x28acf70_0, 8, 4;
    %set/v v0x28ab920_0, 0, 3;
    %set/v v0x28ad830_0, 0, 2;
    %set/v v0x28adc50_0, 0, 2;
    %set/v v0x28ac2c0_0, 0, 1;
    %set/v v0x28ac340_0, 0, 1;
    %set/v v0x28ac160_0, 0, 1;
    %set/v v0x28ac010_0, 0, 1;
    %set/v v0x28ac630_0, 0, 1;
    %set/v v0x28ad110_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.4, 4;
    %load/x1p 8, v0x28acc70_0, 4;
    %jmp T_29.5;
T_29.4 ;
    %mov 8, 2, 4;
T_29.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_29.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_29.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_29.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_29.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_29.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_29.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_29.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_29.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_29.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_29.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_29.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_29.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_29.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_29.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_29.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_29.21, 6;
    %jmp T_29.22;
T_29.6 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %set/v v0x28ac160_0, 1, 1;
    %set/v v0x28ac010_0, 1, 1;
    %jmp T_29.22;
T_29.7 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %set/v v0x28ad110_0, 1, 1;
    %jmp T_29.22;
T_29.8 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %set/v v0x28ac010_0, 1, 1;
    %jmp T_29.22;
T_29.9 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %jmp T_29.22;
T_29.10 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %jmp T_29.22;
T_29.11 ;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %jmp T_29.22;
T_29.12 ;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %jmp T_29.22;
T_29.13 ;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x28ab920_0, 8, 3;
    %set/v v0x28ac160_0, 1, 1;
    %jmp T_29.22;
T_29.14 ;
    %set/v v0x28ad830_0, 1, 2;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad4d0_0, 1, 1;
    %set/v v0x28ac2c0_0, 1, 1;
    %jmp T_29.22;
T_29.15 ;
    %set/v v0x28ad830_0, 1, 2;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28ad6b0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.23, 4;
    %load/x1p 8, v0x28acc70_0, 4;
    %jmp T_29.24;
T_29.23 ;
    %mov 8, 2, 4;
T_29.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x28ad210_0, 8, 4;
    %set/v v0x28ac340_0, 1, 1;
    %jmp T_29.22;
T_29.16 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.25, 4;
    %load/x1p 8, v0x28acc70_0, 4;
    %jmp T_29.26;
T_29.25 ;
    %mov 8, 2, 4;
T_29.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x28ad210_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x28adc50_0, 8, 2;
    %set/v v0x28ad4d0_0, 1, 1;
    %set/v v0x28ab920_0, 1, 3;
    %jmp T_29.22;
T_29.17 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad210_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x28adc50_0, 8, 2;
    %set/v v0x28ad4d0_0, 1, 1;
    %jmp T_29.22;
T_29.18 ;
    %movi 8, 1, 2;
    %set/v v0x28ad830_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x28adc50_0, 8, 2;
    %set/v v0x28abac0_0, 1, 1;
    %jmp T_29.22;
T_29.19 ;
    %movi 8, 2, 2;
    %set/v v0x28ad830_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x28adc50_0, 8, 2;
    %set/v v0x28ad4d0_0, 1, 1;
    %set/v v0x28acf70_0, 1, 4;
    %set/v v0x28aca90_0, 1, 1;
    %jmp T_29.22;
T_29.20 ;
    %set/v v0x28ad6b0_0, 1, 1;
    %set/v v0x28ad210_0, 0, 4;
    %set/v v0x28ad730_0, 1, 1;
    %set/v v0x28acef0_0, 1, 1;
    %jmp T_29.22;
T_29.21 ;
    %set/v v0x28ac630_0, 1, 1;
    %jmp T_29.22;
T_29.22 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x28a9440;
T_30 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x28a9980, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x28a9440;
T_31 ;
    %wait E_0x28a95a0;
    %load/v 8, v0x28a9630_0, 1;
    %load/v 9, v0x28a9dc0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x28a97c0_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x28a9740_0, 16;
    %ix/getv 3, v0x28a97c0_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28a9980, 0, 8;
t_8 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x28a9440;
T_32 ;
    %wait E_0x28a9550;
    %load/v 8, v0x28a9630_0, 1;
    %inv 8, 1;
    %load/v 9, v0x28a9c80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/getv 3, v0x28a9a80_0;
    %load/av 8, v0x28a9980, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a9a00_0, 0, 8;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x28a9440;
T_33 ;
    %wait E_0x28a9180;
    %load/v 8, v0x28a9630_0, 1;
    %inv 8, 1;
    %load/v 9, v0x28a9d20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/getv 3, v0x28a9c00_0;
    %load/av 8, v0x28a9980, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a9b50_0, 0, 8;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x28a9440;
T_34 ;
    %wait E_0x28a9130;
    %movi 8, 1, 32;
    %set/v v0x28a98e0_0, 8, 32;
T_34.0 ;
    %load/v 8, v0x28a98e0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_call 11 79 "$display", "R%1h = %h", v0x28a98e0_0, &A<v0x28a9980, v0x28a98e0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x28a98e0_0, 32;
    %set/v v0x28a98e0_0, 8, 32;
    %jmp T_34.0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x28a5190;
T_35 ;
    %wait E_0x289b490;
    %load/v 8, v0x28a90b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_35.0, 8;
    %load/v 8, v0x28a8980_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a8b20_0, 0, 8;
    %load/v 8, v0x28a8bc0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a8ee0_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x28a5190;
T_36 ;
    %wait E_0x289b490;
    %load/v 8, v0x28a8fe0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v0x28a69e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a8ca0_0, 0, 8;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x289c520;
T_37 ;
    %wait E_0x289b490;
    %load/v 8, v0x28a4e70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x28a3cf0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x28a3d90_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x289bed0;
T_38 ;
    %wait E_0x289b490;
    %load/v 8, v0x289c480_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x289c150_0, 1;
    %jmp/0xz  T_38.2, 8;
    %load/v 8, v0x289c0d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x289c3e0_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x289c2a0_0, 1;
    %jmp/0xz  T_38.4, 8;
    %load/v 8, v0x289c340_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x289c3e0_0, 0, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/v 8, v0x289c1f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x289c3e0_0, 0, 8;
T_38.5 ;
T_38.3 ;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x2874290;
T_39 ;
    %wait E_0x2842010;
    %load/v 8, v0x289bb20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289bc40_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v0x289b4c0_0, 1;
    %load/v 9, v0x289bbc0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %load/v 8, v0x289bd80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289bc40_0, 0, 8;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x2874290;
T_40 ;
    %wait E_0x2842010;
    %load/v 8, v0x289bb20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289ba10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289b870_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v0x289b410_0, 1;
    %load/v 9, v0x289bbc0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x289b970_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289ba10_0, 0, 8;
    %load/v 8, v0x289b7d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x289b870_0, 0, 8;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x2874290;
T_41 ;
    %wait E_0x288b230;
    %load/v 8, v0x289b640_0, 1;
    %load/v 9, v0x289b6e0_0, 1;
    %or 8, 9, 1;
    %set/v v0x289b560_0, 8, 1;
    %load/v 8, v0x27b5a70_0, 1;
    %jmp/0xz  T_41.0, 8;
    %load/v 8, v0x289b2d0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_41.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_41.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_41.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_41.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_41.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_41.9, 6;
    %jmp T_41.10;
T_41.2 ;
    %load/v 8, v0x289bc40_0, 1;
    %inv 8, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.3 ;
    %load/v 8, v0x289bc40_0, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.4 ;
    %load/v 8, v0x289bc40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x289b870_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.5 ;
    %load/v 8, v0x289b870_0, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.6 ;
    %load/v 8, v0x289bc40_0, 1;
    %load/v 9, v0x289bc40_0, 1;
    %inv 9, 1;
    %load/v 10, v0x289b870_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.7 ;
    %load/v 8, v0x289b870_0, 1;
    %load/v 9, v0x289bc40_0, 1;
    %or 8, 9, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.8 ;
    %load/v 8, v0x289ba10_0, 1;
    %set/v v0x289b560_0, 8, 1;
    %jmp T_41.10;
T_41.9 ;
    %set/v v0x289b560_0, 1, 1;
    %jmp T_41.10;
T_41.10 ;
T_41.0 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x2831bc0;
T_42 ;
    %movi 8, 1, 2;
    %set/v v0x28b7e50_0, 8, 1;
    %end;
    .thread T_42;
    .scope S_0x2831bc0;
T_43 ;
    %delay 5, 0;
    %load/v 8, v0x28b7e50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28b7e50_0, 0, 8;
    %jmp T_43;
    .thread T_43;
    .scope S_0x2831bc0;
T_44 ;
    %set/v v0x28b7f50_0, 0, 1;
    %delay 3, 0;
    %set/v v0x28b7f50_0, 1, 1;
    %wait E_0x288a0b0;
    %delay 1, 0;
T_44.0 ;
    %load/v 8, v0x28b7ed0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_44.1, 4;
    %wait E_0x288a0b0;
    %delay 1, 0;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0x28b7fd0_0, v0x28b7a40_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_44;
    .scope S_0x2831bc0;
T_45 ;
    %set/v v0x28b7fd0_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x2831bc0;
T_46 ;
    %wait E_0x289b490;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x28b7fd0_0, 32;
    %set/v v0x28b7fd0_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_46.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0x280eb90;
    %force/v v0x28b7ed0_0, 0, 1;
    %force/v v0x28b7ed0_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RR2.tar.gz_extracted/clk_and_rst_n.v";
    "RR2.tar.gz_extracted/cpu.v";
    "RR2.tar.gz_extracted/mem_hierarchy.v";
    "RR2.tar.gz_extracted/cache.v";
    "RR2.tar.gz_extracted/cache_controller.v";
    "RR2.tar.gz_extracted/unified_mem.v";
    "RR2.tar.gz_extracted/prgm_cntr.v";
    "RR2.tar.gz_extracted/id.v";
    "RR2.tar.gz_extracted/common_params.inc";
    "RR2.tar.gz_extracted/rf_pipelined.v";
    "RR2.tar.gz_extracted/src_mux.v";
    "RR2.tar.gz_extracted/alu.v";
    "RR2.tar.gz_extracted/dst_mux.v";
    "RR2.tar.gz_extracted/br_bool.v";
