// Seed: 3637430306
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output wor id_5,
    output supply1 id_6,
    input wire id_7,
    input wand id_8,
    output wire id_9
);
  assign id_6 = 1;
  always id_6 = 1;
  assign id_6 = id_1;
  module_0(
      id_7, id_8
  );
  if (1) wire id_11, id_12;
  else begin
    always id_2 = id_7;
  end
endmodule
