\hypertarget{struct_f_g_p_i_o___mem_map}{}\doxysection{F\+G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_g_p_i_o___mem_map}\index{FGPIO\_MemMap@{FGPIO\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}{P\+D\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}{P\+S\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}{P\+C\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}{P\+T\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}{P\+D\+IR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}{P\+D\+DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
F\+G\+P\+IO -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}\label{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PCOR@{PCOR}}
\index{PCOR@{PCOR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PCOR}{PCOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}\label{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PDDR@{PDDR}}
\index{PDDR@{PDDR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDDR}{PDDR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}\label{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PDIR@{PDIR}}
\index{PDIR@{PDIR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDIR}{PDIR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}\label{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PDOR@{PDOR}}
\index{PDOR@{PDOR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PDOR}{PDOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}\label{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PSOR@{PSOR}}
\index{PSOR@{PSOR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PSOR}{PSOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}\label{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}} 
\index{FGPIO\_MemMap@{FGPIO\_MemMap}!PTOR@{PTOR}}
\index{PTOR@{PTOR}!FGPIO\_MemMap@{FGPIO\_MemMap}}
\doxysubsubsection{\texorpdfstring{PTOR}{PTOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
