;---------------T---------T---------------------T----------\x10
; Path: ..\ami-test-runner\src\tests\test_suite.s
; This file is autogenerated

	; rts in case this source is run by mistake
	rts

test_suite
	dc.l	address_register_indirect_to_data_register_direct_byte
	dc.l	address_register_indirect_to_data_register_direct_byte_overflow
	dc.l	address_register_indirect_to_data_register_direct_byte_carry
	dc.l	address_register_indirect_to_data_register_direct_word
	dc.l	address_register_indirect_to_data_register_direct_word_overflow
	dc.l	address_register_indirect_to_data_register_direct_word_carry
	dc.l	data_register_direct_to_data_register_direct_long
	dc.l	data_register_direct_to_address_register_indirect_long
	dc.l	data_register_direct_to_address_register_indirect_word
	dc.l	data_register_direct_to_address_register_indirect_byte
	dc.l	immediate_data_to_address_register_direct_word
	dc.l	immediate_data_to_address_register_direct_long
	dc.l	addi_byte_immediate_data_to_data_register_direct
	dc.l	addi_byte_immediate_data_to_absolute_short
	dc.l	addi_word_immediate_data_to_data_register_direct
	dc.l	addi_word_immediate_data_to_absolute_long
	dc.l	addi_long_immediate_data_to_data_register_direct
	dc.l	addi_long_immediate_data_to_absolute_long
	dc.l	addq_data_to_data_register_direct_byte
	dc.l	addq_data_to_data_register_direct_byte_overflow
	dc.l	addq_data_to_data_register_direct_word
	dc.l	addq_data_to_data_register_direct_word_carry
	dc.l	addq_data_to_data_register_direct_word_negative
	dc.l	addq_data_to_data_register_direct_long
	dc.l	addq_data_to_data_register_direct_long_zero
	dc.l	addq_data_to_address_register_direct_word
	dc.l	addq_data_to_address_register_direct_long
	dc.l	data_register_byte_with_extend_clear
	dc.l	data_register_byte_with_extend_set
	dc.l	data_register_byte_with_extend_set_set_carry_extend
	dc.l	data_register_byte_with_extend_set_set_carry_extend_leave_zero_cleared_test_both_carry
	dc.l	data_register_byte_with_extend_set_set_carry_extend_leave_zero_set_test_both_carry
	dc.l	data_register_byte_with_extend_set_set_overflow_negative
	dc.l	data_register_byte_with_extend_set_set_overflow_negative_test_both_overflow
	dc.l	data_register_word_with_extend_clear
	dc.l	data_register_word_with_extend_set
	dc.l	data_register_word_with_extend_set_set_carry_extend
	dc.l	data_register_word_with_extend_set_set_carry_extend_leave_zero_cleared_test_both_carry
	dc.l	data_register_word_with_extend_set_set_carry_extend_leave_zero_set_test_both_carry
	dc.l	data_register_word_with_extend_set_set_overflow_negative
	dc.l	data_register_word_with_extend_set_set_overflow_negative_zero_test_both_overflow
	dc.l	data_register_long_with_extend_clear
	dc.l	data_register_long_with_extend_set
	dc.l	data_register_long_with_extend_set_set_carry_extend
	dc.l	data_register_long_with_extend_set_set_carry_extend_leave_zero_cleared_test_both_carry
	dc.l	data_register_long_with_extend_set_set_carry_extend_leave_zero_cleared_set_both_carry
	dc.l	data_register_long_with_extend_set_set_overflow_negative
	dc.l	data_register_long_with_extend_set_set_overflow_negative_zero_test_both_overflow
	dc.l	address_register_byte_with_extend_clear
	dc.l	address_register_byte_with_extend_set
	dc.l	address_register_word_with_extend_clear
	dc.l	address_register_word_with_extend_set
	dc.l	address_register_long_with_extend_clear
	dc.l	address_register_long_with_extend_set
	dc.l	asl_b_register_by_immediate_cx_set
	dc.l	asl_b_register_by_immediate_cx_clear
	dc.l	asl_b_register_by_immediate_n_set
	dc.l	asl_b_register_by_immediate_n_clear
	dc.l	asl_b_register_by_immediate_z_set
	dc.l	asl_b_register_by_immediate_z_clear
	dc.l	asl_b_register_by_immediate_v_set
	dc.l	asl_b_register_by_immediate_v_clear
	dc.l	asr_b_register_by_immediate_cx_set
	dc.l	asr_b_register_by_immediate_cx_clear
	dc.l	asr_b_register_by_immediate_n_set
	dc.l	asr_b_register_by_immediate_n_clear
	dc.l	asr_b_register_by_immediate_z_set
	dc.l	asr_b_register_by_immediate_z_clear
	dc.l	asr_b_register_by_immediate_v_clear
	dc.l	asl_w_register_by_immediate_cx_set
	dc.l	asl_w_register_by_immediate_cx_clear
	dc.l	asl_w_register_by_immediate_n_set
	dc.l	asl_w_register_by_immediate_n_clear
	dc.l	asl_w_register_by_immediate_z_set
	dc.l	asl_w_register_by_immediate_z_clear
	dc.l	asl_w_register_by_immediate_v_set
	dc.l	asl_w_register_by_immediate_v_clear
	dc.l	asr_w_register_by_immediate_cx_set
	dc.l	asr_w_register_by_immediate_cx_clear
	dc.l	asr_w_register_by_immediate_n_set
	dc.l	asr_w_register_by_immediate_n_clear
	dc.l	asr_w_register_by_immediate_z_set
	dc.l	asr_w_register_by_immediate_z_clear
	dc.l	asr_w_register_by_immediate_v_clear
	dc.l	asl_l_register_by_immediate_cx_set
	dc.l	asl_l_register_by_immediate_cx_clear
	dc.l	asl_l_register_by_immediate_n_set
	dc.l	asl_l_register_by_immediate_n_clear
	dc.l	asl_l_register_by_immediate_z_set
	dc.l	asl_l_register_by_immediate_z_clear
	dc.l	asl_l_register_by_immediate_v_set
	dc.l	asl_l_register_by_immediate_v_clear
	dc.l	asr_l_register_by_immediate_cx_set
	dc.l	asr_l_register_by_immediate_cx_clear
	dc.l	asr_l_register_by_immediate_n_set
	dc.l	asr_l_register_by_immediate_n_clear
	dc.l	asr_l_register_by_immediate_z_set
	dc.l	asr_l_register_by_immediate_z_clear
	dc.l	asr_l_register_by_immediate_v_clear
	dc.l	asl_b_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asl_b_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asr_b_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asr_b_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asl_w_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asl_w_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asr_w_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asr_w_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asl_l_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asl_l_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asr_l_register_by_register_cx_shift_0_c_clear_x_unaffected_still_set
	dc.l	asr_l_register_by_register_cx_shift_0_c_clear_x_unaffected_still_clear
	dc.l	asl_b_register_by_register_big_shift
	dc.l	asr_b_register_by_register_big_shift
	dc.l	asl_w_register_by_register_big_shift
	dc.l	asr_w_register_by_register_big_shift
	dc.l	asl_l_register_by_register_big_shift
	dc.l	asr_l_register_by_register_big_shift
	dc.l	asl_w_memory_by_1_areg_indirect_with_predecrement
	dc.l	asl_w_memory_by_1_areg_indirect_with_displacement
	dc.l	asr_w_memory_by_1_areg_indirect_with_postincrement
	dc.l	asr_w_memory_by_1_areg_indirect
	dc.l	lsl_b_register_by_immediate
	dc.l	lsl_register_by_immediate_byte_negative
	dc.l	lsl_register_by_immediate_byte_zero
	dc.l	lsl_register_by_immediate_byte_extend_carry
	dc.l	lsl_register_by_immediate_word

	dc.l	$0

	include	"add.s"
	include	"addi.s"
	include	"addq.s"
	include	"addx.s"
	include	"aslr.s"
	include	"lslr.s"
