

================================================================
== Vitis HLS Report for 'move_ap_uint_8_s'
================================================================
* Date:           Wed Aug  7 11:37:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_instrwrap
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versal
* Target device:  xcvm1802-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  0.790 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|      0 ns|      0 ns|    1|    1|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       6|    -|
|Register         |        -|     -|        2|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        2|       8|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done             |   2|          2|    1|          2|
    |finnox0_blk_n       |   2|          2|    1|          2|
    |finnox_TDATA_blk_n  |   2|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |   6|          6|    3|          6|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  move<ap_uint<8> >|  return value|
|finnox_TDATA            |   in|    8|        axis|             finnox|       pointer|
|finnox_TVALID           |   in|    1|        axis|             finnox|       pointer|
|finnox_TREADY           |  out|    1|        axis|             finnox|       pointer|
|finnox0_din             |  out|    8|     ap_fifo|            finnox0|       pointer|
|finnox0_num_data_valid  |   in|    2|     ap_fifo|            finnox0|       pointer|
|finnox0_fifo_cap        |   in|    2|     ap_fifo|            finnox0|       pointer|
|finnox0_full_n          |   in|    1|     ap_fifo|            finnox0|       pointer|
|finnox0_write           |  out|    1|     ap_fifo|            finnox0|       pointer|
+------------------------+-----+-----+------------+-------------------+--------------+

