<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AArch64InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1AArch64InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AArch64InstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">Target/AArch64/AArch64InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64InstrInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AArch64InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AArch64InstrInfo_inherit__map" id="allvm_1_1AArch64InstrInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="5,79,157,105"/>
<area shape="rect" href="classAArch64GenInstrInfo.html" title=" " alt="" coords="9,5,153,31"/>
<area shape="poly" title=" " alt="" coords="84,46,84,79,78,79,78,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a685d0f817c9260ea16202a9964652fe6" id="r_a685d0f817c9260ea16202a9964652fe6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a685d0f817c9260ea16202a9964652fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616fc69908b11c1c62addae537191ad4" id="r_a616fc69908b11c1c62addae537191ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a616fc69908b11c1c62addae537191ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <br /></td></tr>
<tr class="separator:a616fc69908b11c1c62addae537191ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf38b3bbe867377cde6e530a0256b29" id="r_a1bf38b3bbe867377cde6e530a0256b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1bf38b3bbe867377cde6e530a0256b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Return the number of bytes of code the specified instruction may be.  <br /></td></tr>
<tr class="separator:a1bf38b3bbe867377cde6e530a0256b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade267f03d50e04004e9ef2019ce25738" id="r_ade267f03d50e04004e9ef2019ce25738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ade267f03d50e04004e9ef2019ce25738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477f1dd30b1caa79a5216523b50ce8c" id="r_a3477f1dd30b1caa79a5216523b50ce8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3477f1dd30b1caa79a5216523b50ce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc03605ab508eb40a5fb968a78e139" id="r_a23fc03605ab508eb40a5fb968a78e139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a23fc03605ab508eb40a5fb968a78e139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc5396346a84254535290f2ed779d05" id="r_a7cc5396346a84254535290f2ed779d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7cc5396346a84254535290f2ed779d05">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7cc5396346a84254535290f2ed779d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4068c8158f6254ad197ed84cf1dca1c" id="r_ae4068c8158f6254ad197ed84cf1dca1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4068c8158f6254ad197ed84cf1dca1c">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae4068c8158f6254ad197ed84cf1dca1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28ada2e1e13faab18ee3746c01e684c" id="r_af28ada2e1e13faab18ee3746c01e684c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af28ada2e1e13faab18ee3746c01e684c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a load/store that can be potentially paired/merged.  <br /></td></tr>
<tr class="separator:af28ada2e1e13faab18ee3746c01e684c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d52ee98b63ac121fc09f1a5b04358ed" id="r_a4d52ee98b63ac121fc09f1a5b04358ed"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4d52ee98b63ac121fc09f1a5b04358ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9430ae4ad548095743aa0a26b235d82" id="r_aa9430ae4ad548095743aa0a26b235d82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9430ae4ad548095743aa0a26b235d82">canFoldIntoAddrMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;AddrI, <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa9430ae4ad548095743aa0a26b235d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b62cdcfa9a6e59de1c621f7aae8747" id="r_a10b62cdcfa9a6e59de1c621f7aae8747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10b62cdcfa9a6e59de1c621f7aae8747">emitLdStWithAddr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a10b62cdcfa9a6e59de1c621f7aae8747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512855a97cf9032c007ca232000a81ba" id="r_a512855a97cf9032c007ca232000a81ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a512855a97cf9032c007ca232000a81ba">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classbool.html">bool</a> &amp;OffsetIsScalable, <a class="el" href="classllvm_1_1LocationSize.html">LocationSize</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a512855a97cf9032c007ca232000a81ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b433600072030cfe435557b2bd5f0ec" id="r_a7b433600072030cfe435557b2bd5f0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b433600072030cfe435557b2bd5f0ec">getMemOperandWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classbool.html">bool</a> &amp;OffsetIsScalable, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7b433600072030cfe435557b2bd5f0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>.  <br /></td></tr>
<tr class="separator:a7b433600072030cfe435557b2bd5f0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f95e557fb675ab6ef80f2fc4b8b3e01" id="r_a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the immediate offset of the base register in a load/store <code>LdSt</code>.  <br /></td></tr>
<tr class="separator:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802e14b5716a86fc1f69d39fd1e2a5a2" id="r_a802e14b5716a86fc1f69d39fd1e2a5a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a802e14b5716a86fc1f69d39fd1e2a5a2">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, int64_t Offset1, <a class="el" href="classbool.html">bool</a> OffsetIsScalable1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2, int64_t Offset2, <a class="el" href="classbool.html">bool</a> OffsetIsScalable2, <a class="el" href="classunsigned.html">unsigned</a> ClusterSize, <a class="el" href="classunsigned.html">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a802e14b5716a86fc1f69d39fd1e2a5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect opportunities for ldp/stp formation.  <br /></td></tr>
<tr class="separator:a802e14b5716a86fc1f69d39fd1e2a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e300c1d03a13eb9edabea4ed9aef5" id="r_af01e300c1d03a13eb9edabea4ed9aef5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af01e300c1d03a13eb9edabea4ed9aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989da0fe668d5de76ef2ccd3c04a8d35" id="r_a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> ZeroReg, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298be1031f30bb6d33dda81a8fc572fc" id="r_a298be1031f30bb6d33dda81a8fc572fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a298be1031f30bb6d33dda81a8fc572fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9443e11ff036b633e23f360416d529e8" id="r_a9443e11ff036b633e23f360416d529e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9443e11ff036b633e23f360416d529e8">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9443e11ff036b633e23f360416d529e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7663d9ec7fc1457a7d7f3eeaeb3b356a" id="r_a7663d9ec7fc1457a7d7f3eeaeb3b356a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7663d9ec7fc1457a7d7f3eeaeb3b356a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7663d9ec7fc1457a7d7f3eeaeb3b356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1990769eead413855ac08a24140f3175" id="r_a1990769eead413855ac08a24140f3175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1990769eead413855ac08a24140f3175">isSubregFoldable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1990769eead413855ac08a24140f3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64505b70265bcadc4993631d532a5fd5" id="r_a64505b70265bcadc4993631d532a5fd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a64505b70265bcadc4993631d532a5fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d997a80040d5eea603cf8ca302c2dbc" id="r_a2d997a80040d5eea603cf8ca302c2dbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a> (<a class="el" href="classunsigned.html">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2d997a80040d5eea603cf8ca302c2dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b71869ae17ba55cfb477020eaadc19" id="r_a15b71869ae17ba55cfb477020eaadc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a15b71869ae17ba55cfb477020eaadc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538e94fb7d7a71910f3cbb5cd97aae0c" id="r_a538e94fb7d7a71910f3cbb5cd97aae0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a538e94fb7d7a71910f3cbb5cd97aae0c">insertIndirectBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int64_t BrOffset, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a538e94fb7d7a71910f3cbb5cd97aae0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61674464afddf4b2a24ab65f3833233" id="r_aa61674464afddf4b2a24ab65f3833233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classbool.html">bool</a> AllowModify=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa61674464afddf4b2a24ab65f3833233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f54f2b0fd916f4c01b600905180782" id="r_a51f54f2b0fd916f4c01b600905180782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MachineBranchPredicate &amp;MBP, <a class="el" href="classbool.html">bool</a> AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a51f54f2b0fd916f4c01b600905180782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cd6ca17535844dc42503cc7b6f32ef" id="r_a94cd6ca17535844dc42503cc7b6f32ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a94cd6ca17535844dc42503cc7b6f32ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8903896a25679d038ebd3e8769233f6" id="r_ab8903896a25679d038ebd3e8769233f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8903896a25679d038ebd3e8769233f6">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab8903896a25679d038ebd3e8769233f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab359f8ff91954b23a1e8366666e59cbb" id="r_ab359f8ff91954b23a1e8366666e59cbb"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab359f8ff91954b23a1e8366666e59cbb">analyzeLoopForPipelining</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab359f8ff91954b23a1e8366666e59cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cca5afbdfdcb468161ffe0b888668d0" id="r_a7cca5afbdfdcb468161ffe0b888668d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7cca5afbdfdcb468161ffe0b888668d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe077e55074778fb173f0f5cc8f5ca2" id="r_a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &amp;, int &amp;, int &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029c7ad54d8731492ed559aa860e3395" id="r_a029c7ad54d8731492ed559aa860e3395"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a029c7ad54d8731492ed559aa860e3395">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a029c7ad54d8731492ed559aa860e3395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adde1f2510be0a20eaf7ecce8954fa" id="r_a67adde1f2510be0a20eaf7ecce8954fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67adde1f2510be0a20eaf7ecce8954fa">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a67adde1f2510be0a20eaf7ecce8954fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af373607877e9c76b500c1942c86e8da2" id="r_af373607877e9c76b500c1942c86e8da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af373607877e9c76b500c1942c86e8da2">getNop</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af373607877e9c76b500c1942c86e8da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46fe6f7eb24fe0268c273a28452ecba" id="r_ab46fe6f7eb24fe0268c273a28452ecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab46fe6f7eb24fe0268c273a28452ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11fff0bd7672635d1cabedca7be31c6" id="r_ad11fff0bd7672635d1cabedca7be31c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad11fff0bd7672635d1cabedca7be31c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue.  <br /></td></tr>
<tr class="separator:ad11fff0bd7672635d1cabedca7be31c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0f8152bb9c4cdd79a31196933bb5df" id="r_abc0f8152bb9c4cdd79a31196933bb5df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abc0f8152bb9c4cdd79a31196933bb5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register.  <br /></td></tr>
<tr class="separator:abc0f8152bb9c4cdd79a31196933bb5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bbac5dd9f698f2c73477c4e5f36b60" id="r_af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace csincr-branch sequence by simple conditional branch.  <br /></td></tr>
<tr class="separator:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35ff7ef57d009f7562e0b34d2148fc3" id="r_ad35ff7ef57d009f7562e0b34d2148fc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad35ff7ef57d009f7562e0b34d2148fc3">getCombinerObjective</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad35ff7ef57d009f7562e0b34d2148fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577627f0d3eeb6d270df2f88781e460" id="r_a9577627f0d3eeb6d270df2f88781e460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9577627f0d3eeb6d270df2f88781e460">isThroughputPattern</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9577627f0d3eeb6d270df2f88781e460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a code sequence can improve throughput.  <br /></td></tr>
<tr class="separator:a9577627f0d3eeb6d270df2f88781e460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9deb47df6ac29c81422ae6b4bfd924d" id="r_ab9deb47df6ac29c81422ae6b4bfd924d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9deb47df6ac29c81422ae6b4bfd924d">probedStackAlloc</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TargetReg, <a class="el" href="classbool.html">bool</a> FrameSetup) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab9deb47df6ac29c81422ae6b4bfd924d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.  <br /></td></tr>
<tr class="separator:ab9deb47df6ac29c81422ae6b4bfd924d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f87b0480bb0e4d689f7b3cf2aa88a1" id="r_af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <br /></td></tr>
<tr class="separator:af4f87b0480bb0e4d689f7b3cf2aa88a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acb53158b2fba2683ec41c5873eb16a2f" id="r_acb53158b2fba2683ec41c5873eb16a2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:acb53158b2fba2683ec41c5873eb16a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction set its full destination register to zero?  <br /></td></tr>
<tr class="separator:acb53158b2fba2683ec41c5873eb16a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a037132ef2f33daa0522efe92a983ed" id="r_a2a037132ef2f33daa0522efe92a983ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a2a037132ef2f33daa0522efe92a983ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename a GPR without modifying bits?  <br /></td></tr>
<tr class="separator:a2a037132ef2f33daa0522efe92a983ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f025e2cec1b7eb026b572b2d12800fd" id="r_a0f025e2cec1b7eb026b572b2d12800fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0f025e2cec1b7eb026b572b2d12800fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename an FPR without modifying bits?  <br /></td></tr>
<tr class="separator:a0f025e2cec1b7eb026b572b2d12800fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa692777da741a4f7da2822b9f154a42" id="r_aaa692777da741a4f7da2822b9f154a42"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aaa692777da741a4f7da2822b9f154a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store is hinted to be unprofitable.  <br /></td></tr>
<tr class="separator:aaa692777da741a4f7da2822b9f154a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801e90197138f0d232f8efcf2426dd81" id="r_a801e90197138f0d232f8efcf2426dd81"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a801e90197138f0d232f8efcf2426dd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given load or store is a strided memory access.  <br /></td></tr>
<tr class="separator:a801e90197138f0d232f8efcf2426dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402d07e412b1466bf04c19cfde24de49" id="r_a402d07e412b1466bf04c19cfde24de49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a402d07e412b1466bf04c19cfde24de49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it has an unscaled load/store offset.  <br /></td></tr>
<tr class="separator:a402d07e412b1466bf04c19cfde24de49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d75eef1ce19e91ce70d4b964b1bf42" id="r_a43d75eef1ce19e91ce70d4b964b1bf42"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a43d75eef1ce19e91ce70d4b964b1bf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed4919d637d0c25ecee9f7bd16f11b2" id="r_a3ed4919d637d0c25ecee9f7bd16f11b2"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a3ed4919d637d0c25ecee9f7bd16f11b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available.  <br /></td></tr>
<tr class="separator:a3ed4919d637d0c25ecee9f7bd16f11b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af269ff6efde917e353e6652a11e473ec" id="r_af269ff6efde917e353e6652a11e473ec"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af269ff6efde917e353e6652a11e473ec">getMemScale</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:af269ff6efde917e353e6652a11e473ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scaling factor for (scaled or unscaled) load or store.  <br /></td></tr>
<tr class="separator:af269ff6efde917e353e6652a11e473ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e0c0c1465e563be81d564f2ba60abb" id="r_a11e0c0c1465e563be81d564f2ba60abb"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a11e0c0c1465e563be81d564f2ba60abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1877f1ea9ff547ae50f179902e2961" id="r_aea1877f1ea9ff547ae50f179902e2961"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aea1877f1ea9ff547ae50f179902e2961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is a pre-indexed load.  <br /></td></tr>
<tr class="separator:aea1877f1ea9ff547ae50f179902e2961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61af0a6c92c6e41f81dcead5ef46a4a7" id="r_a61af0a6c92c6e41f81dcead5ef46a4a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a61af0a6c92c6e41f81dcead5ef46a4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is a pre-indexed store.  <br /></td></tr>
<tr class="separator:a61af0a6c92c6e41f81dcead5ef46a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482f66b2913dcfcc84a4cfeafc83e304" id="r_a482f66b2913dcfcc84a4cfeafc83e304"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a482f66b2913dcfcc84a4cfeafc83e304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is a pre-indexed load/store.  <br /></td></tr>
<tr class="separator:a482f66b2913dcfcc84a4cfeafc83e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba8f62a5514943195111193dfd7ae08" id="r_a6ba8f62a5514943195111193dfd7ae08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6ba8f62a5514943195111193dfd7ae08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is a paired load/store.  <br /></td></tr>
<tr class="separator:a6ba8f62a5514943195111193dfd7ae08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66bca919a5501ae9f377298fd684864" id="r_af66bca919a5501ae9f377298fd684864"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:af66bca919a5501ae9f377298fd684864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the base register operator of a load/store.  <br /></td></tr>
<tr class="separator:af66bca919a5501ae9f377298fd684864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3111bf1fd6e9282ec7a9b14b3a3cae3e" id="r_a3111bf1fd6e9282ec7a9b14b3a3cae3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a3111bf1fd6e9282ec7a9b14b3a3cae3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the immediate offset operator of a load/store.  <br /></td></tr>
<tr class="separator:a3111bf1fd6e9282ec7a9b14b3a3cae3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c70c6e436af031d1d0f1e4ecfe6cc5" id="r_ad3c70c6e436af031d1d0f1e4ecfe6cc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:ad3c70c6e436af031d1d0f1e4ecfe6cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the physical register is FP or NEON.  <br /></td></tr>
<tr class="separator:ad3c70c6e436af031d1d0f1e4ecfe6cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918c01f70ad534a740d3dc2ad3af1a3f" id="r_a918c01f70ad534a740d3dc2ad3af1a3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a918c01f70ad534a740d3dc2ad3af1a3f">isFpOrNEON</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a918c01f70ad534a740d3dc2ad3af1a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is FP or NEON.  <br /></td></tr>
<tr class="separator:a918c01f70ad534a740d3dc2ad3af1a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020578d7732a8ec4ec8baf887d95c502" id="r_a020578d7732a8ec4ec8baf887d95c502"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a020578d7732a8ec4ec8baf887d95c502">isHForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a020578d7732a8ec4ec8baf887d95c502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is in H form (16 bit operands)  <br /></td></tr>
<tr class="separator:a020578d7732a8ec4ec8baf887d95c502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0650a7436e6924414e9d28b7b7cbfd66" id="r_a0650a7436e6924414e9d28b7b7cbfd66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0650a7436e6924414e9d28b7b7cbfd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction is in Q form (128 bit operands)  <br /></td></tr>
<tr class="separator:a0650a7436e6924414e9d28b7b7cbfd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0629dcc604a715cec2e2eb41896df3e1" id="r_a0629dcc604a715cec2e2eb41896df3e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0629dcc604a715cec2e2eb41896df3e1">hasBTISemantics</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0629dcc604a715cec2e2eb41896df3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the instruction can be compatible with non-zero BTYPE.  <br /></td></tr>
<tr class="separator:a0629dcc604a715cec2e2eb41896df3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac473d40b6b8803f2924e0c6751f51bf3" id="r_ac473d40b6b8803f2924e0c6751f51bf3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:ac473d40b6b8803f2924e0c6751f51bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the index for the immediate for a given instruction.  <br /></td></tr>
<tr class="separator:ac473d40b6b8803f2924e0c6751f51bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c41685529bfa4394f6b8f15207809c1" id="r_a5c41685529bfa4394f6b8f15207809c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5c41685529bfa4394f6b8f15207809c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store may be paired with another.  <br /></td></tr>
<tr class="separator:a5c41685529bfa4394f6b8f15207809c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4cc9aee6e5aaf329ecd8e3856833e8" id="r_a0b4cc9aee6e5aaf329ecd8e3856833e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b4cc9aee6e5aaf329ecd8e3856833e8">isTailCallReturnInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0b4cc9aee6e5aaf329ecd8e3856833e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is one of the TCRETURN* instructions.  <br /></td></tr>
<tr class="separator:a0b4cc9aee6e5aaf329ecd8e3856833e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa16f9d03ff7a4744cc7b83b4c39ec4" id="r_a2aa16f9d03ff7a4744cc7b83b4c39ec4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a2aa16f9d03ff7a4744cc7b83b4c39ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that set flags when possible.  <br /></td></tr>
<tr class="separator:a2aa16f9d03ff7a4744cc7b83b4c39ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f38a334980a3888a4fc55b8e9542ac" id="r_ae2f38a334980a3888a4fc55b8e9542ac"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ae2f38a334980a3888a4fc55b8e9542ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hint that pairing the given load or store is unprofitable.  <br /></td></tr>
<tr class="separator:ae2f38a334980a3888a4fc55b8e9542ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a16d97f309936fcfd4c2dbb74b5050" id="r_a08a16d97f309936fcfd4c2dbb74b5050"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08a16d97f309936fcfd4c2dbb74b5050">getMemOpInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td></tr>
<tr class="memdesc:a08a16d97f309936fcfd4c2dbb74b5050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if opcode <code>Opc</code> is a memory operation.  <br /></td></tr>
<tr class="separator:a08a16d97f309936fcfd4c2dbb74b5050"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a117c27122f686eca6691089a9aecbc21" id="r_a117c27122f686eca6691089a9aecbc21"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a117c27122f686eca6691089a9aecbc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <br /></td></tr>
<tr class="separator:a117c27122f686eca6691089a9aecbc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11df74792f268ce5e8df534c5d2c024" id="r_ae11df74792f268ce5e8df534c5d2c024"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae11df74792f268ce5e8df534c5d2c024">isCopyLikeInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae11df74792f268ce5e8df534c5d2c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00176">176</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a685d0f817c9260ea16202a9964652fe6" name="a685d0f817c9260ea16202a9964652fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685d0f817c9260ea16202a9964652fe6">&#9670;&#160;</a></span>AArch64InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AArch64InstrInfo::AArch64InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa61674464afddf4b2a24ab65f3833233" name="aa61674464afddf4b2a24ab65f3833233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61674464afddf4b2a24ab65f3833233">&#9670;&#160;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>TBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>FBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowModify</em></span><span class="paramdefsep"> = </span><span class="paramdefval">false</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00761">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00240">getBranchDestBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00271">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00670">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00687">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00962">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00668">llvm::isUncondBranchOpcode()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00179">parseCondBranch()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09936">analyzeLoopForPipelining()</a>.</p>

</div>
</div>
<a id="a51f54f2b0fd916f4c01b600905180782" name="a51f54f2b0fd916f4c01b600905180782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f54f2b0fd916f4c01b600905180782">&#9670;&#160;</a></span>analyzeBranchPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeBranchPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">MachineBranchPredicate &amp;</td>          <td class="paramname"><span class="paramname"><em>MBP</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowModify</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00449">449</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00819">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00271">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="ilist__node_8h_source.html#l00353">llvm::ilist_node_with_parent&lt; NodeTy, ParentTy, Options &gt;::getNextNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00670">llvm::isCondBranchOpcode()</a>, and <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>.</p>

</div>
</div>
<a id="ad11fff0bd7672635d1cabedca7be31c6" name="ad11fff0bd7672635d1cabedca7be31c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11fff0bd7672635d1cabedca7be31c6">&#9670;&#160;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01174">1174</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="ab359f8ff91954b23a1e8366666e59cbb" name="ab359f8ff91954b23a1e8366666e59cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab359f8ff91954b23a1e8366666e59cbb">&#9670;&#160;</a></span>analyzeLoopForPipelining()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt; AArch64InstrInfo::analyzeLoopForPipelining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>LoopBB</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09936">9936</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00333">analyzeBranch()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00242">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09846">getIndVarInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09838">isDefinedOutside()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="STLExtras_8h_source.html#l00419">llvm::reverse()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00499">reverseBranchCondition()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="a23fc03605ab508eb40a5fb968a78e139" name="a23fc03605ab508eb40a5fb968a78e139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc03605ab508eb40a5fb968a78e139">&#9670;&#160;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIa</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIb</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01101">1101</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03490">getMemOperandWithOffsetWidth()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01458">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01532">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00319">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="TypeSize_8h_source.html#l00171">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::isScalable()</a>, <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::mayLoadOrStore()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="aa9430ae4ad548095743aa0a26b235d82" name="aa9430ae4ad548095743aa0a26b235d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9430ae4ad548095743aa0a26b235d82">&#9670;&#160;</a></span>canFoldIntoAddrMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::canFoldIntoAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MemI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AddrI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AM</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02737">2737</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00099">llvm::ExtAddrMode::BaseReg</a>, <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94">llvm::ExtAddrMode::Basic</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">DefMI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00102">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00103">llvm::ExtAddrMode::Form</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00138">llvm::AArch64_AM::getArithExtendType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00118">llvm::AArch64_AM::getArithShiftValue()</a>, <a class="el" href="MachineFunction_8h_source.html#l00683">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00747">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00096">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00073">llvm::AArch64_AM::getShiftType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00085">llvm::AArch64_AM::getShiftValue()</a>, <a class="el" href="Function_8h_source.html#l00698">llvm::Function::hasOptSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00101">llvm::ExtAddrMode::Scale</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00100">llvm::ExtAddrMode::ScaledReg</a>, <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9af6dcb4ded13e5a77a3ceafb0e1f844e8">llvm::ExtAddrMode::SExtScaledReg</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTW</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00042">llvm::AArch64_AM::UXTW</a>, and <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9ac58efd56ac0f1b362477a5609004f78d">llvm::ExtAddrMode::ZExtScaledReg</a>.</p>

</div>
</div>
<a id="a2fe077e55074778fb173f0f5cc8f5ca2" name="a2fe077e55074778fb173f0f5cc8f5ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe077e55074778fb173f0f5cc8f5ca2">&#9670;&#160;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>TrueReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>FalseReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCycles</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>TrueCycles</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FalseCycles</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00702">702</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00634">canFoldIntoCSel()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a2aa16f9d03ff7a4744cc7b83b4c39ec4" name="a2aa16f9d03ff7a4744cc7b83b4c39ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa16f9d03ff7a4744cc7b83b4c39ec4">&#9670;&#160;</a></span>convertToFlagSettingOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::convertToFlagSettingOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that set flags when possible. </p>
<p>The caller is responsible for ensuring the opc has a flag setting equivalent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02537">2537</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a989da0fe668d5de76ef2ccd3c04a8d35" name="a989da0fe668d5de76ef2ccd3c04a8d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989da0fe668d5de76ef2ccd3c04a8d35">&#9670;&#160;</a></span>copyGPRRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyGPRRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ZeroReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Indices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04426">4426</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04380">AddSubReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04451">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a298be1031f30bb6d33dda81a8fc572fc" name="a298be1031f30bb6d33dda81a8fc572fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298be1031f30bb6d33dda81a8fc572fc">&#9670;&#160;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04451">4451</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00118">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00469">contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04426">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04399">copyPhysRegTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00905">llvm::errs()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Implicit</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00175">llvm::AArch64Subtarget::isNeonAvailable()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00190">llvm::AArch64Subtarget::isSVEorStreamingSVEAvailable()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="af01e300c1d03a13eb9edabea4ed9aef5" name="af01e300c1d03a13eb9edabea4ed9aef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e300c1d03a13eb9edabea4ed9aef5">&#9670;&#160;</a></span>copyPhysRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyPhysRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Indices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04399">4399</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04380">AddSubReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="ELF__riscv_8cpp_source.html#l00480">End</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04392">forwardCopyWillClobberTuple()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04451">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a10b62cdcfa9a6e59de1c621f7aae8747" name="a10b62cdcfa9a6e59de1c621f7aae8747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b62cdcfa9a6e59de1c621f7aae8747">&#9670;&#160;</a></span>emitLdStWithAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AArch64InstrInfo::emitLdStWithAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MemI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AM</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03413">3413</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00099">llvm::ExtAddrMode::BaseReg</a>, <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94">llvm::ExtAddrMode::Basic</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00102">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00103">llvm::ExtAddrMode::Form</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00498">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00391">llvm::MachineInstr::getFlags()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00091">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00747">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00346">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00143">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l01136">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="MachineInstr_8h_source.html#l00782">llvm::MachineInstr::memoperands()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03321">offsetExtendOpcode()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03066">regOffsetOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00101">llvm::ExtAddrMode::Scale</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03140">scaledOffsetOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00100">llvm::ExtAddrMode::ScaledReg</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00210">llvm::MachineInstrBuilder::setMemRefs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00275">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9af6dcb4ded13e5a77a3ceafb0e1f844e8">llvm::ExtAddrMode::SExtScaledReg</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03245">unscaledOffsetOpcode()</a>, and <a class="el" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9ac58efd56ac0f1b362477a5609004f78d">llvm::ExtAddrMode::ZExtScaledReg</a>.</p>

</div>
</div>
<a id="a64505b70265bcadc4993631d532a5fd5" name="a64505b70265bcadc4993631d532a5fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64505b70265bcadc4993631d532a5fd5">&#9670;&#160;</a></span>foldMemoryOperandImpl() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AArch64InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPt</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *</td>          <td class="paramname"><span class="paramname"><em>VRM</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05507">5507</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04129">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00128">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05000">loadRegFromStackSlot()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, <a class="el" href="MachineOperand_8h_source.html#l00530">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">storeRegToStackSlot()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="af4f87b0480bb0e4d689f7b3cf2aa88a1" name="af4f87b0480bb0e4d689f7b3cf2aa88a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f87b0480bb0e4d689f7b3cf2aa88a1">&#9670;&#160;</a></span>foldMemoryOperandImpl() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * llvm::TargetInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertPt</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LoadMI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01362">1362</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a4d52ee98b63ac121fc09f1a5b04358ed" name="a4d52ee98b63ac121fc09f1a5b04358ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d52ee98b63ac121fc09f1a5b04358ed">&#9670;&#160;</a></span>getAddrModeFromMemoryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt; AArch64InstrInfo::getAddrModeFromMemoryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MemI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02719">2719</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00099">llvm::ExtAddrMode::BaseReg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00102">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00101">llvm::ExtAddrMode::Scale</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00100">llvm::ExtAddrMode::ScaledReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="a15b71869ae17ba55cfb477020eaadc19" name="a15b71869ae17ba55cfb477020eaadc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b71869ae17ba55cfb477020eaadc19">&#9670;&#160;</a></span>getBranchDestBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * AArch64InstrInfo::getBranchDestBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00240">240</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00333">analyzeBranch()</a>.</p>

</div>
</div>
<a id="ad35ff7ef57d009f7562e0b34d2148fc3" name="ad35ff7ef57d009f7562e0b34d2148fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35ff7ef57d009f7562e0b34d2148fc3">&#9670;&#160;</a></span>getCombinerObjective()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a> AArch64InstrInfo::getCombinerObjective </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pattern</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06599">6599</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00949">llvm::TargetInstrInfo::getCombinerObjective()</a>, <a class="el" href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845dae06840b290f257b1e44a9db3faa52b4e">llvm::MustReduceDepth</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00039">llvm::SUBADD_OP1</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00040">llvm::SUBADD_OP2</a>.</p>

</div>
</div>
<a id="a1bf38b3bbe867377cde6e530a0256b29" name="a1bf38b3bbe867377cde6e530a0256b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf38b3bbe867377cde6e530a0256b29">&#9670;&#160;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Return the number of bytes of code the specified instruction may be. </p>
<p>This returns the maximum number of bytes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00089">89</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00683">llvm::MachineFunction::getFunction()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00212">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="StackMaps_8h_source.html#l00104">llvm::PatchPointOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00050">llvm::StackMapOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00207">llvm::StatepointOpers::getNumPatchBytes()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00713">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="af66bca919a5501ae9f377298fd684864" name="af66bca919a5501ae9f377298fd684864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66bca919a5501ae9f377298fd684864">&#9670;&#160;</a></span>getLdStBaseOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; AArch64InstrInfo::getLdStBaseOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the base register operator of a load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04114">4114</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04094">isPairedLdSt()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">isPreLdSt()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01953">maybeMoveCFI()</a>, and <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00036">mayOverlapWrite()</a>.</p>

</div>
</div>
<a id="a3111bf1fd6e9282ec7a9b14b3a3cae3e" name="a3111bf1fd6e9282ec7a9b14b3a3cae3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3111bf1fd6e9282ec7a9b14b3a3cae3e">&#9670;&#160;</a></span>getLdStOffsetOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; AArch64InstrInfo::getLdStOffsetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the immediate offset operator of a load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04122">4122</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04094">isPairedLdSt()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">isPreLdSt()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00628">isLdOffsetInRangeOfSt()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00671">isMergeableLdStUpdate()</a>, <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00036">mayOverlapWrite()</a>, and <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00016">needReorderStoreMI()</a>.</p>

</div>
</div>
<a id="ac473d40b6b8803f2924e0c6751f51bf3" name="ac473d40b6b8803f2924e0c6751f51bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac473d40b6b8803f2924e0c6751f51bf3">&#9670;&#160;</a></span>getLoadStoreImmIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getLoadStoreImmIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the index for the immediate for a given instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02344">2344</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05658">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="a9f95e557fb675ab6ef80f2fc4b8b3e01" name="a9f95e557fb675ab6ef80f2fc4b8b3e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f95e557fb675ab6ef80f2fc4b8b3e01">&#9670;&#160;</a></span>getMemOpBaseRegImmOfsOffsetOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LdSt</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the immediate offset of the base register in a load/store <code>LdSt</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03539">3539</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00790">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::mayLoadOrStore()</a>.</p>

</div>
</div>
<a id="a512855a97cf9032c007ca232000a81ba" name="a512855a97cf9032c007ca232000a81ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512855a97cf9032c007ca232000a81ba">&#9670;&#160;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>BaseOps</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LocationSize.html">LocationSize</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02699">2699</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03490">getMemOperandWithOffsetWidth()</a>, <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="MemoryLocation_8h_source.html#l00109">llvm::LocationSize::precise()</a>, <a class="el" href="SmallVector_8h_source.html#l00427">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="a7b433600072030cfe435557b2bd5f0ec" name="a7b433600072030cfe435557b2bd5f0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b433600072030cfe435557b2bd5f0ec">&#9670;&#160;</a></span>getMemOperandWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>BaseOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>. </p>
<p>This is true for some SVE instructions like ldr/str that have a 'reg + imm' addressing mode where the immediate is an index to the scalable vector located at 'reg + imm * vscale x #bytes'. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03490">3490</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03546">getMemOpInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00790">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="TypeSize_8h_source.html#l00171">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::isScalable()</a>, <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::mayLoadOrStore()</a>, and <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01101">areMemAccessesTriviallyDisjoint()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02699">getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="a08a16d97f309936fcfd4c2dbb74b5050" name="a08a16d97f309936fcfd4c2dbb74b5050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a16d97f309936fcfd4c2dbb74b5050">&#9670;&#160;</a></span>getMemOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Scale</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>MinOffset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxOffset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if opcode <code>Opc</code> is a memory operation. </p>
<p>If it is, set <code>Scale</code>, <code>Width</code>, <code>MinOffset</code>, and <code>MaxOffset</code> accordingly.</p>
<p>For unscaled instructions, <code>Scale</code> is set to 1. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03546">3546</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TypeSize_8h_source.html#l00345">llvm::TypeSize::getFixed()</a>, and <a class="el" href="TypeSize_8h_source.html#l00348">llvm::TypeSize::getScalable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00244">emitLoad()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00203">emitStore()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03490">getMemOperandWithOffsetWidth()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05658">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="a11e0c0c1465e563be81d564f2ba60abb" name="a11e0c0c1465e563be81d564f2ba60abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e0c0c1465e563be81d564f2ba60abb">&#9670;&#160;</a></span>getMemScale() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int llvm::AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00232">232</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03990">getMemScale()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="af269ff6efde917e353e6652a11e473ec" name="af269ff6efde917e353e6652a11e473ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af269ff6efde917e353e6652a11e473ec">&#9670;&#160;</a></span>getMemScale() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scaling factor for (scaled or unscaled) load or store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03990">3990</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00232">getMemScale()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00599">getPrePostIndexedMemOpInfo()</a>, <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00036">mayOverlapWrite()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04223">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04282">shouldClusterFI()</a>.</p>

</div>
</div>
<a id="af373607877e9c76b500c1942c86e8da2" name="af373607877e9c76b500c1942c86e8da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af373607877e9c76b500c1942c86e8da2">&#9670;&#160;</a></span>getNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> AArch64InstrInfo::getNop </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05807">5807</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstBuilder_8h_source.html#l00043">llvm::MCInstBuilder::addImm()</a>.</p>

</div>
</div>
<a id="a616fc69908b11c1c62addae537191ad4" name="a616fc69908b11c1c62addae537191ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616fc69908b11c1c62addae537191ad4">&#9670;&#160;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp; llvm::AArch64InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">186</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09936">analyzeLoopForPipelining()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01101">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04426">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04451">copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04399">copyPhysRegTuple()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00141">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02629">isCandidateToMergeOrPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05000">loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07959">optimizeCondBranch()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a3ed4919d637d0c25ecee9f7bd16f11b2" name="a3ed4919d637d0c25ecee9f7bd16f11b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed4919d637d0c25ecee9f7bd16f11b2">&#9670;&#160;</a></span>getUnscaledLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; AArch64InstrInfo::getUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02314">2314</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05658">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="a0629dcc604a715cec2e2eb41896df3e1" name="a0629dcc604a715cec2e2eb41896df3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0629dcc604a715cec2e2eb41896df3e1">&#9670;&#160;</a></span>hasBTISemantics()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::hasBTISemantics </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction can be compatible with non-zero BTYPE. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04165">4165</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01140">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="a43d75eef1ce19e91ce70d4b964b1bf42" name="a43d75eef1ce19e91ce70d4b964b1bf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d75eef1ce19e91ce70d4b964b1bf42">&#9670;&#160;</a></span>hasUnscaledLdStOffset() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::hasUnscaledLdStOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00222">222</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02278">hasUnscaledLdStOffset()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a402d07e412b1466bf04c19cfde24de49" name="a402d07e412b1466bf04c19cfde24de49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402d07e412b1466bf04c19cfde24de49">&#9670;&#160;</a></span>hasUnscaledLdStOffset() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::hasUnscaledLdStOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it has an unscaled load/store offset. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02278">2278</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00222">hasUnscaledLdStOffset()</a>, <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00036">mayOverlapWrite()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04311">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="ab8903896a25679d038ebd3e8769233f6" name="ab8903896a25679d038ebd3e8769233f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8903896a25679d038ebd3e8769233f6">&#9670;&#160;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>TBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>FBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesAdded</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00592">592</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00148">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a538e94fb7d7a71910f3cbb5cd97aae0c" name="a538e94fb7d7a71910f3cbb5cd97aae0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538e94fb7d7a71910f3cbb5cd97aae0c">&#9670;&#160;</a></span>insertIndirectBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::insertIndirectBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NewDestBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RestoreBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>BrOffset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00260">260</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00148">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00269">llvm::MachineInstrBuilder::addSym()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00066">llvm::MBBSectionID::ColdSectionID</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00326">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00076">llvm::RegScavenger::enterBasicBlockEnd()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00101">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00815">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00681">llvm::MachineBasicBlock::getSectionID()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00398">llvm::AArch64FunctionInfo::hasRedZone()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00095">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00777">llvm::AArch64II::MO_NC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00736">llvm::AArch64II::MO_PAGE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00741">llvm::AArch64II::MO_PAGEOFF</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00414">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00167">llvm::report_fatal_error()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>.</p>

</div>
</div>
<a id="a67adde1f2510be0a20eaf7ecce8954fa" name="a67adde1f2510be0a20eaf7ecce8954fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67adde1f2510be0a20eaf7ecce8954fa">&#9670;&#160;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05801">5801</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a029c7ad54d8731492ed559aa860e3395" name="a029c7ad54d8731492ed559aa860e3395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029c7ad54d8731492ed559aa860e3395">&#9670;&#160;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>TrueReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>FalseReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00751">751</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00634">canFoldIntoCSel()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00282">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::EQ</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00304">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::NE</a>.</p>

</div>
</div>
<a id="ade267f03d50e04004e9ef2019ce25738" name="ade267f03d50e04004e9ef2019ce25738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade267f03d50e04004e9ef2019ce25738">&#9670;&#160;</a></span>isAsCheapAsAMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00903">903</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00889">isCheapImmediate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a2d997a80040d5eea603cf8ca302c2dbc" name="a2d997a80040d5eea603cf8ca302c2dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d997a80040d5eea603cf8ca302c2dbc">&#9670;&#160;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BranchOpc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>BrOffset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a branch from an instruction with opcode <code>BranchOpc</code> bytes is capable of jumping to a position <code>BrOffset</code> bytes away. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00231">231</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00210">getBranchDisplacementBits()</a>, and <a class="el" href="MathExtras_8h_source.html#l00260">llvm::isIntN()</a>.</p>

</div>
</div>
<a id="af28ada2e1e13faab18ee3746c01e684c" name="af28ada2e1e13faab18ee3746c01e684c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28ada2e1e13faab18ee3746c01e684c">&#9670;&#160;</a></span>isCandidateToMergeOrPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCandidateToMergeOrPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this is a load/store that can be potentially paired/merged. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02629">2629</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00087">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="MachineInstr_8h_source.html#l00085">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02258">isLdStPairSuppressed()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">isPreLdSt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00793">llvm::MCAsmInfo::usesWindowsCFI()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04311">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a3477f1dd30b1caa79a5216523b50ce8c" name="a3477f1dd30b1caa79a5216523b50ce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477f1dd30b1caa79a5216523b50ce8c">&#9670;&#160;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SubIdx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01081">1081</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a117c27122f686eca6691089a9aecbc21" name="a117c27122f686eca6691089a9aecbc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117c27122f686eca6691089a9aecbc21">&#9670;&#160;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; AArch64InstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09286">9286</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="ae11df74792f268ce5e8df534c5d2c024" name="ae11df74792f268ce5e8df534c5d2c024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11df74792f268ce5e8df534c5d2c024">&#9670;&#160;</a></span>isCopyLikeInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; AArch64InstrInfo::isCopyLikeInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09311">9311</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a918c01f70ad534a740d3dc2ad3af1a3f" name="a918c01f70ad534a740d3dc2ad3af1a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918c01f70ad534a740d3dc2ad3af1a3f">&#9670;&#160;</a></span>isFpOrNEON() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFpOrNEON </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is FP or NEON. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04202">4202</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01729">llvm::any_of()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04129">getRegClass()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04191">isFpOrNEON()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="ad3c70c6e436af031d1d0f1e4ecfe6cc5" name="ad3c70c6e436af031d1d0f1e4ecfe6cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c70c6e436af031d1d0f1e4ecfe6cc5">&#9670;&#160;</a></span>isFpOrNEON() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFpOrNEON </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the physical register is FP or NEON. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04191">4191</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03844">llvm::AArch64FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02934">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04202">isFpOrNEON()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l04731">llvm::AArch64FrameLowering::orderFrameObjects()</a>.</p>

</div>
</div>
<a id="a0f025e2cec1b7eb026b572b2d12800fd" name="a0f025e2cec1b7eb026b572b2d12800fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f025e2cec1b7eb026b572b2d12800fd">&#9670;&#160;</a></span>isFPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename an FPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02191">2191</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a2a037132ef2f33daa0522efe92a983ed" name="a2a037132ef2f33daa0522efe92a983ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a037132ef2f33daa0522efe92a983ed">&#9670;&#160;</a></span>isGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename a GPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02161">2161</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00469">contains()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="acb53158b2fba2683ec41c5873eb16a2f" name="acb53158b2fba2683ec41c5873eb16a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb53158b2fba2683ec41c5873eb16a2f">&#9670;&#160;</a></span>isGPRZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction set its full destination register to zero? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02137">2137</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a020578d7732a8ec4ec8baf887d95c502" name="a020578d7732a8ec4ec8baf887d95c502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020578d7732a8ec4ec8baf887d95c502">&#9670;&#160;</a></span>isHForm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isHForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is in H form (16 bit operands) </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04137">4137</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01729">llvm::any_of()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04129">getRegClass()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="aaa692777da741a4f7da2822b9f154a42" name="aaa692777da741a4f7da2822b9f154a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa692777da741a4f7da2822b9f154a42">&#9670;&#160;</a></span>isLdStPairSuppressed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isLdStPairSuppressed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store is hinted to be unprofitable. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02258">2258</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01729">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02629">isCandidateToMergeOrPair()</a>.</p>

</div>
</div>
<a id="a7cc5396346a84254535290f2ed779d05" name="a7cc5396346a84254535290f2ed779d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cc5396346a84254535290f2ed779d05">&#9670;&#160;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AArch64InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02210">2210</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a5c41685529bfa4394f6b8f15207809c1" name="a5c41685529bfa4394f6b8f15207809c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c41685529bfa4394f6b8f15207809c1">&#9670;&#160;</a></span>isPairableLdStInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPairableLdStInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store may be paired with another. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02476">2476</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04311">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a6ba8f62a5514943195111193dfd7ae08" name="a6ba8f62a5514943195111193dfd7ae08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba8f62a5514943195111193dfd7ae08">&#9670;&#160;</a></span>isPairedLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPairedLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is a paired load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04094">4094</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04114">getLdStBaseOp()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04122">getLdStOffsetOp()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00617">getLdStRegOp()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00599">getPrePostIndexedMemOpInfo()</a>, and <a class="el" href="AArch64MachineScheduler_8cpp_source.html#l00036">mayOverlapWrite()</a>.</p>

</div>
</div>
<a id="aea1877f1ea9ff547ae50f179902e2961" name="aea1877f1ea9ff547ae50f179902e2961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea1877f1ea9ff547ae50f179902e2961">&#9670;&#160;</a></span>isPreLd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPreLd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is a pre-indexed load. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04063">4063</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">isPreLdSt()</a>.</p>

</div>
</div>
<a id="a482f66b2913dcfcc84a4cfeafc83e304" name="a482f66b2913dcfcc84a4cfeafc83e304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a482f66b2913dcfcc84a4cfeafc83e304">&#9670;&#160;</a></span>isPreLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPreLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is a pre-indexed load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">4090</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04063">isPreLd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04077">isPreSt()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01361">areCandidatesToMergeOrPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04114">getLdStBaseOp()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04122">getLdStOffsetOp()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00617">getLdStRegOp()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02629">isCandidateToMergeOrPair()</a>.</p>

</div>
</div>
<a id="a61af0a6c92c6e41f81dcead5ef46a4a7" name="a61af0a6c92c6e41f81dcead5ef46a4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61af0a6c92c6e41f81dcead5ef46a4a7">&#9670;&#160;</a></span>isPreSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPreSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is a pre-indexed store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04077">4077</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04090">isPreLdSt()</a>.</p>

</div>
</div>
<a id="a0650a7436e6924414e9d28b7b7cbfd66" name="a0650a7436e6924414e9d28b7b7cbfd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0650a7436e6924414e9d28b7b7cbfd66">&#9670;&#160;</a></span>isQForm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isQForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the instruction is in Q form (128 bit operands) </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04151">4151</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01729">llvm::any_of()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04129">getRegClass()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="ab46fe6f7eb24fe0268c273a28452ecba" name="ab46fe6f7eb24fe0268c273a28452ecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46fe6f7eb24fe0268c273a28452ecba">&#9670;&#160;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01140">1140</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04165">hasBTISemantics()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01375">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00781">llvm::isSEHInstruction()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="InstrProf_8h_source.html#l00141">llvm::Next</a>.</p>

</div>
</div>
<a id="ae4068c8158f6254ad197ed84cf1dca1c" name="ae4068c8158f6254ad197ed84cf1dca1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4068c8158f6254ad197ed84cf1dca1c">&#9670;&#160;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AArch64InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02234">2234</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a801e90197138f0d232f8efcf2426dd81" name="a801e90197138f0d232f8efcf2426dd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801e90197138f0d232f8efcf2426dd81">&#9670;&#160;</a></span>isStridedAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isStridedAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given load or store is a strided memory access. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint that the load/store is strided. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02272">2272</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01729">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a1990769eead413855ac08a24140f3175" name="a1990769eead413855ac08a24140f3175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1990769eead413855ac08a24140f3175">&#9670;&#160;</a></span>isSubregFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::isSubregFoldable </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00358">358</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

</div>
</div>
<a id="a0b4cc9aee6e5aaf329ecd8e3856833e8" name="a0b4cc9aee6e5aaf329ecd8e3856833e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4cc9aee6e5aaf329ecd8e3856833e8">&#9670;&#160;</a></span>isTailCallReturnInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isTailCallReturnInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is one of the TCRETURN* instructions. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02519">2519</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00296">getArgumentStackToRestore()</a>.</p>

</div>
</div>
<a id="a9577627f0d3eeb6d270df2f88781e460" name="a9577627f0d3eeb6d270df2f88781e460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9577627f0d3eeb6d270df2f88781e460">&#9670;&#160;</a></span>isThroughputPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isThroughputPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pattern</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when a code sequence can improve throughput. </p>
<p>It should be called only for instructions in loops. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></td><td>- combiner pattern </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06449">6449</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8h_source.html#l00116">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00117">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00118">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00119">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00125">llvm::FMLAv2f32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00124">llvm::FMLAv2f32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00126">llvm::FMLAv2f64_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00127">llvm::FMLAv2f64_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00132">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00133">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00134">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00135">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00120">llvm::FMLAv4f16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00121">llvm::FMLAv4f16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00136">llvm::FMLAv4f32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00137">llvm::FMLAv4f32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00128">llvm::FMLAv4i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00129">llvm::FMLAv4i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00138">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00139">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00122">llvm::FMLAv8f16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00123">llvm::FMLAv8f16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00130">llvm::FMLAv8i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00131">llvm::FMLAv8i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00140">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00141">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00147">llvm::FMLSv2f32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00149">llvm::FMLSv2f64_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00155">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00157">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00142">llvm::FMLSv4f16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00143">llvm::FMLSv4f16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00159">llvm::FMLSv4f32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00150">llvm::FMLSv4i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00151">llvm::FMLSv4i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00161">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00144">llvm::FMLSv8f16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00145">llvm::FMLSv8f16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00152">llvm::FMLSv8i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00153">llvm::FMLSv8i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00109">llvm::FMULADDD_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00110">llvm::FMULADDD_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00101">llvm::FMULADDH_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00102">llvm::FMULADDH_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00105">llvm::FMULADDS_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00106">llvm::FMULADDS_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00111">llvm::FMULSUBD_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00112">llvm::FMULSUBD_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00103">llvm::FMULSUBH_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00104">llvm::FMULSUBH_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00107">llvm::FMULSUBS_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00108">llvm::FMULSUBS_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00163">llvm::FMULv2i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00164">llvm::FMULv2i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00165">llvm::FMULv2i64_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00166">llvm::FMULv2i64_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00167">llvm::FMULv4i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00168">llvm::FMULv4i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00169">llvm::FMULv4i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00170">llvm::FMULv4i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00171">llvm::FMULv8i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00172">llvm::FMULv8i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00115">llvm::FNMULSUBD_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00113">llvm::FNMULSUBH_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00114">llvm::FNMULSUBS_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00058">llvm::MULADDv16i8_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00059">llvm::MULADDv16i8_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00086">llvm::MULADDv2i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00087">llvm::MULADDv2i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00064">llvm::MULADDv2i32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00065">llvm::MULADDv2i32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00082">llvm::MULADDv4i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00083">llvm::MULADDv4i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00060">llvm::MULADDv4i16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00061">llvm::MULADDv4i16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00088">llvm::MULADDv4i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00089">llvm::MULADDv4i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00066">llvm::MULADDv4i32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00067">llvm::MULADDv4i32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00084">llvm::MULADDv8i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00085">llvm::MULADDv8i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00062">llvm::MULADDv8i16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00063">llvm::MULADDv8i16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00056">llvm::MULADDv8i8_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00057">llvm::MULADDv8i8_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00071">llvm::MULSUBv16i8_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00072">llvm::MULSUBv16i8_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00095">llvm::MULSUBv2i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00096">llvm::MULSUBv2i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00077">llvm::MULSUBv2i32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00078">llvm::MULSUBv2i32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00091">llvm::MULSUBv4i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00092">llvm::MULSUBv4i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00073">llvm::MULSUBv4i16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00074">llvm::MULSUBv4i16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00097">llvm::MULSUBv4i32_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00098">llvm::MULSUBv4i32_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00079">llvm::MULSUBv4i32_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00080">llvm::MULSUBv4i32_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00093">llvm::MULSUBv8i16_indexed_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00094">llvm::MULSUBv8i16_indexed_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00075">llvm::MULSUBv8i16_OP1</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00076">llvm::MULSUBv8i16_OP2</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00069">llvm::MULSUBv8i8_OP1</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00070">llvm::MULSUBv8i8_OP2</a>.</p>

</div>
</div>
<a id="a7663d9ec7fc1457a7d7f3eeaeb3b356a" name="a7663d9ec7fc1457a7d7f3eeaeb3b356a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7663d9ec7fc1457a7d7f3eeaeb3b356a">&#9670;&#160;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05000">5000</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00154">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">llvm::dwarf_linker::DebugLoc</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00030">llvm::TargetStackID::Default</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00549">llvm::getDefRegState()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01062">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00733">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00501">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00486">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00472">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Implicit</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00190">llvm::AArch64Subtarget::isSVEorStreamingSVEAvailable()</a>, <a class="el" href="Register_8h_source.html#l00116">llvm::Register::isValid()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04975">loadRegPairFromStackSlot()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00072">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::NoRegister</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00032">llvm::TargetStackID::ScalableVector</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00755">llvm::MachineFrameInfo::setStackID()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05507">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="abc0f8152bb9c4cdd79a31196933bb5df" name="abc0f8152bb9c4cdd79a31196933bb5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0f8152bb9c4cdd79a31196933bb5df">&#9670;&#160;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpInstr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register. </p>
<p>Try to optimize a compare instruction.</p>
<p>A compare instruction is an instruction which produces AArch64::NZCV. It can be truly compare instruction when there are no uses of its destination register.</p>
<p>The following steps are tried in order:</p><ol type="1">
<li>Convert CmpInstr into an unconditional version.</li>
<li>Remove CmpInstr if above there is an instruction producing a needed condition code or an instruction which can be converted into such an instruction. Only comparison with zero is supported. </li>
</ol>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01535">1535</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01278">convertToNonFlagSettingOpc()</a>, <a class="el" href="MachineInstr_8h_source.html#l01508">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00761">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01103">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00346">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00294">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00143">llvm::MachineInstr::setDesc()</a>, <a class="el" href="LogicalResult_8h_source.html#l00067">llvm::succeeded()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01237">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a id="af0bbac5dd9f698f2c73477c4e5f36b60" name="af0bbac5dd9f698f2c73477c4e5f36b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bbac5dd9f698f2c73477c4e5f36b60">&#9670;&#160;</a></span>optimizeCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace csincr-branch sequence by simple conditional branch. </p>
<p>Examples:</p><ol type="1">
<li><div class="fragment"><div class="line">csinc  w9, wzr, wzr, &lt;condition code&gt;</div>
<div class="line">tbnz   w9, #0, 0x44</div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;inverted condition code&gt;</div>
</div><!-- fragment --></li>
<li><div class="fragment"><div class="line">csinc w9, wzr, wzr, &lt;condition code&gt;</div>
<div class="line">tbz   w9, #0, 0x44</div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;condition code&gt;</div>
</div><!-- fragment --></li>
</ol>
<p>Replace compare and branch sequence by TBZ/TBNZ instruction when the compare's constant operand is power of 2.</p>
<p>Examples: </p><div class="fragment"><div class="line">and  w8, w8, #0x400</div>
<div class="line">cbnz w8, L1</div>
</div><!-- fragment --><p> to </p><div class="fragment"><div class="line">tbnz w8, #10, L1</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Conditional Branch </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True when the simple conditional branch is generated </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07959">7959</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00148">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01324">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01331">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">DefMI</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01103">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00304">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00346">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l01426">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MathExtras_8h_source.html#l00296">llvm::isPowerOf2_64()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00346">llvm::Log2_64()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="ab9deb47df6ac29c81422ae6b4bfd924d" name="ab9deb47df6ac29c81422ae6b4bfd924d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9deb47df6ac29c81422ae6b4bfd924d">&#9670;&#160;</a></span>probedStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> AArch64InstrInfo::probedStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>TargetReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FrameSetup</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. </p>
<p>All potential patterns are / listed in the <code>Patterns</code> array. bool getMachineCombinerPatterns(MachineInstr &amp;Root,
                                  SmallVectorImpl&lt;unsigned&gt; &amp;Patterns,
                                  bool DoRegPressureReduce) const override; / Return true when Inst is associative and commutative so that it can be / reassociated. If Invert is true, then the inverse of Inst operation must / be checked. bool isAssociativeAndCommutative(const MachineInstr &amp;Inst,
                                   bool Invert) const override; / When getMachineCombinerPatterns() finds patterns, this function generates / the instructions that could replace the original code sequence void genAlternativeCodeSequence(
      MachineInstr &amp;Root, unsigned Pattern,
      SmallVectorImpl&lt;MachineInstr *&gt; &amp;InsInstrs,
      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DelInstrs,
      DenseMap&lt;unsigned, unsigned&gt; &amp;InstrIdxForVirtReg) const override; / <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner. bool useMachineCombiner() const override;</p>
<p>bool expandPostRAPseudo(MachineInstr &amp;MI) const override;</p>
<p>std::pair&lt;unsigned, unsigned&gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override; ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt; getSerializableDirectMachineOperandTargetFlags() const override; ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt; getSerializableBitmaskMachineOperandTargetFlags() const override; ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;&gt; getSerializableMachineMemOperandTargetFlags() const override;</p>
<p>bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF,
                                   bool OutlineFromLinkOnceODRs) const override; std::optional&lt;outliner::OutlinedFunction&gt; getOutliningCandidateInfo(
      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) const override; void mergeOutliningCandidateAttributes(
      Function &amp;F, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) const override; <a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52" title="Represents how an instruction should be mapped by the outliner.">outliner::InstrType</a> getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override; <a class="el" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable-sized array), optimized for the case when the array is small.">SmallVector</a>&lt; std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt; getOutlinableRanges(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override; void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF,
                          const outliner::OutlinedFunction &amp;OF) const override; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB,
                     MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF,
                     outliner::Candidate &amp;C) const override; bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override;</p>
<p>void buildClearRegister(<a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Reg, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Iter, <a class="el" href="classllvm_1_1DebugLoc.html" title="A debug info location.">DebugLoc</a> &amp;DL, bool AllowSideEffects = true) const override;</p>
<p>/ Returns the vector element size (B, H, S or D) of an SVE opcode. uint64_t getElementSizeForOpcode(unsigned Opc) const; / Returns true if the opcode is for an SVE instruction that sets the / condition codes as if it's results had been fed to a PTEST instruction / along with the same general predicate. bool isPTestLikeOpcode(unsigned Opc) const; / Returns true if the opcode is for an SVE WHILE## instruction. bool isWhileOpcode(unsigned Opc) const; / Returns true if the instruction has a shift by immediate that can be / executed in one cycle less. static bool isFalkorShiftExtFast(const MachineInstr &amp;MI); / Return true if the instructions is a SEH instruciton used for unwinding / on Windows. static bool <a class="el" href="namespacellvm.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction(const MachineInstr &amp;MI)</a>;</p>
<p>std::optional&lt;RegImmPair&gt; isAddImmediate(const MachineInstr &amp;MI,
                                           Register Reg) const override;</p>
<p>bool isFunctionSafeToSplit(const MachineFunction &amp;MF) const override;</p>
<p>bool isMBBSafeToSplitToCold(const MachineBasicBlock &amp;MBB) const override;</p>
<p>std::optional&lt;ParamLoadedValue&gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override;</p>
<p>unsigned int getTailDuplicateSize(CodeGenOptLevel OptLevel) const override;</p>
<p>bool isExtendLikelyToBeFolded(MachineInstr &amp;ExtMI,
                                MachineRegisterInfo &amp;MRI) const override;</p>
<p>static void decomposeStackOffsetForFrameOffsets(const StackOffset &amp;Offset,
                                                  int64_t &amp;NumBytes,
                                                  int64_t &amp;NumPredicateVectors,
                                                  int64_t &amp;NumDataVectors); static void decomposeStackOffsetForDwarfOffsets(const StackOffset &amp;Offset,
                                                  int64_t &amp;ByteSized,
                                                  int64_t &amp;VGSized);</p>
<p>Return true if address of the form BaseReg + Scale * ScaledReg + Offset can be used for a load/store of NumBytes. BaseReg is always present and implicit. bool isLegalAddressingMode(unsigned NumBytes, int64_t Offset,
                             unsigned Scale) const;</p>
<p>Decrement the SP, issuing probes along the way. <code>TargetReg</code> is the new top of the stack. <code>FrameSetup</code> is passed as true, if the allocation is a part </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09539">9539</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00148">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00796">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00462">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Define</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05445">llvm::emitFrameOffset()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01514">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00085">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00215">llvm::fullyRecomputeLiveIns()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00170">llvm::AArch64_AM::getArithExtendImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00255">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="TypeSize_8h_source.html#l00049">llvm::StackOffset::getFixed()</a>, <a class="el" href="MachineFunction_8h_source.html#l00815">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00132">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00940">llvm::MachineFunction::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00072">MBBI</a>, <a class="el" href="MachineInstr_8h_source.html#l00084">llvm::MachineInstr::NoFlags</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00939">llvm::MachineRegisterInfo::reservedRegsFrozen()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00275">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01099">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00935">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00043">llvm::AArch64_AM::UXTX</a>.</p>

</div>
</div>
<a id="a94cd6ca17535844dc42503cc7b6f32ef" name="a94cd6ca17535844dc42503cc7b6f32ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cd6ca17535844dc42503cc7b6f32ef">&#9670;&#160;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesRemoved</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00540">540</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00271">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00670">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00668">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>.</p>

</div>
</div>
<a id="a7cca5afbdfdcb468161ffe0b888668d0" name="a7cca5afbdfdcb468161ffe0b888668d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cca5afbdfdcb468161ffe0b888668d0">&#9670;&#160;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00499">499</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00304">llvm::AArch64CC::getInvertedCondCode()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09936">analyzeLoopForPipelining()</a>.</p>

</div>
</div>
<a id="a802e14b5716a86fc1f69d39fd1e2a5a2" name="a802e14b5716a86fc1f69d39fd1e2a5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802e14b5716a86fc1f69d39fd1e2a5a2">&#9670;&#160;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>OpOffset1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>OpOffset2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OffsetIsScalable2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ClusterSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumBytes</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect opportunities for ldp/stp formation. </p>
<p>Only called for LdSt for which getMemOperandWithOffset returns true. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04311">4311</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04237">canPairLdStOpc()</a>, <a class="el" href="ArrayRef_8h_source.html#l00168">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="MachineFunction_8h_source.html#l00733">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00576">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00346">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::getType()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02278">hasUnscaledLdStOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02629">isCandidateToMergeOrPair()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00319">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02476">isPairableLdStInst()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04223">scaleOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04282">shouldClusterFI()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="a9443e11ff036b633e23f360416d529e8" name="a9443e11ff036b633e23f360416d529e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9443e11ff036b633e23f360416d529e8">&#9670;&#160;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isKill</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">4828</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00154">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">llvm::dwarf_linker::DebugLoc</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00030">llvm::TargetStackID::Default</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01062">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00733">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00501">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00486">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00472">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00186">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Implicit</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00190">llvm::AArch64Subtarget::isSVEorStreamingSVEAvailable()</a>, <a class="el" href="MCRegister_8h_source.html#l00081">llvm::MCRegister::isValid()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00072">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00138">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::NoRegister</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00032">llvm::TargetStackID::ScalableVector</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00755">llvm::MachineFrameInfo::setStackID()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04805">storeRegPairToStackSlot()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05507">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="ae2f38a334980a3888a4fc55b8e9542ac" name="ae2f38a334980a3888a4fc55b8e9542ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f38a334980a3888a4fc55b8e9542ac">&#9670;&#160;</a></span>suppressLdStPair()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::suppressLdStPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hint that pairing the given load or store is unprofitable. </p>
<p>Set a flag on the first <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02265">2265</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00029">llvm::MOSuppressPair</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a></li>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:47:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
