Analysis & Synthesis report for Kirin_A15Plus
Mon Aug 24 16:04:40 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|stage
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated
 17. Source assignments for Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated
 18. Parameter Settings for User Entity Instance: LPM_SHIFTREG:ACC
 19. Parameter Settings for User Entity Instance: LPM_FF:inst1
 20. Parameter Settings for User Entity Instance: Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: BUSMUX:MUX2
 22. Parameter Settings for User Entity Instance: LPM_FF:IR
 23. Parameter Settings for User Entity Instance: Instruction:inst2|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: BUSMUX:inst6
 25. Parameter Settings for User Entity Instance: BUSMUX:MUX1
 26. Parameter Settings for User Entity Instance: LPM_COUNTER:PC
 27. Parameter Settings for User Entity Instance: BUSMUX:inst3
 28. Parameter Settings for User Entity Instance: BUSMUX:MUX3
 29. Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU
 30. Parameter Settings for User Entity Instance: BUSMUX:MUX4
 31. lpm_shiftreg Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 24 16:04:40 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Kirin_A15Plus                               ;
; Top-level Entity Name           ; Kirin_A15Plus                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 230                                         ;
; Total pins                      ; 49                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,072                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Kirin_A15Plus      ; Kirin_A15Plus      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Instruction.v                    ; yes             ; User Wizard-Generated File         ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Instruction.v          ;         ;
; Kirin_A15Plus.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Kirin_A15Plus.bdf      ;         ;
; state_machine.v                  ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/state_machine.v        ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/decoder.v              ;         ;
; EQ_MI.v                          ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/EQ_MI.v                ;         ;
; LDA_LDI.v                        ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LDA_LDI.v              ;         ;
; Fib_Ram.v                        ; yes             ; User Wizard-Generated File         ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fib_Ram.v              ;         ;
; Fibo.v                           ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v                 ;         ;
; Fibo_final.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo_final.bdf         ;         ;
; LCG.v                            ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v                  ;         ;
; LKL.v                            ; yes             ; User Verilog HDL File              ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v                  ;         ;
; Benchmark.mif                    ; yes             ; User Memory Initialization File    ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Benchmark.mif          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                                                      ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/dffeea.inc                                                                                            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/aglobal191.inc                                                                                        ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;         ;
; db/altsyncram_7gm1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_7gm1.tdf ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/busmux.tdf                                                                                            ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc                                                                                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                                          ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/mux_flc.tdf         ;         ;
; db/altsyncram_gro1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf ;         ;
; db/mux_blc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/mux_blc.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                                                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                       ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                               ;         ;
; db/cntr_0gh.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/cntr_0gh.tdf        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                       ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                                           ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                                          ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                               ;         ;
; db/add_sub_i1b.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/add_sub_i1b.tdf     ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 331       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 476       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 164       ;
;     -- 5 input functions                    ; 59        ;
;     -- 4 input functions                    ; 65        ;
;     -- <=3 input functions                  ; 188       ;
;                                             ;           ;
; Dedicated logic registers                   ; 230       ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 131072    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 262       ;
; Total fan-out                               ; 3507      ;
; Average fan-out                             ; 4.19      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Kirin_A15Plus                               ; 476 (0)             ; 230 (0)                   ; 131072            ; 0          ; 49   ; 0            ; |Kirin_A15Plus                                                                                               ; Kirin_A15Plus   ; work         ;
;    |EQ_MI:inst13|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|EQ_MI:inst13                                                                                  ; EQ_MI           ; work         ;
;    |Fibo_final:inst8|                        ; 229 (0)             ; 90 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Fibo_final:inst8                                                                              ; Fibo_final      ; work         ;
;       |Fib_Ram:inst2|                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2                                                                ; Fib_Ram         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_7gm1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated ; altsyncram_7gm1 ; work         ;
;       |Fibo:inst|                            ; 229 (229)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst                                                                    ; Fibo            ; work         ;
;    |Instruction:inst2|                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Instruction:inst2                                                                             ; Instruction     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Instruction:inst2|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;          |altsyncram_gro1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Kirin_A15Plus|Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated              ; altsyncram_gro1 ; work         ;
;    |LCG:inst9|                               ; 92 (92)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|LCG:inst9                                                                                     ; LCG             ; work         ;
;    |LKL:inst5|                               ; 33 (33)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|LKL:inst5                                                                                     ; LKL             ; work         ;
;    |busmux:MUX2|                             ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX2                                                                                   ; busmux          ; work         ;
;       |lpm_mux:$00000|                       ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX2|lpm_mux:$00000                                                                    ; lpm_mux         ; work         ;
;          |mux_flc:auto_generated|            ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX2|lpm_mux:$00000|mux_flc:auto_generated                                             ; mux_flc         ; work         ;
;    |busmux:MUX4|                             ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX4                                                                                   ; busmux          ; work         ;
;       |lpm_mux:$00000|                       ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX4|lpm_mux:$00000                                                                    ; lpm_mux         ; work         ;
;          |mux_flc:auto_generated|            ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:MUX4|lpm_mux:$00000|mux_flc:auto_generated                                             ; mux_flc         ; work         ;
;    |busmux:inst6|                            ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:inst6                                                                                  ; busmux          ; work         ;
;       |lpm_mux:$00000|                       ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:inst6|lpm_mux:$00000                                                                   ; lpm_mux         ; work         ;
;          |mux_blc:auto_generated|            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|busmux:inst6|lpm_mux:$00000|mux_blc:auto_generated                                            ; mux_blc         ; work         ;
;    |decoder:inst|                            ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|decoder:inst                                                                                  ; decoder         ; work         ;
;    |lpm_add_sub:ALU|                         ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_add_sub:ALU                                                                               ; lpm_add_sub     ; work         ;
;       |add_sub_i1b:auto_generated|           ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_add_sub:ALU|add_sub_i1b:auto_generated                                                    ; add_sub_i1b     ; work         ;
;    |lpm_counter:PC|                          ; 19 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_counter:PC                                                                                ; lpm_counter     ; work         ;
;       |cntr_0gh:auto_generated|              ; 19 (19)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_counter:PC|cntr_0gh:auto_generated                                                        ; cntr_0gh        ; work         ;
;    |lpm_ff:IR|                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_ff:IR                                                                                     ; lpm_ff          ; work         ;
;    |lpm_ff:inst1|                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_ff:inst1                                                                                  ; lpm_ff          ; work         ;
;    |lpm_shiftreg:ACC|                        ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|lpm_shiftreg:ACC                                                                              ; lpm_shiftreg    ; work         ;
;    |state_machine:inst4|                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Kirin_A15Plus|state_machine:inst4                                                                           ; state_machine   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; None          ;
; Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; Benchmark.mif ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Kirin_A15Plus|Instruction:inst2              ; Instruction.v   ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2 ; Fib_Ram.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|stage ;
+----------+----------+----------+----------+---------------------+
; Name     ; stage.11 ; stage.10 ; stage.01 ; stage.00            ;
+----------+----------+----------+----------+---------------------+
; stage.00 ; 0        ; 0        ; 0        ; 0                   ;
; stage.01 ; 0        ; 0        ; 1        ; 1                   ;
; stage.10 ; 0        ; 1        ; 0        ; 1                   ;
; stage.11 ; 1        ; 0        ; 0        ; 1                   ;
+----------+----------+----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; LKL:inst5|address[11]                               ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[10]                               ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[9]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[8]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[7]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[6]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[5]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[4]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[3]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[2]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[1]                                ; decoder:inst|LKL_sig ; yes                    ;
; LKL:inst5|address[0]                                ; decoder:inst|LKL_sig ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; lpm_ff:inst1|dffs[2]                  ; Stuck at GND due to stuck port data_in ;
; Fibo_final:inst8|Fibo:inst|stage~6    ; Lost fanout                            ;
; Fibo_final:inst8|Fibo:inst|stage~7    ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 230   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 194   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Fibo_final:inst8|Fibo:inst|wren        ; 16      ;
; Fibo_final:inst8|Fibo:inst|result[0]   ; 3       ;
; Fibo_final:inst8|Fibo:inst|num2[0]     ; 4       ;
; LCG:inst9|tmpN[11]                     ; 4       ;
; LCG:inst9|tmpN[9]                      ; 4       ;
; LCG:inst9|tmpN[6]                      ; 4       ;
; LCG:inst9|tmpN[3]                      ; 4       ;
; LCG:inst9|tmpN[0]                      ; 4       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Kirin_A15Plus|LKL:inst5|target[1]                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|bsf[9]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Kirin_A15Plus|LCG:inst9|i[6]                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|num2[4]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Kirin_A15Plus|LKL:inst5|previous_data[9]                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Kirin_A15Plus|lpm_shiftreg:ACC|dffs[8]                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|num1[10]                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|result[2]                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|counter[0]                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|address[6]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Kirin_A15Plus|busmux:inst6|lpm_mux:$00000|mux_blc:auto_generated|l1_w7_n0_mux_dataout ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Kirin_A15Plus|LKL:inst5|address                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Kirin_A15Plus|Fibo_final:inst8|Fibo:inst|stage                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_SHIFTREG:ACC ;
+------------------------+-----------+--------------------------+
; Parameter Name         ; Value     ; Type                     ;
+------------------------+-----------+--------------------------+
; LPM_WIDTH              ; 16        ; Untyped                  ;
; LPM_DIRECTION          ; RIGHT     ; Untyped                  ;
; LPM_AVALUE             ; UNUSED    ; Untyped                  ;
; LPM_SVALUE             ; UNUSED    ; Untyped                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE           ;
+------------------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:inst1 ;
+------------------------+-----------+----------------------+
; Parameter Name         ; Value     ; Type                 ;
+------------------------+-----------+----------------------+
; LPM_WIDTH              ; 3         ; Untyped              ;
; LPM_AVALUE             ; UNUSED    ; Untyped              ;
; LPM_SVALUE             ; UNUSED    ; Untyped              ;
; LPM_FFTYPE             ; DFF       ; Untyped              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped              ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE       ;
+------------------------+-----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_7gm1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:IR ;
+------------------------+-----------+-------------------+
; Parameter Name         ; Value     ; Type              ;
+------------------------+-----------+-------------------+
; LPM_WIDTH              ; 16        ; Untyped           ;
; LPM_AVALUE             ; UNUSED    ; Untyped           ;
; LPM_SVALUE             ; UNUSED    ; Untyped           ;
; LPM_FFTYPE             ; DFF       ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped           ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE    ;
+------------------------+-----------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; Benchmark.mif        ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_gro1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 12    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 12    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:PC     ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 12                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_0gh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 16    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU ;
+------------------------+-------------+-----------------------+
; Parameter Name         ; Value       ; Type                  ;
+------------------------+-------------+-----------------------+
; LPM_WIDTH              ; 16          ; Untyped               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped               ;
; LPM_PIPELINE           ; 0           ; Untyped               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped               ;
; REGISTERED_AT_END      ; 0           ; Untyped               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped               ;
; USE_CS_BUFFERS         ; 1           ; Untyped               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped               ;
; USE_WYS                ; OFF         ; Untyped               ;
; STYLE                  ; FAST        ; Untyped               ;
; CBXI_PARAMETER         ; add_sub_i1b ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE        ;
+------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance ;
+----------------------------+-----------------------+
; Name                       ; Value                 ;
+----------------------------+-----------------------+
; Number of entity instances ; 1                     ;
; Entity Instance            ; LPM_SHIFTREG:ACC      ;
;     -- LPM_WIDTH           ; 16                    ;
;     -- LPM_DIRECTION       ; RIGHT                 ;
+----------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; Instruction:inst2|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 230                         ;
;     ENA               ; 76                          ;
;     ENA SCLR          ; 75                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 16                          ;
;     plain             ; 11                          ;
; arriav_lcell_comb     ; 476                         ;
;     arith             ; 155                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 28                          ;
;     normal            ; 321                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 59                          ;
;         6 data inputs ; 164                         ;
; boundary_port         ; 49                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 5.60                        ;
; Average LUT depth     ; 3.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Aug 24 16:04:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Kirin_A15Plus -c Kirin_A15Plus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instruction.v
    Info (12023): Found entity 1: Instruction File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Instruction.v Line: 40
Warning (12019): Can't analyze file -- file Kirin-A15Plus.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: Data File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dffn.bdf
    Info (12023): Found entity 1: Dffn
Info (12021): Found 1 design units, including 1 entities, in source file kirin_a15plus.bdf
    Info (12023): Found entity 1: Kirin_A15Plus
Info (12021): Found 1 design units, including 1 entities, in source file fibonacci.v
    Info (12023): Found entity 1: fibonacci File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/fibonacci.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: state_machine File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/state_machine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec_one.v
    Info (12023): Found entity 1: dec_one File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/dec_one.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fib.bdf
    Info (12023): Found entity 1: fib
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eq_mi.v
    Info (12023): Found entity 1: EQ_MI File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/EQ_MI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lda_ldi.v
    Info (12023): Found entity 1: LDA_LDI File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LDA_LDI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fib_stack.v
    Info (12023): Found entity 1: fib_stack File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/fib_stack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fib_ram.v
    Info (12023): Found entity 1: Fib_Ram File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fib_Ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fibo.v
    Info (12023): Found entity 1: Fibo File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 1
Warning (12019): Can't analyze file -- file fibo.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file trial.bdf
    Info (12023): Found entity 1: trial
Info (12021): Found 1 design units, including 1 entities, in source file fibo_final.bdf
    Info (12023): Found entity 1: Fibo_final
Info (12021): Found 1 design units, including 1 entities, in source file lcg.v
    Info (12023): Found entity 1: LCG File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lkl.v
    Info (12023): Found entity 1: LKL File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 1
Warning (12019): Can't analyze file -- file C:/Users/yyk20/Desktop/LCG.v is missing
Warning (12019): Can't analyze file -- file C:/Users/yyk20/Desktop/Fibo.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fibv1_0.v
    Info (12023): Found entity 1: fibv1_0 File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/fibv1_0.v Line: 1
Info (12127): Elaborating entity "Kirin_A15Plus" for the top level hierarchy
Info (12128): Elaborating entity "LPM_SHIFTREG" for hierarchy "LPM_SHIFTREG:ACC"
Info (12130): Elaborated megafunction instantiation "LPM_SHIFTREG:ACC"
Info (12133): Instantiated megafunction "LPM_SHIFTREG:ACC" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "RIGHT"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(21): object "STP" assigned a value but never read File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/decoder.v Line: 21
Info (12128): Elaborating entity "state_machine" for hierarchy "state_machine:inst4"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:inst1"
Info (12130): Elaborated megafunction instantiation "LPM_FF:inst1"
Info (12133): Instantiated megafunction "LPM_FF:inst1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "EQ_MI" for hierarchy "EQ_MI:inst13"
Info (12128): Elaborating entity "Fibo_final" for hierarchy "Fibo_final:inst8"
Info (12128): Elaborating entity "Fibo" for hierarchy "Fibo_final:inst8|Fibo:inst"
Warning (10230): Verilog HDL assignment warning at Fibo.v(62): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 62
Warning (10230): Verilog HDL assignment warning at Fibo.v(71): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 71
Warning (10230): Verilog HDL assignment warning at Fibo.v(73): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 73
Warning (10230): Verilog HDL assignment warning at Fibo.v(82): truncated value with size 32 to match size of target (12) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 82
Warning (10230): Verilog HDL assignment warning at Fibo.v(94): truncated value with size 32 to match size of target (12) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 94
Warning (10230): Verilog HDL assignment warning at Fibo.v(115): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 115
Warning (10230): Verilog HDL assignment warning at Fibo.v(118): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 118
Warning (10230): Verilog HDL assignment warning at Fibo.v(129): truncated value with size 32 to match size of target (12) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 129
Warning (10230): Verilog HDL assignment warning at Fibo.v(130): truncated value with size 32 to match size of target (12) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fibo.v Line: 130
Info (12128): Elaborating entity "Fib_Ram" for hierarchy "Fibo_final:inst8|Fib_Ram:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component" File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fib_Ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component" File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fib_Ram.v Line: 86
Info (12133): Instantiated megafunction "Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component" with the following parameter: File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Fib_Ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7gm1.tdf
    Info (12023): Found entity 1: altsyncram_7gm1 File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_7gm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7gm1" for hierarchy "Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:MUX2"
Info (12130): Elaborated megafunction instantiation "BUSMUX:MUX2"
Info (12133): Instantiated megafunction "BUSMUX:MUX2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:MUX2|lpm_mux:$00000" File: e:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:MUX2|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:MUX2" File: e:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/mux_flc.tdf Line: 23
Info (12128): Elaborating entity "mux_flc" for hierarchy "BUSMUX:MUX2|lpm_mux:$00000|mux_flc:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:IR"
Info (12130): Elaborated megafunction instantiation "LPM_FF:IR"
Info (12133): Instantiated megafunction "LPM_FF:IR" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "Instruction" for hierarchy "Instruction:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Instruction:inst2|altsyncram:altsyncram_component" File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Instruction.v Line: 86
Info (12130): Elaborated megafunction instantiation "Instruction:inst2|altsyncram:altsyncram_component" File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Instruction.v Line: 86
Info (12133): Instantiated megafunction "Instruction:inst2|altsyncram:altsyncram_component" with the following parameter: File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/Instruction.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Benchmark.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gro1.tdf
    Info (12023): Found entity 1: altsyncram_gro1 File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gro1" for hierarchy "Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst6"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst6"
Info (12133): Instantiated megafunction "BUSMUX:inst6" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst6|lpm_mux:$00000" File: e:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst6" File: e:/quartus/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/mux_blc.tdf Line: 23
Info (12128): Elaborating entity "mux_blc" for hierarchy "BUSMUX:inst6|lpm_mux:$00000|mux_blc:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf
    Info (12023): Found entity 1: cntr_0gh File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/cntr_0gh.tdf Line: 26
Info (12128): Elaborating entity "cntr_0gh" for hierarchy "LPM_COUNTER:PC|cntr_0gh:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "LKL" for hierarchy "LKL:inst5"
Warning (10230): Verilog HDL assignment warning at LKL.v(27): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 27
Warning (10230): Verilog HDL assignment warning at LKL.v(28): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 28
Info (10041): Inferred latch for "address[0]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[1]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[2]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[3]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[4]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[5]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[6]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[7]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[8]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[9]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[10]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[11]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[12]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[13]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[14]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (10041): Inferred latch for "address[15]" at LKL.v(37) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
Info (12128): Elaborating entity "LCG" for hierarchy "LCG:inst9"
Warning (10230): Verilog HDL assignment warning at LCG.v(49): truncated value with size 32 to match size of target (2) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 49
Warning (10230): Verilog HDL assignment warning at LCG.v(52): truncated value with size 32 to match size of target (16) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 52
Warning (10230): Verilog HDL assignment warning at LCG.v(53): truncated value with size 32 to match size of target (16) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 53
Warning (10230): Verilog HDL assignment warning at LCG.v(54): truncated value with size 32 to match size of target (9) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 54
Warning (10230): Verilog HDL assignment warning at LCG.v(55): truncated value with size 32 to match size of target (1) File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LCG.v Line: 55
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "LPM_ADD_SUB:ALU"
Info (12130): Elaborated megafunction instantiation "LPM_ADD_SUB:ALU"
Info (12133): Instantiated megafunction "LPM_ADD_SUB:ALU" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf
    Info (12023): Found entity 1: add_sub_i1b File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/add_sub_i1b.tdf Line: 26
Info (12128): Elaborating entity "add_sub_i1b" for hierarchy "LPM_ADD_SUB:ALU|add_sub_i1b:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "LDA_LDI" for hierarchy "LDA_LDI:inst14"
Warning (13012): Latch LKL:inst5|address[11] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LKL:inst5|count_en File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 9
Warning (13012): Latch LKL:inst5|address[10] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LKL:inst5|count_en File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 9
Warning (13012): Latch LKL:inst5|address[9] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LKL:inst5|count_en File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 9
Warning (13012): Latch LKL:inst5|address[8] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LKL:inst5|count_en File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 9
Warning (13012): Latch LKL:inst5|address[7] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[6] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[5] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[4] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[3] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[2] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[1] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Warning (13012): Latch LKL:inst5|address[0] has unsafe behavior File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/LKL.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|q_a[12] File: D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/db/altsyncram_gro1.tdf Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/output_files/Kirin_A15Plus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 649 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 568 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Mon Aug 24 16:04:41 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Onedrive - Personal/OneDrive - Imperial College London/Imperial college london-Kevi023XPS/Year_One/CPU2020/CPU2020/CPU/output_files/Kirin_A15Plus.map.smsg.


