

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_131_2'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_2  |        8|        8|         7|          2|          2|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    861|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    1320|    436|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     886|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    2206|   1475|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |mul_18s_32s_48_2_1_U114  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U115  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U116  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U117  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U118  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U119  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U120  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_18s_32s_48_2_1_U121  |mul_18s_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mux_21_32_1_1_U122       |mux_21_32_1_1       |        0|   0|    0|   9|    0|
    |mux_21_32_1_1_U123       |mux_21_32_1_1       |        0|   0|    0|   9|    0|
    |mux_21_32_1_1_U124       |mux_21_32_1_1       |        0|   0|    0|   9|    0|
    |mux_21_32_1_1_U125       |mux_21_32_1_1       |        0|   0|    0|   9|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |Total                    |                    |        0|  16| 1320| 436|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TWIDDLE_IMAG_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    |TWIDDLE_REAL_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                               |        2|  0|   0|    0|   128|   36|     2|         2304|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_352_p2    |         +|   0|  0|  10|           2|           1|
    |cpd_imag_V_fu_567_p2   |         +|   0|  0|  39|          32|          32|
    |cpd_real_V_fu_562_p2   |         +|   0|  0|  39|          32|          32|
    |e_out_imag_V_11_d0     |         +|   0|  0|  39|          32|          32|
    |e_out_imag_V_d1        |         +|   0|  0|  39|          32|          32|
    |e_out_real_V_d0        |         +|   0|  0|  39|          32|          32|
    |e_out_real_V_d1        |         +|   0|  0|  39|          32|          32|
    |ret_V_18_fu_520_p2     |         +|   0|  0|  55|          48|          48|
    |ret_V_20_fu_548_p2     |         +|   0|  0|  55|          48|          48|
    |cmd_imag_V_fu_577_p2   |         -|   0|  0|  39|          32|          32|
    |cmd_real_V_fu_572_p2   |         -|   0|  0|  39|          32|          32|
    |e_out_imag_V_11_d1     |         -|   0|  0|  39|          32|          32|
    |e_out_imag_V_d0        |         -|   0|  0|  39|          32|          32|
    |e_out_real_V_11_d0     |         -|   0|  0|  39|          32|          32|
    |e_out_real_V_11_d1     |         -|   0|  0|  39|          32|          32|
    |empty_61_fu_391_p2     |         -|   0|  0|  14|           6|           6|
    |ret_V_19_fu_534_p2     |         -|   0|  0|  55|          48|          48|
    |ret_V_fu_506_p2        |         -|   0|  0|  55|          48|          48|
    |icmp_ln131_fu_346_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln136_fu_403_p2   |      icmp|   0|  0|   8|           2|           1|
    |b_imag_V_36_fu_463_p3  |    select|   0|  0|  32|           1|          32|
    |b_imag_V_fu_414_p3     |    select|   0|  0|  32|           1|          32|
    |b_real_V_27_fu_458_p3  |    select|   0|  0|  32|           1|          32|
    |b_real_V_fu_408_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_615_p2    |       xor|   0|  0|   3|           2|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 861|         595|         720|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |TWIDDLE_IMAG_V_address0           |  14|          3|    6|         18|
    |TWIDDLE_REAL_V_address0           |  14|          3|    6|         18|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_4              |   9|          2|    2|          4|
    |k_fu_88                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 114|         25|   23|         59|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_imag_V_36_reg_855               |  32|   0|   32|          0|
    |b_imag_V_reg_821                  |  32|   0|   32|          0|
    |b_real_V_27_reg_850               |  32|   0|   32|          0|
    |b_real_V_reg_816                  |  32|   0|   32|          0|
    |c_imag_V_reg_910                  |  32|   0|   32|          0|
    |c_real_V_reg_904                  |  32|   0|   32|          0|
    |cmd_imag_V_reg_954                |  32|   0|   32|          0|
    |cmd_real_V_reg_948                |  32|   0|   32|          0|
    |cpd_imag_V_reg_942                |  32|   0|   32|          0|
    |cpd_real_V_reg_936                |  32|   0|   32|          0|
    |empty_60_reg_776                  |   1|   0|    1|          0|
    |icmp_ln131_reg_772                |   1|   0|    1|          0|
    |icmp_ln131_reg_772_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln136_reg_810                |   1|   0|    1|          0|
    |k_4_reg_765                       |   2|   0|    2|          0|
    |k_fu_88                           |   2|   0|    2|          0|
    |mul_ln1347_5_reg_931              |  48|   0|   48|          0|
    |mul_ln1347_reg_875                |  48|   0|   48|          0|
    |mul_ln1348_5_reg_921              |  48|   0|   48|          0|
    |mul_ln1348_reg_865                |  48|   0|   48|          0|
    |mul_ln813_13_reg_870              |  48|   0|   48|          0|
    |mul_ln813_14_reg_916              |  48|   0|   48|          0|
    |mul_ln813_15_reg_926              |  48|   0|   48|          0|
    |mul_ln813_reg_860                 |  48|   0|   48|          0|
    |reg_330                           |  18|   0|   18|          0|
    |reg_334                           |  18|   0|   18|          0|
    |tmp_s_reg_785                     |   1|   0|    4|          3|
    |empty_60_reg_776                  |  64|  32|    1|          0|
    |k_4_reg_765                       |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 886|  64|  764|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_131_2|  return value|
|e_out_imag_V_11_address0  |  out|    2|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_ce0       |  out|    1|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_we0       |  out|    1|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_d0        |  out|   32|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_address1  |  out|    2|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_ce1       |  out|    1|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_we1       |  out|    1|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_11_d1        |  out|   32|   ap_memory|                     e_out_imag_V_11|         array|
|e_out_imag_V_address0     |  out|    2|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_ce0          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_we0          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_d0           |  out|   32|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_address1     |  out|    2|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_ce1          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_we1          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_d1           |  out|   32|   ap_memory|                        e_out_imag_V|         array|
|e_out_real_V_11_address0  |  out|    2|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_ce0       |  out|    1|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_we0       |  out|    1|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_d0        |  out|   32|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_address1  |  out|    2|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_ce1       |  out|    1|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_we1       |  out|    1|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_11_d1        |  out|   32|   ap_memory|                     e_out_real_V_11|         array|
|e_out_real_V_address0     |  out|    2|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_ce0          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_we0          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_d0           |  out|   32|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_address1     |  out|    2|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_ce1          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_we1          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_d1           |  out|   32|   ap_memory|                        e_out_real_V|         array|
|r_real_V_126              |   in|   32|     ap_none|                        r_real_V_126|        scalar|
|r_real_V_127              |   in|   32|     ap_none|                        r_real_V_127|        scalar|
|r_imag_V_141              |   in|   32|     ap_none|                        r_imag_V_141|        scalar|
|r_imag_V_142              |   in|   32|     ap_none|                        r_imag_V_142|        scalar|
|r_real_V_128              |   in|   32|     ap_none|                        r_real_V_128|        scalar|
|r_real_V_129              |   in|   32|     ap_none|                        r_real_V_129|        scalar|
|r_imag_V_143              |   in|   32|     ap_none|                        r_imag_V_143|        scalar|
|r_imag_V_144              |   in|   32|     ap_none|                        r_imag_V_144|        scalar|
|r_real_V                  |   in|   32|     ap_none|                            r_real_V|        scalar|
|r_real_V_83               |   in|   32|     ap_none|                         r_real_V_83|        scalar|
|r_imag_V                  |   in|   32|     ap_none|                            r_imag_V|        scalar|
|r_imag_V_94               |   in|   32|     ap_none|                         r_imag_V_94|        scalar|
|r_real_V_84               |   in|   32|     ap_none|                         r_real_V_84|        scalar|
|r_real_V_85               |   in|   32|     ap_none|                         r_real_V_85|        scalar|
|r_imag_V_95               |   in|   32|     ap_none|                         r_imag_V_95|        scalar|
|r_imag_V_96               |   in|   32|     ap_none|                         r_imag_V_96|        scalar|
+--------------------------+-----+-----+------------+------------------------------------+--------------+

