module task0301(A,B,C,R,G);
	input A,B,C;
	output R,G;
	reg R,G;
always @(*)begin
	R<=A&B;
	G=A|B;
	end
endmodule 