INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_ADC_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_ADC_interface_tb
WARNING: [VRFC 10-2379] empty port in module declaration [C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v:23]
