TRACE::2021-03-17.19:31:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:31:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:31:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.19:31:52::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-17.19:31:52::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw"
		}]
}
TRACE::2021-03-17.19:31:52::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-17.19:31:52::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:31:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:31:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:31:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:31:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:31:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:31:52::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.19:31:52::SCWPlatform::Generating the sources  .
TRACE::2021-03-17.19:31:52::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-17.19:31:52::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:31:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:31:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:31:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:31:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.19:31:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:31:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-17.19:31:52::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-17.19:31:52::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-17.19:31:52::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-17.19:32:02::SCWPlatform::Generating sources Done.
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-17.19:32:02::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-17.19:32:02::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-17.19:32:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-17.19:32:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.19:32:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:32:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:32:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:32:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:32:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-17.19:32:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-17.19:32:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:32:02::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-17.19:32:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:05::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-17.19:32:05::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-17.19:32:05::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-17.19:32:05::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-17.19:32:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:05::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-17.19:32:05::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.19:32:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.19:32:05::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.19:32:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.19:32:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.19:32:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.19:32:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.19:32:05::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.19:32:05::SCWSystem::Not a boot domain 
LOG::2021-03-17.19:32:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.19:32:05::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.19:32:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.19:32:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.19:32:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.19:32:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:32:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.19:32:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.19:32:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.19:32:05::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.19:32:05::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.19:32:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.19:32:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-17.19:32:05::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-17.19:32:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.19:32:05::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.19:32:05::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.19:32:05::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.19:32:05::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.19:32:05::SCWSystem::dir created 
TRACE::2021-03-17.19:32:05::SCWSystem::Writing the bif 
TRACE::2021-03-17.19:32:05::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.19:32:05::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.19:32:05::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.19:32:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:05::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.19:32:05::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:32:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-17.19:32:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:32:07::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.19:32:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.19:32:07::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.19:32:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:07::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.19:32:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.19:32:10::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.19:32:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:32:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:32:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.19:32:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.19:32:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.19:32:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.19:32:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.19:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWReader::No isolation master present  
TRACE::2021-03-17.19:32:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:32:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:32:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.19:32:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:11::SCWReader::No isolation master present  
TRACE::2021-03-17.19:32:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::In reload Mss file.
TRACE::2021-03-17.19:32:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-17.19:32:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-17.19:32:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-17.19:32:14::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-17.19:32:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:19::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:19::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-17.19:32:19::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-17.19:32:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:32:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:20::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::In reload Mss file.
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:21::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:21::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.19:32:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:21::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:21::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:32:21::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-17.19:32:23::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-17.19:32:27::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.19:32:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.19:32:27::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.19:32:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.19:32:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.19:32:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.19:32:27::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-17.19:32:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:27::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-17.19:32:27::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.19:32:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.19:32:27::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl & make 
TRACE::2021-03-17.19:32:27::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-17.19:32:27::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:27::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-17.19:32:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-17.19:32:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:27::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-17.19:32:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:27::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-17.19:32:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-17.19:32:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-17.19:32:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-17.19:32:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:27::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-17.19:32:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:27::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-17.19:32:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-17.19:32:28::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-17.19:32:28::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-17.19:32:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-17.19:32:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-17.19:32:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-17.19:32:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-17.19:32:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-17.19:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:29::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-17.19:32:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:29::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-17.19:32:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-17.19:32:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:29::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:29::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-17.19:32:29::SCWBDomain::"Compiling axidma"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:30::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-17.19:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-17.19:32:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-17.19:32:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:30::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:30::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-17.19:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-17.19:32:30::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-17.19:32:30::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:30::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:30::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-17.19:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:30::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:30::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-17.19:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:30::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:30::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-17.19:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:30::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-17.19:32:30::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-17.19:32:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:31::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-17.19:32:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-17.19:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:31::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-17.19:32:31::SCWBDomain::"Compiling emacps"

TRACE::2021-03-17.19:32:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:32::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-17.19:32:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-17.19:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:32::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-17.19:32:32::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-17.19:32:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:32::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-17.19:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-17.19:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:33::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-17.19:32:33::SCWBDomain::"Compiling qspips"

TRACE::2021-03-17.19:32:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:33::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-17.19:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-17.19:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:33::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-17.19:32:33::SCWBDomain::"Compiling scugic"

TRACE::2021-03-17.19:32:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:34::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-17.19:32:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-17.19:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:34::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-17.19:32:34::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-17.19:32:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:34::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-17.19:32:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-17.19:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:34::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-17.19:32:34::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-17.19:32:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:35::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-17.19:32:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-17.19:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-17.19:32:35::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-17.19:32:35::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-17.19:32:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:35::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-17.19:32:35::SCWBDomain::"Compiling sdps"

TRACE::2021-03-17.19:32:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:35::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-17.19:32:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-17.19:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:36::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-17.19:32:36::SCWBDomain::"Compiling standalone"

TRACE::2021-03-17.19:32:38::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:38::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-17.19:32:38::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:38::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-17.19:32:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:38::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-17.19:32:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-17.19:32:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:38::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-17.19:32:38::SCWBDomain::"Compiling uartps"

TRACE::2021-03-17.19:32:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:39::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-17.19:32:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-17.19:32:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:39::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-17.19:32:39::SCWBDomain::"Compiling usbps"

TRACE::2021-03-17.19:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:40::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-17.19:32:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-17.19:32:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:40::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-17.19:32:40::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-17.19:32:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:40::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-17.19:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-17.19:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:41::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-17.19:32:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-17.19:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:41::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-17.19:32:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-17.19:32:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-17.19:32:41::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-17.19:32:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:41::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-17.19:32:41::SCWBDomain::'Finished building libraries'

TRACE::2021-03-17.19:32:41::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-17.19:32:41::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-17.19:32:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-17.19:32:41::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-17.19:32:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-17.19:32:41::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-17.19:32:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-17.19:32:42::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-17.19:32:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-17.19:32:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-17.19:32:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-17.19:32:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-17.19:32:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-17.19:32:42::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-17.19:32:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-17.19:32:42::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-17.19:32:42::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-17.19:32:42::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-17.19:32:42::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-17.19:32:42::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-17.19:32:42::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-17.19:32:43::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.19:32:43::SCWSystem::Not a boot domain 
LOG::2021-03-17.19:32:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.19:32:43::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.19:32:43::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.19:32:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.19:32:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.19:32:43::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.19:32:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-17.19:32:43::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-17.19:32:43::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-17.19:32:43::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-17.19:32:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:32:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:32:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:32:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.19:32:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.19:32:43::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-17.19:32:43::SCWMssOS::doing bsp build ... 
TRACE::2021-03-17.19:32:43::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-17.19:32:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-17.19:32:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-17.19:32:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-17.19:32:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-17.19:32:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-17.19:32:43::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-17.19:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-17.19:32:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-17.19:32:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-17.19:32:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-17.19:32:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-17.19:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:44::SCWMssOS::"Compiling axidma"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-17.19:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-17.19:32:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-17.19:32:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-17.19:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-17.19:32:45::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-17.19:32:45::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-17.19:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-17.19:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-17.19:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:45::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-17.19:32:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-17.19:32:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-17.19:32:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-17.19:32:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:46::SCWMssOS::"Compiling emacps"

TRACE::2021-03-17.19:32:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-17.19:32:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:47::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-17.19:32:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-17.19:32:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:47::SCWMssOS::"Compiling qspips"

TRACE::2021-03-17.19:32:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-17.19:32:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:48::SCWMssOS::"Compiling scugic"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-17.19:32:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-17.19:32:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-17.19:32:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-17.19:32:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-17.19:32:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-17.19:32:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-17.19:32:49::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-17.19:32:49::SCWMssOS::"Compiling sdps"

TRACE::2021-03-17.19:32:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-17.19:32:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-17.19:32:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-17.19:32:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:50::SCWMssOS::"Compiling standalone"

TRACE::2021-03-17.19:32:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-17.19:32:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:53::SCWMssOS::"Compiling uartps"

TRACE::2021-03-17.19:32:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-17.19:32:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-17.19:32:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-17.19:32:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-17.19:32:54::SCWMssOS::"Compiling usbps"

TRACE::2021-03-17.19:32:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-17.19:32:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:55::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-17.19:32:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-17.19:32:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-17.19:32:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-17.19:32:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-17.19:32:55::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-17.19:32:56::SCWMssOS::'Finished building libraries'

TRACE::2021-03-17.19:32:56::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.19:32:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.19:32:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.19:32:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.19:32:56::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.19:32:56::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.19:32:56::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.19:32:56::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.19:32:56::SCWSystem::dir created 
TRACE::2021-03-17.19:32:56::SCWSystem::Writing the bif 
TRACE::2021-03-17.19:32:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.19:32:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.19:32:56::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.19:32:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:32:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:32:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.19:32:56::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:32:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:32:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:32:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:32:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:32:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:32:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:52:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:52:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:52::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.19:52:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:54::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.19:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-17.19:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-17.19:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-17.19:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:55::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:52:55::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:52:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.19:52:55::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:52:55::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:52:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.19:52:55::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.19:52:58::SCWPlatform::Opened new HwDB with name CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.19:52:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.19:52:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:52:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:52:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:52:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:52:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:52:58::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:52:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:52:58::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Opened existing hwdb CPE_Wrapper_5
TRACE::2021-03-17.19:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:52:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:52:58::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.19:53:00::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.19:53:00::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.19:53:00::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.19:53:00::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:00::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:00::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.19:53:00::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.19:53:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:00::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened new HwDB with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.19:53:03::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.19:53:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:53:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:53:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.19:53:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.19:53:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:53:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.19:53:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:53:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:53:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:53:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.19:53:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWReader::No isolation master present  
TRACE::2021-03-17.19:53:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.19:53:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.19:53:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:53:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:53:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.19:53:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:53:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:53:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:53:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.19:53:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_6
TRACE::2021-03-17.19:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:04::SCWReader::No isolation master present  
TRACE::2021-03-17.19:53:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_6
TRACE::2021-03-17.19:53:06::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-17.19:53:06::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-17.19:53:06::SCWPlatform::Opened new HwDB with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::In reload Mss file.
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-17.19:53:07::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-17.19:53:07::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-17.19:53:07::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-17.19:53:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:53:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:53:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.19:53:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:53:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:53:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-17.19:53:14::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.19:53:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.19:53:14::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.19:53:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.19:53:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.19:53:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.19:53:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.19:53:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.19:53:14::SCWSystem::Not a boot domain 
LOG::2021-03-17.19:53:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.19:53:14::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.19:53:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.19:53:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.19:53:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.19:53:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.19:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.19:53:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.19:53:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.19:53:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.19:53:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.19:53:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.19:53:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.19:53:14::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.19:53:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.19:53:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.19:53:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.19:53:14::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.19:53:14::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.19:53:14::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.19:53:14::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.19:53:14::SCWSystem::dir created 
TRACE::2021-03-17.19:53:14::SCWSystem::Writing the bif 
TRACE::2021-03-17.19:53:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.19:53:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.19:53:14::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.19:53:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:53:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:53:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:53:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.19:53:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.19:53:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.19:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.19:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:15::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.19:53:15::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.19:53:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.19:53:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.19:53:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.19:53:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.19:53:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.19:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.19:53:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.19:53:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.19:53:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:27:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:27:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.22:28:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.22:28:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:28:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-17.22:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.22:28:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.22:28:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.22:28:06::SCWPlatform::Opened new HwDB with name CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.22:28:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.22:28:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:28:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.22:28:06::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-17.22:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:06::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.22:28:07::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.22:28:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.22:28:07::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.22:28:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:07::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.22:28:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.22:28:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:07::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened new HwDB with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.22:28:10::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.22:28:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.22:28:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.22:28:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.22:28:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.22:28:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:28:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.22:28:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.22:28:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWReader::No isolation master present  
TRACE::2021-03-17.22:28:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.22:28:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.22:28:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.22:28:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:28:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.22:28:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.22:28:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.22:28:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_11
TRACE::2021-03-17.22:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:11::SCWReader::No isolation master present  
LOG::2021-03-17.22:28:19::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.22:28:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.22:28:19::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.22:28:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.22:28:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.22:28:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.22:28:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.22:28:19::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.22:28:19::SCWSystem::Not a boot domain 
LOG::2021-03-17.22:28:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.22:28:19::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.22:28:19::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.22:28:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.22:28:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.22:28:19::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.22:28:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_11
TRACE::2021-03-17.22:28:19::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-17.22:28:19::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-17.22:28:19::SCWPlatform::Opened new HwDB with name CPE_Wrapper_12
TRACE::2021-03-17.22:28:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.22:28:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.22:28:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.22:28:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.22:28:20::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.22:28:20::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.22:28:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.22:28:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.22:28:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.22:28:20::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.22:28:20::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.22:28:20::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.22:28:20::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.22:28:20::SCWSystem::dir created 
TRACE::2021-03-17.22:28:20::SCWSystem::Writing the bif 
TRACE::2021-03-17.22:28:20::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.22:28:20::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.22:28:20::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.22:28:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:28:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:28:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.22:28:20::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:28:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:55:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:55:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:55:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:34::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.22:55:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-17.22:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:35::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.22:55:35::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.22:55:35::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.22:55:38::SCWPlatform::Opened new HwDB with name CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.22:55:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.22:55:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:55:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.22:55:38::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:38::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-17.22:55:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:38::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.22:55:39::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.22:55:39::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.22:55:39::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.22:55:39::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:39::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:39::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.22:55:39::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.22:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:39::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.22:55:42::SCWPlatform::Opened new HwDB with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:42::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.22:55:42::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.22:55:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.22:55:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.22:55:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.22:55:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.22:55:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.22:55:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:55:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.22:55:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.22:55:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWReader::No isolation master present  
TRACE::2021-03-17.22:55:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.22:55:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.22:55:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.22:55:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.22:55:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.22:55:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.22:55:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_16
TRACE::2021-03-17.22:55:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:43::SCWReader::No isolation master present  
LOG::2021-03-17.22:55:46::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.22:55:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.22:55:46::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.22:55:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.22:55:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.22:55:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.22:55:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.22:55:46::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.22:55:46::SCWSystem::Not a boot domain 
LOG::2021-03-17.22:55:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.22:55:46::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.22:55:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.22:55:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.22:55:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.22:55:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.22:55:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:46::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_16
TRACE::2021-03-17.22:55:46::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-17.22:55:46::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-17.22:55:46::SCWPlatform::Opened new HwDB with name CPE_Wrapper_17
TRACE::2021-03-17.22:55:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:46::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.22:55:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.22:55:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.22:55:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.22:55:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.22:55:46::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.22:55:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.22:55:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.22:55:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.22:55:47::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.22:55:47::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.22:55:47::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.22:55:47::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.22:55:47::SCWSystem::dir created 
TRACE::2021-03-17.22:55:47::SCWSystem::Writing the bif 
TRACE::2021-03-17.22:55:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.22:55:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.22:55:47::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.22:55:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.22:55:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.22:55:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.22:55:47::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.22:55:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.22:55:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.22:55:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.22:55:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.22:55:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.22:55:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.22:55:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.23:30:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.23:30:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:30:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:10::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-17.23:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.23:30:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.23:30:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.23:30:14::SCWPlatform::Opened new HwDB with name CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.23:30:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.23:30:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:30:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.23:30:14::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-17.23:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:14::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.23:30:15::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.23:30:15::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.23:30:15::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.23:30:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:15::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.23:30:15::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.23:30:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:15::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened new HwDB with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.23:30:18::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.23:30:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.23:30:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.23:30:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.23:30:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.23:30:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:30:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.23:30:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.23:30:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWReader::No isolation master present  
TRACE::2021-03-17.23:30:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.23:30:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.23:30:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.23:30:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:30:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:19::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.23:30:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:19::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.23:30:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.23:30:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:19::SCWPlatform::Opened existing hwdb CPE_Wrapper_21
TRACE::2021-03-17.23:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:19::SCWReader::No isolation master present  
LOG::2021-03-17.23:30:24::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.23:30:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.23:30:24::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.23:30:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.23:30:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.23:30:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.23:30:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.23:30:24::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.23:30:24::SCWSystem::Not a boot domain 
LOG::2021-03-17.23:30:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.23:30:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.23:30:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.23:30:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.23:30:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.23:30:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_21
TRACE::2021-03-17.23:30:24::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-17.23:30:24::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-17.23:30:24::SCWPlatform::Opened new HwDB with name CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.23:30:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.23:30:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.23:30:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.23:30:24::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.23:30:24::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.23:30:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.23:30:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.23:30:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.23:30:24::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.23:30:24::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.23:30:24::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.23:30:24::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.23:30:24::SCWSystem::dir created 
TRACE::2021-03-17.23:30:24::SCWSystem::Writing the bif 
TRACE::2021-03-17.23:30:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.23:30:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.23:30:24::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.23:30:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:30:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:30:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.23:30:24::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:30:24::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:41::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:52:41::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:52:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_24
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_22
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_24
TRACE::2021-03-17.23:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:52:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:52:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-17.23:52:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:52:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:52:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-17.23:52:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.23:52:48::SCWPlatform::Opened new HwDB with name CPE_Wrapper_25
TRACE::2021-03-17.23:52:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Opened existing hwdb CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.23:52:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.23:52:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:52:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:52:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:52:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.23:52:49::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Opened existing hwdb CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:49::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Opened existing hwdb CPE_Wrapper_25
TRACE::2021-03-17.23:52:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:49::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-17.23:52:50::SCWPlatform::Clearing the existing platform
TRACE::2021-03-17.23:52:50::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-17.23:52:50::SCWBDomain::clearing the fsbl build
TRACE::2021-03-17.23:52:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:50::SCWSystem::Clearing the domains completed.
TRACE::2021-03-17.23:52:50::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-17.23:52:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:50::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-17.23:52:53::SCWPlatform::Opened new HwDB with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:53::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-17.23:52:53::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-17.23:52:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.23:52:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.23:52:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.23:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:53::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:53::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-17.23:52:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-17.23:52:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:52:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-17.23:52:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:52:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:52:54::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.23:52:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWReader::No isolation master present  
TRACE::2021-03-17.23:52:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-17.23:52:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-17.23:52:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-17.23:52:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-17.23:52:54::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-17.23:52:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:52:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:52:54::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:52:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-17.23:52:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:52:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:52:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:52:54::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Opened existing hwdb CPE_Wrapper_26
TRACE::2021-03-17.23:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:52:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:52:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:52:54::SCWReader::No isolation master present  
LOG::2021-03-17.23:53:04::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-17.23:53:04::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-17.23:53:04::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-17.23:53:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-17.23:53:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-17.23:53:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-17.23:53:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-17.23:53:04::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-17.23:53:04::SCWSystem::Not a boot domain 
LOG::2021-03-17.23:53:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-17.23:53:04::SCWDomain::Generating domain artifcats
TRACE::2021-03-17.23:53:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-17.23:53:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-17.23:53:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-17.23:53:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_26
TRACE::2021-03-17.23:53:04::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-17.23:53:04::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-17.23:53:04::SCWPlatform::Opened new HwDB with name CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-17.23:53:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-17.23:53:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-17.23:53:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-17.23:53:04::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-17.23:53:04::SCWMssOS::Copying to export directory.
TRACE::2021-03-17.23:53:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-17.23:53:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-17.23:53:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-17.23:53:04::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-17.23:53:04::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-17.23:53:04::SCWPlatform::Started preparing the platform 
TRACE::2021-03-17.23:53:04::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-17.23:53:04::SCWSystem::dir created 
TRACE::2021-03-17.23:53:04::SCWSystem::Writing the bif 
TRACE::2021-03-17.23:53:04::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-17.23:53:04::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-17.23:53:04::SCWPlatform::Completed generating the platform
TRACE::2021-03-17.23:53:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:53:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:53:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:53:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-17.23:53:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-17.23:53:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-17.23:53:04::SCWPlatform::updated the xpfm file.
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-17.23:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-17.23:53:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-17.23:53:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-17.23:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-17.23:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-17.23:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-17.23:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:24::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-18.00:14:24::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-18.00:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.00:14:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_29
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_27
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:27::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_29
TRACE::2021-03-18.00:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:27::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.00:14:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:27::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.00:14:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.00:14:30::SCWPlatform::Opened new HwDB with name CPE_Wrapper_30
TRACE::2021-03-18.00:14:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.00:14:31::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.00:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.00:14:31::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:31::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.00:14:31::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:31::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Opened existing hwdb CPE_Wrapper_30
TRACE::2021-03-18.00:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:31::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:31::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:31::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.00:14:32::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.00:14:32::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.00:14:32::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.00:14:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:32::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.00:14:32::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.00:14:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:32::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened new HwDB with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-18.00:14:35::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-18.00:14:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.00:14:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.00:14:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.00:14:35::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.00:14:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.00:14:35::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.00:14:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.00:14:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWReader::No isolation master present  
TRACE::2021-03-18.00:14:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.00:14:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.00:14:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.00:14:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.00:14:35::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.00:14:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.00:14:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_31
TRACE::2021-03-18.00:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:35::SCWReader::No isolation master present  
LOG::2021-03-18.00:14:38::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-18.00:14:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.00:14:38::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-18.00:14:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.00:14:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.00:14:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.00:14:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.00:14:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.00:14:38::SCWSystem::Not a boot domain 
LOG::2021-03-18.00:14:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.00:14:38::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.00:14:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.00:14:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-18.00:14:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-18.00:14:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.00:14:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:38::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_31
TRACE::2021-03-18.00:14:38::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-18.00:14:38::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-18.00:14:39::SCWPlatform::Opened new HwDB with name CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.00:14:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.00:14:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.00:14:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.00:14:39::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.00:14:39::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.00:14:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.00:14:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.00:14:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.00:14:39::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-18.00:14:39::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-18.00:14:39::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.00:14:39::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-18.00:14:39::SCWSystem::dir created 
TRACE::2021-03-18.00:14:39::SCWSystem::Writing the bif 
TRACE::2021-03-18.00:14:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.00:14:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.00:14:39::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.00:14:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.00:14:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.00:14:39::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.00:14:39::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.00:14:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.00:14:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.00:14:39::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Opened existing hwdb CPE_Wrapper_32
TRACE::2021-03-18.00:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.00:14:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.00:14:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.00:14:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened new HwDB with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-18.10:51:07::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-18.10:51:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.10:51:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.10:51:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.10:51:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.10:51:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.10:51:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.10:51:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:51:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:51:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.10:51:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWReader::No isolation master present  
TRACE::2021-03-18.10:51:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.10:51:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.10:51:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.10:51:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.10:51:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:08::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:08::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.10:51:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:51:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:51:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.10:51:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.10:51:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:08::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:08::SCWReader::No isolation master present  
TRACE::2021-03-18.10:51:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:15::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.10:51:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Opened existing hwdb CPE_Wrapper
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.10:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:51:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:51:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-18.10:51:18::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:51:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:51:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-18.10:51:18::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.10:51:21::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.10:51:21::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.10:51:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.10:51:21::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:51:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:51:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.10:51:21::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:51:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:51:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:51:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:51:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:51:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:51:21::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-18.10:52:18::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-18.10:52:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.10:52:18::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-18.10:52:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.10:52:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.10:52:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.10:52:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-18.10:52:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:52:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:52:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:52:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:52:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:52:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:52:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:52:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:52:18::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.10:52:18::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.10:52:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.10:52:18::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl & make 
TRACE::2021-03-18.10:52:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-18.10:52:18::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-18.10:52:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.10:52:18::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.10:52:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-18.10:52:18::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-18.10:52:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.10:52:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.10:52:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.10:52:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-18.10:52:19::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.10:52:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.10:52:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o
TRACE::2021-03-18.10:52:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-18.10:52:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-18.10:52:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-18.10:52:19::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-18.10:52:20::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.10:52:20::SCWSystem::Not a boot domain 
LOG::2021-03-18.10:52:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.10:52:20::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.10:52:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.10:52:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-18.10:52:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-18.10:52:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.10:52:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:52:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:52:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:52:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:52:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:52:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:20::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.10:52:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.10:52:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.10:52:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-18.10:52:20::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.10:52:20::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.10:52:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.10:52:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.10:52:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.10:52:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.10:52:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.10:52:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.10:52:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.10:52:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.10:52:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.10:52:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.10:52:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.10:52:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.10:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.10:52:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.10:52:21::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.10:52:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.10:52:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.10:52:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.10:52:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.10:52:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.10:52:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.10:52:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.10:52:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.10:52:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.10:52:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.10:52:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.10:52:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:22::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.10:52:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.10:52:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.10:52:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.10:52:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.10:52:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.10:52:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.10:52:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.10:52:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.10:52:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.10:52:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.10:52:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:23::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.10:52:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.10:52:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.10:52:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.10:52:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:24::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.10:52:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.10:52:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.10:52:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.10:52:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:24::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.10:52:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.10:52:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:25::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.10:52:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.10:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:26::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.10:52:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.10:52:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:27::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.10:52:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.10:52:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.10:52:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.10:52:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:28::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.10:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.10:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:28::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.10:52:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.10:52:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.10:52:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.10:52:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.10:52:28::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.10:52:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.10:52:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.10:52:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.10:52:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:29::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.10:52:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.10:52:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:33::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.10:52:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.10:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.10:52:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.10:52:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.10:52:33::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.10:52:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.10:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:34::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.10:52:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.10:52:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.10:52:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.10:52:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.10:52:35::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-18.10:52:35::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.10:52:35::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.10:52:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.10:52:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.10:52:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.10:52:35::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-18.10:52:35::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-18.10:52:35::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.10:52:35::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-18.10:52:35::SCWSystem::dir created 
TRACE::2021-03-18.10:52:35::SCWSystem::Writing the bif 
TRACE::2021-03-18.10:52:35::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.10:52:35::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.10:52:35::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.10:52:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:52:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:52:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:52:35::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.10:52:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.10:52:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:52:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:52:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:52:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:52:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:52:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:52:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.10:52:35::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.10:52:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.10:52:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.10:52:35::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.10:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.10:52:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.10:52:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.10:52:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:14::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl & make clean
TRACE::2021-03-18.11:00:14::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-18.11:00:14::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-18.11:00:14::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-18.11:00:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-18.11:00:15::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-18.11:00:15::SCWMssOS::cleaning the bsp 
TRACE::2021-03-18.11:00:15::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-18.11:00:15::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-18.11:00:19::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-18.11:00:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.11:00:19::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-18.11:00:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.11:00:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.11:00:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.11:00:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-18.11:00:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:00:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:00:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.11:00:19::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.11:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:00:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:00:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:00:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:00:19::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.11:00:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.11:00:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.11:00:19::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl & make 
TRACE::2021-03-18.11:00:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-18.11:00:19::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:19::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.11:00:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.11:00:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:19::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.11:00:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.11:00:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:19::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:19::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:19::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.11:00:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.11:00:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:19::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.11:00:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.11:00:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.11:00:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.11:00:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:20::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:20::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.11:00:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.11:00:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:21::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:21::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.11:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:21::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:21::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.11:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:21::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:21::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.11:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:21::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Compiling axidma"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:21::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.11:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.11:00:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.11:00:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:21::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.11:00:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:22::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.11:00:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.11:00:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.11:00:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:22::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:22::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.11:00:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:22::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:22::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.11:00:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:22::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:22::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.11:00:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:22::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.11:00:22::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-18.11:00:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:23::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.11:00:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.11:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:23::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.11:00:23::SCWBDomain::"Compiling emacps"

TRACE::2021-03-18.11:00:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:24::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.11:00:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.11:00:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:24::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.11:00:24::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-18.11:00:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:25::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.11:00:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.11:00:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:25::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.11:00:25::SCWBDomain::"Compiling qspips"

TRACE::2021-03-18.11:00:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:25::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.11:00:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.11:00:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:25::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.11:00:25::SCWBDomain::"Compiling scugic"

TRACE::2021-03-18.11:00:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:26::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.11:00:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.11:00:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:26::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.11:00:26::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-18.11:00:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:26::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.11:00:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.11:00:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:26::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.11:00:26::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-18.11:00:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:27::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.11:00:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.11:00:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.11:00:27::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.11:00:27::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-18.11:00:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:27::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.11:00:27::SCWBDomain::"Compiling sdps"

TRACE::2021-03-18.11:00:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:28::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.11:00:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.11:00:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:28::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.11:00:28::SCWBDomain::"Compiling standalone"

TRACE::2021-03-18.11:00:31::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:31::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.11:00:31::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:31::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.11:00:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:31::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.11:00:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.11:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:31::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.11:00:31::SCWBDomain::"Compiling uartps"

TRACE::2021-03-18.11:00:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:32::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.11:00:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.11:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:32::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.11:00:32::SCWBDomain::"Compiling usbps"

TRACE::2021-03-18.11:00:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:33::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.11:00:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.11:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:33::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.11:00:33::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-18.11:00:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:33::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.11:00:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.11:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:33::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.11:00:33::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-18.11:00:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:34::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.11:00:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.11:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.11:00:34::SCWBDomain::_s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.11:00:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:34::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.11:00:34::SCWBDomain::'Finished building libraries'

TRACE::2021-03-18.11:00:34::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.11:00:34::SCWBDomain::s_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.11:00:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-18.11:00:34::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-18.11:00:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.11:00:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-18.11:00:35::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.11:00:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-18.11:00:35::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.11:00:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.11:00:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.11:00:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.11:00:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-18.11:00:35::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.11:00:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.11:00:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.11:00:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-18.11:00:36::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.11:00:36::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-18.11:00:36::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-18.11:00:36::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-18.11:00:36::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-18.11:00:36::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-18.11:00:36::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.11:00:36::SCWSystem::Not a boot domain 
LOG::2021-03-18.11:00:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.11:00:36::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.11:00:36::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.11:00:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-18.11:00:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-18.11:00:36::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.11:00:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:00:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:00:36::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.11:00:36::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:00:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:00:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:36::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.11:00:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.11:00:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.11:00:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-18.11:00:36::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.11:00:36::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.11:00:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.11:00:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.11:00:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.11:00:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.11:00:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.11:00:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.11:00:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.11:00:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.11:00:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.11:00:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.11:00:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.11:00:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:37::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.11:00:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.11:00:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.11:00:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.11:00:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.11:00:38::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.11:00:38::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.11:00:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:38::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.11:00:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:38::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.11:00:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.11:00:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:39::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.11:00:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.11:00:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.11:00:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.11:00:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:39::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.11:00:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.11:00:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:40::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.11:00:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.11:00:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:41::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.11:00:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.11:00:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:42::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.11:00:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.11:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.11:00:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.11:00:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:42::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.11:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.11:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:43::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.11:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.11:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.11:00:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.11:00:43::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.11:00:43::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.11:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.11:00:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.11:00:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:44::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.11:00:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.11:00:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:47::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.11:00:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.11:00:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.11:00:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.11:00:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.11:00:47::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.11:00:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.11:00:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:48::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.11:00:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.11:00:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.11:00:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.11:00:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.11:00:49::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-18.11:00:50::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.11:00:50::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.11:00:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.11:00:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.11:00:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.11:00:50::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-18.11:00:50::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-18.11:00:50::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.11:00:50::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-18.11:00:50::SCWSystem::dir created 
TRACE::2021-03-18.11:00:50::SCWSystem::Writing the bif 
TRACE::2021-03-18.11:00:50::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.11:00:50::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.11:00:50::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.11:00:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:00:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:00:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:00:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:00:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:00:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:00:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:00:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:00:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:00:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:00:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:00:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.11:00:50::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:00:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:00:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:00:50::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.11:00:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:00:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:00:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:00:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:53::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.11:19:53::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.11:19:53::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.11:19:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:53::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.11:19:53::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.11:19:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:53::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-18.11:19:56::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-18.11:19:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.11:19:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.11:19:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.11:19:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.11:19:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.11:19:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.11:19:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:19:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:19:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:19:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.11:19:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWReader::No isolation master present  
TRACE::2021-03-18.11:19:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.11:19:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.11:19:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.11:19:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.11:19:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.11:19:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:19:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:19:57::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:19:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.11:19:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.11:19:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:19:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:19:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:19:57::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:19:57::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:19:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:19:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:19:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:19:57::SCWReader::No isolation master present  
LOG::2021-03-18.11:32:00::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-18.11:32:00::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.11:32:00::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-18.11:32:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.11:32:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.11:32:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.11:32:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.11:32:00::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.11:32:00::SCWSystem::Not a boot domain 
LOG::2021-03-18.11:32:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.11:32:00::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.11:32:00::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.11:32:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-18.11:32:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-18.11:32:00::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:32:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:32:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:32:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.11:32:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.11:32:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.11:32:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.11:32:00::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.11:32:00::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.11:32:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.11:32:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.11:32:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.11:32:00::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-18.11:32:00::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-18.11:32:00::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.11:32:00::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-18.11:32:00::SCWSystem::dir created 
TRACE::2021-03-18.11:32:00::SCWSystem::Writing the bif 
TRACE::2021-03-18.11:32:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.11:32:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.11:32:00::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.11:32:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:32:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:32:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:32:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.11:32:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.11:32:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:32:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:32:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:32:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:32:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:32:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:32:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:00::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.11:32:00::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw
TRACE::2021-03-18.11:32:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.11:32:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.11:32:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-18.11:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.11:32:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.11:32:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.11:32:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
