
lab6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00000b16  00000baa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b16  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000023  00800134  00800134  00000bde  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000bde  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c3c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000140  00000000  00000000  00000c80  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000167f  00000000  00000000  00000dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f10  00000000  00000000  0000243f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b72  00000000  00000000  0000334f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000270  00000000  00000000  00003ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000747  00000000  00000000  00004134  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000861  00000000  00000000  0000487b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  000050dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_29>
  78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e6 e1       	ldi	r30, 0x16	; 22
  c0:	fb e0       	ldi	r31, 0x0B	; 11
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a4 33       	cpi	r26, 0x34	; 52
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
  ce:	21 e0       	ldi	r18, 0x01	; 1
  d0:	a4 e3       	ldi	r26, 0x34	; 52
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	a7 35       	cpi	r26, 0x57	; 87
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	0e 94 3e 01 	call	0x27c	; 0x27c <main>
  e2:	0c 94 89 05 	jmp	0xb12	; 0xb12 <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <delay_1_micros>:
 ;==============================================================================
; Delay of 1 µs (including RCALL)
;==============================================================================

delay_1_micros:
	NOP	
  ea:	00 00       	nop
	NOP
  ec:	00 00       	nop
	RET
  ee:	08 95       	ret

000000f0 <delay_micros>:
	...
	NOP
	NOP
	NOP
	NOP
	NOP
	DEC R24
 108:	8a 95       	dec	r24
	CPI R24, 0		
 10a:	80 30       	cpi	r24, 0x00	; 0
	BRNE delay_micros
 10c:	89 f7       	brne	.-30     	; 0xf0 <delay_micros>
	RET
 10e:	08 95       	ret

00000110 <delay_ms>:
;==============================================================================
; Delay of X ms
;	LDI + RCALL = 4 cycles
;==============================================================================
delay_ms:
	MOV R18,R24
 110:	28 2f       	mov	r18, r24

00000112 <loop_dms>:
loop_dms:
	LDI R24, 250
 112:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 114:	ed df       	rcall	.-38     	; 0xf0 <delay_micros>
	LDI R24, 250
 116:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 118:	eb df       	rcall	.-42     	; 0xf0 <delay_micros>
	LDI R24, 250
 11a:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 11c:	e9 df       	rcall	.-46     	; 0xf0 <delay_micros>
	LDI R24, 250
 11e:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 120:	e7 df       	rcall	.-50     	; 0xf0 <delay_micros>
	DEC R18
 122:	2a 95       	dec	r18
	CPI R18, 0
 124:	20 30       	cpi	r18, 0x00	; 0
	BRNE loop_dms		
 126:	a9 f7       	brne	.-22     	; 0x112 <loop_dms>
	RET
 128:	08 95       	ret

0000012a <delay_s>:
;==============================================================================
; Delay of X s
;	LDI + RCALL = 4 cycles
;==============================================================================
delay_s:
	MOV R19, R24
 12a:	38 2f       	mov	r19, r24

0000012c <loop_s>:
loop_s:				;delay_1_s
	LDI R24, 250
 12c:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_ms
 12e:	f0 df       	rcall	.-32     	; 0x110 <delay_ms>
	LDI R24, 250
 130:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_ms
 132:	ee df       	rcall	.-36     	; 0x110 <delay_ms>
	LDI R24, 250
 134:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_ms
 136:	ec df       	rcall	.-40     	; 0x110 <delay_ms>
	LDI R24, 250
 138:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_ms
 13a:	ea df       	rcall	.-44     	; 0x110 <delay_ms>
	DEC R19
 13c:	3a 95       	dec	r19
	CPI R19, 0
 13e:	30 30       	cpi	r19, 0x00	; 0
	BRNE loop_s
 140:	a9 f7       	brne	.-22     	; 0x12c <loop_s>
 142:	08 95       	ret

00000144 <hmi_init>:
		// convert number!
		str_to_uint16(numbers, length, p_int_nr);
	}
	// return the number of digits
	return length;
}
 144:	0e 94 0e 02 	call	0x41c	; 0x41c <numkey_init>
 148:	0e 94 f5 00 	call	0x1ea	; 0x1ea <lcd_init>
 14c:	08 95       	ret

0000014e <output_msg>:
 *	p_str1: pointer to first character of the string.
 *	p_str2: pointer to first character of the string.
 *  delay_after_msg: number of seconds to wait after message is shown.
 */
void output_msg(char *p_str1, char *p_str2, uint8_t delay_after_msg)
{
 14e:	ef 92       	push	r14
 150:	ff 92       	push	r15
 152:	0f 93       	push	r16
 154:	1f 93       	push	r17
 156:	cf 93       	push	r28
 158:	7c 01       	movw	r14, r24
 15a:	8b 01       	movw	r16, r22
 15c:	c4 2f       	mov	r28, r20
	lcd_set_cursor_mode(CURSOR_OFF);
 15e:	80 e0       	ldi	r24, 0x00	; 0
 160:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_set_cursor_mode>
	lcd_clear();
 164:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcd_clear>
	lcd_write_str(p_str1);
 168:	c7 01       	movw	r24, r14
 16a:	0e 94 2d 01 	call	0x25a	; 0x25a <lcd_write_str>
	lcd_set_cursor_pos(1, 0);
 16e:	60 e0       	ldi	r22, 0x00	; 0
 170:	81 e0       	ldi	r24, 0x01	; 1
 172:	0e 94 23 01 	call	0x246	; 0x246 <lcd_set_cursor_pos>
	lcd_write_str(p_str2);
 176:	c8 01       	movw	r24, r16
 178:	0e 94 2d 01 	call	0x25a	; 0x25a <lcd_write_str>
	if (delay_after_msg>0)
 17c:	cc 23       	and	r28, r28
 17e:	19 f0       	breq	.+6      	; 0x186 <output_msg+0x38>
	{
		delay_s(delay_after_msg>0);
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	0e 94 95 00 	call	0x12a	; 0x12a <delay_s>
	}
	
 186:	cf 91       	pop	r28
 188:	1f 91       	pop	r17
 18a:	0f 91       	pop	r16
 18c:	ff 90       	pop	r15
 18e:	ef 90       	pop	r14
 190:	08 95       	ret

00000192 <write_4bit_msb>:
 *	data: 4 bits of data
 */
static void write_4bit_msb(uint8_t data)
{
	//write data
	SET_BIT_LEVELS(PORTF, 0x0F, data);	
 192:	91 b3       	in	r25, 0x11	; 17
 194:	9f 70       	andi	r25, 0x0F	; 15
 196:	80 7f       	andi	r24, 0xF0	; 240
 198:	89 2b       	or	r24, r25
 19a:	81 bb       	out	0x11, r24	; 17
	// generate pulse on the Enable pin
	SET_BIT(PORTD, 7);
 19c:	5f 9a       	sbi	0x0b, 7	; 11
	delay_1_micros();
 19e:	0e 94 75 00 	call	0xea	; 0xea <delay_1_micros>
	CLR_BIT(PORTD, 7);
 1a2:	5f 98       	cbi	0x0b, 7	; 11
 1a4:	08 95       	ret

000001a6 <lcd_write>:
 * parameter:
 *	lcd_reg: register to communicate with (Instruction or Data register)
 *	data: 8-bit instruction or data (character)
 */
void lcd_write(enum lcd_register lcd_reg, uint8_t data)
{
 1a6:	cf 93       	push	r28
 1a8:	c6 2f       	mov	r28, r22
	// select register
	if (lcd_reg == INSTRUCTION) {
 1aa:	81 11       	cpse	r24, r1
 1ac:	02 c0       	rjmp	.+4      	; 0x1b2 <lcd_write+0xc>
		CLR_BIT(PORTD, 6);	// Instruction Register
 1ae:	5e 98       	cbi	0x0b, 6	; 11
 1b0:	01 c0       	rjmp	.+2      	; 0x1b4 <lcd_write+0xe>
	} else {
		SET_BIT(PORTD, 6);	// Data Register
 1b2:	5e 9a       	sbi	0x0b, 6	; 11
	}
	// write data
	write_4bit_msb(data);
 1b4:	8c 2f       	mov	r24, r28
 1b6:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	write_4bit_msb(data << 4);
 1ba:	8c 2f       	mov	r24, r28
 1bc:	82 95       	swap	r24
 1be:	80 7f       	andi	r24, 0xF0	; 240
 1c0:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	delay_micros(45);
 1c4:	8d e2       	ldi	r24, 0x2D	; 45
 1c6:	0e 94 78 00 	call	0xf0	; 0xf0 <delay_micros>
}
 1ca:	cf 91       	pop	r28
 1cc:	08 95       	ret

000001ce <lcd_clear>:
/*
 * Clears the LCD and moves the cursor to position row 0, column 0.
 */
void lcd_clear(void)
{
	lcd_write(INSTRUCTION, 0x01);
 1ce:	61 e0       	ldi	r22, 0x01	; 1
 1d0:	80 e0       	ldi	r24, 0x00	; 0
 1d2:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>
	delay_ms(2);
 1d6:	82 e0       	ldi	r24, 0x02	; 2
 1d8:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>
 1dc:	08 95       	ret

000001de <lcd_set_cursor_mode>:
 */
void lcd_set_cursor_mode(enum lcd_cursor mode)
{
	uint8_t cursor_mode;
	cursor_mode = 0x0F | mode;
	lcd_write(INSTRUCTION, cursor_mode);
 1de:	68 2f       	mov	r22, r24
 1e0:	6f 60       	ori	r22, 0x0F	; 15
 1e2:	80 e0       	ldi	r24, 0x00	; 0
 1e4:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>
 1e8:	08 95       	ret

000001ea <lcd_init>:
 *	- configuration of LCD communication
 */
void lcd_init(void)
{
	// PF4-PF7 (A3-A0) as outputs (LCD D4-D7)
	DDRF = 0xF0;
 1ea:	80 ef       	ldi	r24, 0xF0	; 240
 1ec:	80 bb       	out	0x10, r24	; 16
	// PD6 & PD7 (D12 & D6) as outputs (LCD RS & LCD E)
	DDRD = 0xC0;
 1ee:	80 ec       	ldi	r24, 0xC0	; 192
 1f0:	8a b9       	out	0x0a, r24	; 10
	
	// wait more than 15 ms after power-up!
	delay_ms(20);
 1f2:	84 e1       	ldi	r24, 0x14	; 20
 1f4:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>
	// select Instruction Register
	CLR_BIT(PORTD, 6);
 1f8:	5e 98       	cbi	0x0b, 6	; 11

	// Function Set: 8 bit data interface
	write_4bit_msb(0x30);
 1fa:	80 e3       	ldi	r24, 0x30	; 48
 1fc:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	delay_ms(10);
 200:	8a e0       	ldi	r24, 0x0A	; 10
 202:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>
	write_4bit_msb(0x30);
 206:	80 e3       	ldi	r24, 0x30	; 48
 208:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	delay_ms(10);
 20c:	8a e0       	ldi	r24, 0x0A	; 10
 20e:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>
	write_4bit_msb(0x30);
 212:	80 e3       	ldi	r24, 0x30	; 48
 214:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	delay_ms(10);
 218:	8a e0       	ldi	r24, 0x0A	; 10
 21a:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>

	// Function Set: switch to 4 bit data interface
	write_4bit_msb(0x20);
 21e:	80 e2       	ldi	r24, 0x20	; 32
 220:	0e 94 c9 00 	call	0x192	; 0x192 <write_4bit_msb>
	delay_micros(45);
 224:	8d e2       	ldi	r24, 0x2D	; 45
 226:	0e 94 78 00 	call	0xf0	; 0xf0 <delay_micros>

	// Function Set: 4 bit data interface, 2 lines, font 5x10
	lcd_write(INSTRUCTION, 0x28);		
 22a:	68 e2       	ldi	r22, 0x28	; 40
 22c:	80 e0       	ldi	r24, 0x00	; 0
 22e:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>

	// Display on, no cursor
	lcd_set_cursor_mode(CURSOR_OFF);
 232:	80 e0       	ldi	r24, 0x00	; 0
 234:	0e 94 ef 00 	call	0x1de	; 0x1de <lcd_set_cursor_mode>

	// clear display
	lcd_clear();
 238:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcd_clear>

	// Entry Mode Set: incremental cursor movement, no display shift
	lcd_write(INSTRUCTION, 0x06);
 23c:	66 e0       	ldi	r22, 0x06	; 6
 23e:	80 e0       	ldi	r24, 0x00	; 0
 240:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>
 244:	08 95       	ret

00000246 <lcd_set_cursor_pos>:
 */
void lcd_set_cursor_pos(uint8_t row, uint8_t col)
{
	uint8_t cursor_pos;
	cursor_pos = 0x80 | (row << 6) | col;
	lcd_write(INSTRUCTION, cursor_pos);
 246:	20 e4       	ldi	r18, 0x40	; 64
 248:	82 9f       	mul	r24, r18
 24a:	c0 01       	movw	r24, r0
 24c:	11 24       	eor	r1, r1
 24e:	60 68       	ori	r22, 0x80	; 128
 250:	68 2b       	or	r22, r24
 252:	80 e0       	ldi	r24, 0x00	; 0
 254:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>
 258:	08 95       	ret

0000025a <lcd_write_str>:
 *
 * parameter:
 *	p_str: pointer to the string's first character
 */
void lcd_write_str(char *p_str)
{
 25a:	cf 93       	push	r28
 25c:	df 93       	push	r29
	// UPPGIFT: färdigställ funktionen!
	
	//uint8_t counter = 0;
	
	while (*p_str != '\0' ){
 25e:	fc 01       	movw	r30, r24
 260:	60 81       	ld	r22, Z
 262:	66 23       	and	r22, r22
 264:	41 f0       	breq	.+16     	; 0x276 <lcd_write_str+0x1c>
 266:	ec 01       	movw	r28, r24
 268:	21 96       	adiw	r28, 0x01	; 1
		
		lcd_write(DATA, *p_str);
 26a:	81 e0       	ldi	r24, 0x01	; 1
 26c:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <lcd_write>
{
	// UPPGIFT: färdigställ funktionen!
	
	//uint8_t counter = 0;
	
	while (*p_str != '\0' ){
 270:	69 91       	ld	r22, Y+
 272:	61 11       	cpse	r22, r1
 274:	fa cf       	rjmp	.-12     	; 0x26a <lcd_write_str+0x10>
		
		//counter++;
		//if (counter == 16){
		//	lcd_set_cursor_pos(2,0);
		}
	}
 276:	df 91       	pop	r29
 278:	cf 91       	pop	r28
 27a:	08 95       	ret

0000027c <main>:


int main(void)
{
	// initialize HMI (LCD and numeric keyboard)
	hmi_init();
 27c:	0e 94 a2 00 	call	0x144	; 0x144 <hmi_init>
	
	//Initialize the ADC and ISR.
	regulator_init();
 280:	0e 94 48 02 	call	0x490	; 0x490 <regulator_init>
	
	motor_init();
 284:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <motor_init>
	
	

	
	
	state_t CURRENT_STATE = MOTOR_OFF;
 288:	c0 e0       	ldi	r28, 0x00	; 0
			break;
			
				case MOTOR_ON:
				//2nd state
				motor_set_speed(0);
				sprintf(temp_str, "%u%c", reg_val, 0x25);
 28a:	0f 2e       	mov	r0, r31
 28c:	f5 e2       	ldi	r31, 0x25	; 37
 28e:	cf 2e       	mov	r12, r31
 290:	f0 2d       	mov	r31, r0
 292:	0f 2e       	mov	r0, r31
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	ef 2e       	mov	r14, r31
 298:	f1 e0       	ldi	r31, 0x01	; 1
 29a:	ff 2e       	mov	r15, r31
 29c:	f0 2d       	mov	r31, r0
 29e:	05 e3       	ldi	r16, 0x35	; 53
 2a0:	11 e0       	ldi	r17, 0x01	; 1
				output_msg(p_str1, temp_str ,0);
				
				if (reg_val > 0){
					NEXT_STATE = MOTOR_RUNNING;
				}else if (key == '2' && reg_val == 0){
					NEXT_STATE = MOTOR_ON;
 2a2:	bb 24       	eor	r11, r11
 2a4:	b3 94       	inc	r11
				sprintf(temp_str, "%u%c", reg_val, 0x25);
				sprintf(p_str1 ,"Motor ON");
				output_msg(p_str1, temp_str ,0);
				
				if (reg_val > 0){
					NEXT_STATE = MOTOR_RUNNING;
 2a6:	68 94       	set
 2a8:	aa 24       	eor	r10, r10
 2aa:	a1 f8       	bld	r10, 1
 2ac:	01 c0       	rjmp	.+2      	; 0x2b0 <main+0x34>
 2ae:	ca 2d       	mov	r28, r10
	
	/* Replace with your application code */
	while (1)
	{
		
		key =  numkey_read();
 2b0:	0e 94 12 02 	call	0x424	; 0x424 <numkey_read>
 2b4:	d8 2e       	mov	r13, r24
		reg_val = regulator_read();
 2b6:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <regulator_read>
 2ba:	d8 2f       	mov	r29, r24
		
		switch(CURRENT_STATE) {
 2bc:	c1 30       	cpi	r28, 0x01	; 1
 2be:	89 f1       	breq	.+98     	; 0x322 <main+0xa6>
 2c0:	20 f0       	brcs	.+8      	; 0x2ca <main+0x4e>
 2c2:	c2 30       	cpi	r28, 0x02	; 2
 2c4:	09 f4       	brne	.+2      	; 0x2c8 <main+0x4c>
 2c6:	62 c0       	rjmp	.+196    	; 0x38c <main+0x110>
 2c8:	f3 cf       	rjmp	.-26     	; 0x2b0 <main+0x34>
		 case MOTOR_OFF:
			sprintf(temp_str, "%u%c", reg_val, 0x25);
 2ca:	1f 92       	push	r1
 2cc:	cf 92       	push	r12
 2ce:	1f 92       	push	r1
 2d0:	8f 93       	push	r24
 2d2:	ff 92       	push	r15
 2d4:	ef 92       	push	r14
 2d6:	1f 93       	push	r17
 2d8:	0f 93       	push	r16
 2da:	0e 94 9f 02 	call	0x53e	; 0x53e <sprintf>
			sprintf(p_str1 ,"Motor OFF");
 2de:	8a e0       	ldi	r24, 0x0A	; 10
 2e0:	e5 e0       	ldi	r30, 0x05	; 5
 2e2:	f1 e0       	ldi	r31, 0x01	; 1
 2e4:	a6 e4       	ldi	r26, 0x46	; 70
 2e6:	b1 e0       	ldi	r27, 0x01	; 1
 2e8:	01 90       	ld	r0, Z+
 2ea:	0d 92       	st	X+, r0
 2ec:	8a 95       	dec	r24
 2ee:	e1 f7       	brne	.-8      	; 0x2e8 <main+0x6c>
			output_msg(p_str1, temp_str, 0);
 2f0:	40 e0       	ldi	r20, 0x00	; 0
 2f2:	b8 01       	movw	r22, r16
 2f4:	86 e4       	ldi	r24, 0x46	; 70
 2f6:	91 e0       	ldi	r25, 0x01	; 1
 2f8:	0e 94 a7 00 	call	0x14e	; 0x14e <output_msg>
			motor_set_speed(0);
 2fc:	80 e0       	ldi	r24, 0x00	; 0
 2fe:	0e 94 04 02 	call	0x408	; 0x408 <motor_set_speed>
			
			if (key== NO_KEY && reg_val == 0 ){
 302:	2d b7       	in	r18, 0x3d	; 61
 304:	3e b7       	in	r19, 0x3e	; 62
 306:	28 5f       	subi	r18, 0xF8	; 248
 308:	3f 4f       	sbci	r19, 0xFF	; 255
 30a:	0f b6       	in	r0, 0x3f	; 63
 30c:	f8 94       	cli
 30e:	3e bf       	out	0x3e, r19	; 62
 310:	0f be       	out	0x3f, r0	; 63
 312:	2d bf       	out	0x3d, r18	; 61
 314:	d1 10       	cpse	r13, r1
 316:	cc cf       	rjmp	.-104    	; 0x2b0 <main+0x34>
				output_msg(p_str1, temp_str ,0);
				
				if (reg_val > 0){
					NEXT_STATE = MOTOR_RUNNING;
				}else if (key == '2' && reg_val == 0){
					NEXT_STATE = MOTOR_ON;
 318:	cb 2d       	mov	r28, r11
 31a:	dd 23       	and	r29, r29
 31c:	49 f2       	breq	.-110    	; 0x2b0 <main+0x34>
 31e:	c0 e0       	ldi	r28, 0x00	; 0
 320:	c7 cf       	rjmp	.-114    	; 0x2b0 <main+0x34>
				} 
			break;
			
				case MOTOR_ON:
				//2nd state
				motor_set_speed(0);
 322:	80 e0       	ldi	r24, 0x00	; 0
 324:	0e 94 04 02 	call	0x408	; 0x408 <motor_set_speed>
				sprintf(temp_str, "%u%c", reg_val, 0x25);
 328:	1f 92       	push	r1
 32a:	cf 92       	push	r12
 32c:	1f 92       	push	r1
 32e:	df 93       	push	r29
 330:	ff 92       	push	r15
 332:	ef 92       	push	r14
 334:	1f 93       	push	r17
 336:	0f 93       	push	r16
 338:	0e 94 9f 02 	call	0x53e	; 0x53e <sprintf>
				sprintf(p_str1 ,"Motor ON");
 33c:	89 e0       	ldi	r24, 0x09	; 9
 33e:	ef e0       	ldi	r30, 0x0F	; 15
 340:	f1 e0       	ldi	r31, 0x01	; 1
 342:	a6 e4       	ldi	r26, 0x46	; 70
 344:	b1 e0       	ldi	r27, 0x01	; 1
 346:	01 90       	ld	r0, Z+
 348:	0d 92       	st	X+, r0
 34a:	8a 95       	dec	r24
 34c:	e1 f7       	brne	.-8      	; 0x346 <main+0xca>
				output_msg(p_str1, temp_str ,0);
 34e:	40 e0       	ldi	r20, 0x00	; 0
 350:	b8 01       	movw	r22, r16
 352:	86 e4       	ldi	r24, 0x46	; 70
 354:	91 e0       	ldi	r25, 0x01	; 1
 356:	0e 94 a7 00 	call	0x14e	; 0x14e <output_msg>
				
				if (reg_val > 0){
 35a:	8d b7       	in	r24, 0x3d	; 61
 35c:	9e b7       	in	r25, 0x3e	; 62
 35e:	08 96       	adiw	r24, 0x08	; 8
 360:	0f b6       	in	r0, 0x3f	; 63
 362:	f8 94       	cli
 364:	9e bf       	out	0x3e, r25	; 62
 366:	0f be       	out	0x3f, r0	; 63
 368:	8d bf       	out	0x3d, r24	; 61
 36a:	d1 11       	cpse	r29, r1
 36c:	a0 cf       	rjmp	.-192    	; 0x2ae <main+0x32>
					NEXT_STATE = MOTOR_RUNNING;
				}else if (key == '2' && reg_val == 0){
 36e:	92 e3       	ldi	r25, 0x32	; 50
 370:	d9 12       	cpse	r13, r25
 372:	04 c0       	rjmp	.+8      	; 0x37c <main+0x100>
					NEXT_STATE = MOTOR_ON;
					motor_set_speed(0);
 374:	80 e0       	ldi	r24, 0x00	; 0
 376:	0e 94 04 02 	call	0x408	; 0x408 <motor_set_speed>
 37a:	9a cf       	rjmp	.-204    	; 0x2b0 <main+0x34>
					
					} else if (numkey_read()== '1'){
 37c:	0e 94 12 02 	call	0x424	; 0x424 <numkey_read>
				output_msg(p_str1, temp_str ,0);
				
				if (reg_val > 0){
					NEXT_STATE = MOTOR_RUNNING;
				}else if (key == '2' && reg_val == 0){
					NEXT_STATE = MOTOR_ON;
 380:	cb 2d       	mov	r28, r11
 382:	81 33       	cpi	r24, 0x31	; 49
 384:	09 f0       	breq	.+2      	; 0x388 <main+0x10c>
 386:	94 cf       	rjmp	.-216    	; 0x2b0 <main+0x34>
 388:	c0 e0       	ldi	r28, 0x00	; 0
 38a:	92 cf       	rjmp	.-220    	; 0x2b0 <main+0x34>
				break;
				
				
				case MOTOR_RUNNING:
					//2nd state
					motor_set_speed(reg_val);
 38c:	0e 94 04 02 	call	0x408	; 0x408 <motor_set_speed>
					sprintf(temp_str, "%u%c", reg_val, 0x25);
 390:	1f 92       	push	r1
 392:	cf 92       	push	r12
 394:	1f 92       	push	r1
 396:	df 93       	push	r29
 398:	ff 92       	push	r15
 39a:	ef 92       	push	r14
 39c:	1f 93       	push	r17
 39e:	0f 93       	push	r16
 3a0:	0e 94 9f 02 	call	0x53e	; 0x53e <sprintf>
					sprintf(p_str1, "motor Runnning");
 3a4:	8f e0       	ldi	r24, 0x0F	; 15
 3a6:	e8 e1       	ldi	r30, 0x18	; 24
 3a8:	f1 e0       	ldi	r31, 0x01	; 1
 3aa:	a6 e4       	ldi	r26, 0x46	; 70
 3ac:	b1 e0       	ldi	r27, 0x01	; 1
 3ae:	01 90       	ld	r0, Z+
 3b0:	0d 92       	st	X+, r0
 3b2:	8a 95       	dec	r24
 3b4:	e1 f7       	brne	.-8      	; 0x3ae <main+0x132>
					output_msg("Motor OFF",p_str1 ,0);
 3b6:	40 e0       	ldi	r20, 0x00	; 0
 3b8:	66 e4       	ldi	r22, 0x46	; 70
 3ba:	71 e0       	ldi	r23, 0x01	; 1
 3bc:	85 e0       	ldi	r24, 0x05	; 5
 3be:	91 e0       	ldi	r25, 0x01	; 1
 3c0:	0e 94 a7 00 	call	0x14e	; 0x14e <output_msg>
					
	
						
						 if (numkey_read()== '1'){
 3c4:	0e 94 12 02 	call	0x424	; 0x424 <numkey_read>
 3c8:	2d b7       	in	r18, 0x3d	; 61
 3ca:	3e b7       	in	r19, 0x3e	; 62
 3cc:	28 5f       	subi	r18, 0xF8	; 248
 3ce:	3f 4f       	sbci	r19, 0xFF	; 255
 3d0:	0f b6       	in	r0, 0x3f	; 63
 3d2:	f8 94       	cli
 3d4:	3e bf       	out	0x3e, r19	; 62
 3d6:	0f be       	out	0x3f, r0	; 63
 3d8:	2d bf       	out	0x3d, r18	; 61
 3da:	81 33       	cpi	r24, 0x31	; 49
 3dc:	09 f0       	breq	.+2      	; 0x3e0 <main+0x164>
 3de:	68 cf       	rjmp	.-304    	; 0x2b0 <main+0x34>
						NEXT_STATE = MOTOR_OFF;
 3e0:	c0 e0       	ldi	r28, 0x00	; 0
 3e2:	66 cf       	rjmp	.-308    	; 0x2b0 <main+0x34>

000003e4 <motor_init>:
#include "motor.h"

void  motor_init(void){
	
	// set PC6 (digital pin 5) as output
	DDRC |= (1<<6);  //0b01000000;
 3e4:	3e 9a       	sbi	0x07, 6	; 7
	TCCR3A |= (1<<7);
 3e6:	e0 e9       	ldi	r30, 0x90	; 144
 3e8:	f0 e0       	ldi	r31, 0x00	; 0
 3ea:	80 81       	ld	r24, Z
 3ec:	80 68       	ori	r24, 0x80	; 128
 3ee:	80 83       	st	Z, r24
	// Set OC3A (PC6) to be cleared on Compare Match (Channel A) TCCR3A |= .... // Waveform Generation Mode 5, Fast PWM (8-bit)
	
	//COM3A1 = 0b00000001;
	//COM3A0 = 0b00000000;
	TCCR3A |= (1<<WGM30);
 3f0:	80 81       	ld	r24, Z
 3f2:	81 60       	ori	r24, 0x01	; 1
 3f4:	80 83       	st	Z, r24
	TCCR3B |= (1<<WGM32);
 3f6:	e1 e9       	ldi	r30, 0x91	; 145
 3f8:	f0 e0       	ldi	r31, 0x00	; 0
 3fa:	80 81       	ld	r24, Z
 3fc:	88 60       	ori	r24, 0x08	; 8
 3fe:	80 83       	st	Z, r24
	// Timer Clock, 16/64 MHz = 1/4 MHz
	TCCR3B |= (1<<CS30) | (1<<CS31);
 400:	80 81       	ld	r24, Z
 402:	83 60       	ori	r24, 0x03	; 3
 404:	80 83       	st	Z, r24
 406:	08 95       	ret

00000408 <motor_set_speed>:
	
	
}

void motor_set_speed(uint8_t fart){
	uint8_t motorspeed = fart * 255;
 408:	81 95       	neg	r24
	motorspeed = motorspeed/100;
 40a:	99 e2       	ldi	r25, 0x29	; 41
 40c:	89 9f       	mul	r24, r25
 40e:	81 2d       	mov	r24, r1
 410:	11 24       	eor	r1, r1
 412:	82 95       	swap	r24
 414:	8f 70       	andi	r24, 0x0F	; 15
	OCR3AL = (uint8_t)motorspeed;
 416:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__DATA_REGION_ORIGIN__+0x38>
 41a:	08 95       	ret

0000041c <numkey_init>:
 * This function configures the ports and pins to be used by the keyboard.
 */
void numkey_init(void)
{
	// PE6 (D7) as input (key pressed?)
	DDRE = 0x00;
 41c:	1d b8       	out	0x0d, r1	; 13
	// PB4-PB7 (D8-D11) as outputs (MUX and decoder)
	DDRB = 0xF0;
 41e:	80 ef       	ldi	r24, 0xF0	; 240
 420:	84 b9       	out	0x04, r24	; 4
 422:	08 95       	ret

00000424 <numkey_read>:
 * return:
 *	If a key is pressed, then a character that represents the key is returned.
 *	Otherwise, a NO_KEY character is returned!
 */
char numkey_read(void)
{
 424:	0f 93       	push	r16
 426:	1f 93       	push	r17
 428:	cf 93       	push	r28
 42a:	df 93       	push	r29
 42c:	c0 e0       	ldi	r28, 0x00	; 0
 42e:	d0 e0       	ldi	r29, 0x00	; 0
	  
	uint8_t	i;
	/* UPPGIFT: skriv en for-sats som stegar igenom alla tangenter(12ggr), använd variabeln i. */ 
	for(i = 0; i <=11; i++) {
		
		SET_BIT_LEVELS(PORTB, 0x0F, i<<4);
 430:	85 b1       	in	r24, 0x05	; 5
 432:	28 2f       	mov	r18, r24
 434:	2f 70       	andi	r18, 0x0F	; 15
 436:	ce 01       	movw	r24, r28
 438:	82 95       	swap	r24
 43a:	92 95       	swap	r25
 43c:	90 7f       	andi	r25, 0xF0	; 240
 43e:	98 27       	eor	r25, r24
 440:	80 7f       	andi	r24, 0xF0	; 240
 442:	98 27       	eor	r25, r24
 444:	82 2b       	or	r24, r18
 446:	85 b9       	out	0x05, r24	; 5

		// set column and row
		// UPPGIFT: använd SET_BIT_LEVELS() för att sätta bitar i registret PORTB!
		// wait before reading pin
		delay_ms(10);
 448:	8a e0       	ldi	r24, 0x0A	; 10
 44a:	0e 94 88 00 	call	0x110	; 0x110 <delay_ms>
		// if key was pressed...
			
		if (PINE & 0x40)		// UPPGIFT: skriv om det logiska uttrycket i if-satsen, så att uttrycket blir sant om bit 6 i PINE är 1.
 44e:	66 9b       	sbis	0x0c, 6	; 12
 450:	05 c0       	rjmp	.+10     	; 0x45c <numkey_read+0x38>
		{	
			return key_map[i];
 452:	fe 01       	movw	r30, r28
 454:	e9 5d       	subi	r30, 0xD9	; 217
 456:	fe 4f       	sbci	r31, 0xFE	; 254
 458:	80 81       	ld	r24, Z
 45a:	05 c0       	rjmp	.+10     	; 0x466 <numkey_read+0x42>
 45c:	21 96       	adiw	r28, 0x01	; 1
{
	 
	  
	uint8_t	i;
	/* UPPGIFT: skriv en for-sats som stegar igenom alla tangenter(12ggr), använd variabeln i. */ 
	for(i = 0; i <=11; i++) {
 45e:	cc 30       	cpi	r28, 0x0C	; 12
 460:	d1 05       	cpc	r29, r1
 462:	31 f7       	brne	.-52     	; 0x430 <numkey_read+0xc>
		{	
			return key_map[i];
		}
	}
	// no key was pressed!
	return NO_KEY;
 464:	80 e0       	ldi	r24, 0x00	; 0
 466:	df 91       	pop	r29
 468:	cf 91       	pop	r28
 46a:	1f 91       	pop	r17
 46c:	0f 91       	pop	r16
 46e:	08 95       	ret

00000470 <__vector_29>:
/*
 * Interrupt Service Routine for the ADC.
 * The ISR will execute when a A/D conversion is complete.
 */
ISR(ADC_vect)
{
 470:	1f 92       	push	r1
 472:	0f 92       	push	r0
 474:	0f b6       	in	r0, 0x3f	; 63
 476:	0f 92       	push	r0
 478:	11 24       	eor	r1, r1
 47a:	8f 93       	push	r24
	// read ADC value
	// UPPGIFT: Läs in ADC-värdet. Börja med att läsa av det "låga" registret, därefter det "höga" registret!
	adc = ADCH;
 47c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 480:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__data_end>

}
 484:	8f 91       	pop	r24
 486:	0f 90       	pop	r0
 488:	0f be       	out	0x3f, r0	; 63
 48a:	0f 90       	pop	r0
 48c:	1f 90       	pop	r1
 48e:	18 95       	reti

00000490 <regulator_init>:
 */
//void temp_init(void)
void regulator_init(void)
{
	// UPPGIFT: konfigurera ADC-enheten genom ställa in ADMUX och ADCSRA enligt kommentarerna nedanför!
	ADMUX |= (1<<REFS0);		// set reference voltage (internal 5V)
 490:	ec e7       	ldi	r30, 0x7C	; 124
 492:	f0 e0       	ldi	r31, 0x00	; 0
 494:	80 81       	ld	r24, Z
 496:	80 64       	ori	r24, 0x40	; 64
 498:	80 83       	st	Z, r24
	ADMUX |= (1<<MUX0) ;		// select diff.amp 10x on ADC0 & ADC1
 49a:	80 81       	ld	r24, Z
 49c:	81 60       	ori	r24, 0x01	; 1
 49e:	80 83       	st	Z, r24
	ADMUX |= (1<<ADLAR)	;		// right adjustment of ADC value   ; VAD ÄR DU fÖR NÅT?
 4a0:	80 81       	ld	r24, Z
 4a2:	80 62       	ori	r24, 0x20	; 32
 4a4:	80 83       	st	Z, r24
	
	ADCSRA |= (1<<ADPS0)|(1<<ADPS1 )| (1<<ADPS2);		// prescaler 128
 4a6:	ea e7       	ldi	r30, 0x7A	; 122
 4a8:	f0 e0       	ldi	r31, 0x00	; 0
 4aa:	80 81       	ld	r24, Z
 4ac:	87 60       	ori	r24, 0x07	; 7
 4ae:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADATE);		// enable Auto Trigger
 4b0:	80 81       	ld	r24, Z
 4b2:	80 62       	ori	r24, 0x20	; 32
 4b4:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADIE);		// enable Interrupt
 4b6:	80 81       	ld	r24, Z
 4b8:	88 60       	ori	r24, 0x08	; 8
 4ba:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADEN);		// enable ADC
 4bc:	80 81       	ld	r24, Z
 4be:	80 68       	ori	r24, 0x80	; 128
 4c0:	80 83       	st	Z, r24

	// disable digital input on ADC0 and ADC1
	DIDR0 = 2; //3;
 4c2:	82 e0       	ldi	r24, 0x02	; 2
 4c4:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__DATA_REGION_ORIGIN__+0x1e>
		
	// disable USB controller (to make interrupts possible)
	USBCON = 0;	
 4c8:	10 92 d8 00 	sts	0x00D8, r1	; 0x8000d8 <__DATA_REGION_ORIGIN__+0x78>
	// enable global interrupts
	sei();
 4cc:	78 94       	sei

	// start initial conversion
	ADCSRA |= (1<<ADSC);	// UPPGIFT: gör så att den initiala A/D-omvandlingen sker
 4ce:	80 81       	ld	r24, Z
 4d0:	80 64       	ori	r24, 0x40	; 64
 4d2:	80 83       	st	Z, r24
 4d4:	08 95       	ret

000004d6 <regulator_read>:
/*
 * Returns the temperature in Celsius.
 */
uint8_t regulator_read(void)
{
	uint8_t speed = (adc*100)/255;     //128 ist för att det är 8 bitar ?
 4d6:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <__data_end>
	return (uint8_t) speed;
 4da:	24 e6       	ldi	r18, 0x64	; 100
 4dc:	82 9f       	mul	r24, r18
 4de:	c0 01       	movw	r24, r0
 4e0:	11 24       	eor	r1, r1
 4e2:	6f ef       	ldi	r22, 0xFF	; 255
 4e4:	70 e0       	ldi	r23, 0x00	; 0
 4e6:	0e 94 77 02 	call	0x4ee	; 0x4ee <__divmodhi4>
 4ea:	86 2f       	mov	r24, r22
}
 4ec:	08 95       	ret

000004ee <__divmodhi4>:
 4ee:	97 fb       	bst	r25, 7
 4f0:	07 2e       	mov	r0, r23
 4f2:	16 f4       	brtc	.+4      	; 0x4f8 <__divmodhi4+0xa>
 4f4:	00 94       	com	r0
 4f6:	07 d0       	rcall	.+14     	; 0x506 <__divmodhi4_neg1>
 4f8:	77 fd       	sbrc	r23, 7
 4fa:	09 d0       	rcall	.+18     	; 0x50e <__divmodhi4_neg2>
 4fc:	0e 94 8b 02 	call	0x516	; 0x516 <__udivmodhi4>
 500:	07 fc       	sbrc	r0, 7
 502:	05 d0       	rcall	.+10     	; 0x50e <__divmodhi4_neg2>
 504:	3e f4       	brtc	.+14     	; 0x514 <__divmodhi4_exit>

00000506 <__divmodhi4_neg1>:
 506:	90 95       	com	r25
 508:	81 95       	neg	r24
 50a:	9f 4f       	sbci	r25, 0xFF	; 255
 50c:	08 95       	ret

0000050e <__divmodhi4_neg2>:
 50e:	70 95       	com	r23
 510:	61 95       	neg	r22
 512:	7f 4f       	sbci	r23, 0xFF	; 255

00000514 <__divmodhi4_exit>:
 514:	08 95       	ret

00000516 <__udivmodhi4>:
 516:	aa 1b       	sub	r26, r26
 518:	bb 1b       	sub	r27, r27
 51a:	51 e1       	ldi	r21, 0x11	; 17
 51c:	07 c0       	rjmp	.+14     	; 0x52c <__udivmodhi4_ep>

0000051e <__udivmodhi4_loop>:
 51e:	aa 1f       	adc	r26, r26
 520:	bb 1f       	adc	r27, r27
 522:	a6 17       	cp	r26, r22
 524:	b7 07       	cpc	r27, r23
 526:	10 f0       	brcs	.+4      	; 0x52c <__udivmodhi4_ep>
 528:	a6 1b       	sub	r26, r22
 52a:	b7 0b       	sbc	r27, r23

0000052c <__udivmodhi4_ep>:
 52c:	88 1f       	adc	r24, r24
 52e:	99 1f       	adc	r25, r25
 530:	5a 95       	dec	r21
 532:	a9 f7       	brne	.-22     	; 0x51e <__udivmodhi4_loop>
 534:	80 95       	com	r24
 536:	90 95       	com	r25
 538:	bc 01       	movw	r22, r24
 53a:	cd 01       	movw	r24, r26
 53c:	08 95       	ret

0000053e <sprintf>:
 53e:	ae e0       	ldi	r26, 0x0E	; 14
 540:	b0 e0       	ldi	r27, 0x00	; 0
 542:	e5 ea       	ldi	r30, 0xA5	; 165
 544:	f2 e0       	ldi	r31, 0x02	; 2
 546:	0c 94 60 05 	jmp	0xac0	; 0xac0 <__prologue_saves__+0x1c>
 54a:	0d 89       	ldd	r16, Y+21	; 0x15
 54c:	1e 89       	ldd	r17, Y+22	; 0x16
 54e:	86 e0       	ldi	r24, 0x06	; 6
 550:	8c 83       	std	Y+4, r24	; 0x04
 552:	1a 83       	std	Y+2, r17	; 0x02
 554:	09 83       	std	Y+1, r16	; 0x01
 556:	8f ef       	ldi	r24, 0xFF	; 255
 558:	9f e7       	ldi	r25, 0x7F	; 127
 55a:	9e 83       	std	Y+6, r25	; 0x06
 55c:	8d 83       	std	Y+5, r24	; 0x05
 55e:	ae 01       	movw	r20, r28
 560:	47 5e       	subi	r20, 0xE7	; 231
 562:	5f 4f       	sbci	r21, 0xFF	; 255
 564:	6f 89       	ldd	r22, Y+23	; 0x17
 566:	78 8d       	ldd	r23, Y+24	; 0x18
 568:	ce 01       	movw	r24, r28
 56a:	01 96       	adiw	r24, 0x01	; 1
 56c:	0e 94 c1 02 	call	0x582	; 0x582 <vfprintf>
 570:	ef 81       	ldd	r30, Y+7	; 0x07
 572:	f8 85       	ldd	r31, Y+8	; 0x08
 574:	e0 0f       	add	r30, r16
 576:	f1 1f       	adc	r31, r17
 578:	10 82       	st	Z, r1
 57a:	2e 96       	adiw	r28, 0x0e	; 14
 57c:	e4 e0       	ldi	r30, 0x04	; 4
 57e:	0c 94 7c 05 	jmp	0xaf8	; 0xaf8 <__epilogue_restores__+0x1c>

00000582 <vfprintf>:
 582:	ab e0       	ldi	r26, 0x0B	; 11
 584:	b0 e0       	ldi	r27, 0x00	; 0
 586:	e7 ec       	ldi	r30, 0xC7	; 199
 588:	f2 e0       	ldi	r31, 0x02	; 2
 58a:	0c 94 52 05 	jmp	0xaa4	; 0xaa4 <__prologue_saves__>
 58e:	6c 01       	movw	r12, r24
 590:	7b 01       	movw	r14, r22
 592:	8a 01       	movw	r16, r20
 594:	fc 01       	movw	r30, r24
 596:	17 82       	std	Z+7, r1	; 0x07
 598:	16 82       	std	Z+6, r1	; 0x06
 59a:	83 81       	ldd	r24, Z+3	; 0x03
 59c:	81 ff       	sbrs	r24, 1
 59e:	cc c1       	rjmp	.+920    	; 0x938 <vfprintf+0x3b6>
 5a0:	ce 01       	movw	r24, r28
 5a2:	01 96       	adiw	r24, 0x01	; 1
 5a4:	3c 01       	movw	r6, r24
 5a6:	f6 01       	movw	r30, r12
 5a8:	93 81       	ldd	r25, Z+3	; 0x03
 5aa:	f7 01       	movw	r30, r14
 5ac:	93 fd       	sbrc	r25, 3
 5ae:	85 91       	lpm	r24, Z+
 5b0:	93 ff       	sbrs	r25, 3
 5b2:	81 91       	ld	r24, Z+
 5b4:	7f 01       	movw	r14, r30
 5b6:	88 23       	and	r24, r24
 5b8:	09 f4       	brne	.+2      	; 0x5bc <vfprintf+0x3a>
 5ba:	ba c1       	rjmp	.+884    	; 0x930 <vfprintf+0x3ae>
 5bc:	85 32       	cpi	r24, 0x25	; 37
 5be:	39 f4       	brne	.+14     	; 0x5ce <vfprintf+0x4c>
 5c0:	93 fd       	sbrc	r25, 3
 5c2:	85 91       	lpm	r24, Z+
 5c4:	93 ff       	sbrs	r25, 3
 5c6:	81 91       	ld	r24, Z+
 5c8:	7f 01       	movw	r14, r30
 5ca:	85 32       	cpi	r24, 0x25	; 37
 5cc:	29 f4       	brne	.+10     	; 0x5d8 <vfprintf+0x56>
 5ce:	b6 01       	movw	r22, r12
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 5d6:	e7 cf       	rjmp	.-50     	; 0x5a6 <vfprintf+0x24>
 5d8:	91 2c       	mov	r9, r1
 5da:	21 2c       	mov	r2, r1
 5dc:	31 2c       	mov	r3, r1
 5de:	ff e1       	ldi	r31, 0x1F	; 31
 5e0:	f3 15       	cp	r31, r3
 5e2:	d8 f0       	brcs	.+54     	; 0x61a <vfprintf+0x98>
 5e4:	8b 32       	cpi	r24, 0x2B	; 43
 5e6:	79 f0       	breq	.+30     	; 0x606 <vfprintf+0x84>
 5e8:	38 f4       	brcc	.+14     	; 0x5f8 <vfprintf+0x76>
 5ea:	80 32       	cpi	r24, 0x20	; 32
 5ec:	79 f0       	breq	.+30     	; 0x60c <vfprintf+0x8a>
 5ee:	83 32       	cpi	r24, 0x23	; 35
 5f0:	a1 f4       	brne	.+40     	; 0x61a <vfprintf+0x98>
 5f2:	23 2d       	mov	r18, r3
 5f4:	20 61       	ori	r18, 0x10	; 16
 5f6:	1d c0       	rjmp	.+58     	; 0x632 <vfprintf+0xb0>
 5f8:	8d 32       	cpi	r24, 0x2D	; 45
 5fa:	61 f0       	breq	.+24     	; 0x614 <vfprintf+0x92>
 5fc:	80 33       	cpi	r24, 0x30	; 48
 5fe:	69 f4       	brne	.+26     	; 0x61a <vfprintf+0x98>
 600:	23 2d       	mov	r18, r3
 602:	21 60       	ori	r18, 0x01	; 1
 604:	16 c0       	rjmp	.+44     	; 0x632 <vfprintf+0xb0>
 606:	83 2d       	mov	r24, r3
 608:	82 60       	ori	r24, 0x02	; 2
 60a:	38 2e       	mov	r3, r24
 60c:	e3 2d       	mov	r30, r3
 60e:	e4 60       	ori	r30, 0x04	; 4
 610:	3e 2e       	mov	r3, r30
 612:	2a c0       	rjmp	.+84     	; 0x668 <vfprintf+0xe6>
 614:	f3 2d       	mov	r31, r3
 616:	f8 60       	ori	r31, 0x08	; 8
 618:	1d c0       	rjmp	.+58     	; 0x654 <vfprintf+0xd2>
 61a:	37 fc       	sbrc	r3, 7
 61c:	2d c0       	rjmp	.+90     	; 0x678 <vfprintf+0xf6>
 61e:	20 ed       	ldi	r18, 0xD0	; 208
 620:	28 0f       	add	r18, r24
 622:	2a 30       	cpi	r18, 0x0A	; 10
 624:	40 f0       	brcs	.+16     	; 0x636 <vfprintf+0xb4>
 626:	8e 32       	cpi	r24, 0x2E	; 46
 628:	b9 f4       	brne	.+46     	; 0x658 <vfprintf+0xd6>
 62a:	36 fc       	sbrc	r3, 6
 62c:	81 c1       	rjmp	.+770    	; 0x930 <vfprintf+0x3ae>
 62e:	23 2d       	mov	r18, r3
 630:	20 64       	ori	r18, 0x40	; 64
 632:	32 2e       	mov	r3, r18
 634:	19 c0       	rjmp	.+50     	; 0x668 <vfprintf+0xe6>
 636:	36 fe       	sbrs	r3, 6
 638:	06 c0       	rjmp	.+12     	; 0x646 <vfprintf+0xc4>
 63a:	8a e0       	ldi	r24, 0x0A	; 10
 63c:	98 9e       	mul	r9, r24
 63e:	20 0d       	add	r18, r0
 640:	11 24       	eor	r1, r1
 642:	92 2e       	mov	r9, r18
 644:	11 c0       	rjmp	.+34     	; 0x668 <vfprintf+0xe6>
 646:	ea e0       	ldi	r30, 0x0A	; 10
 648:	2e 9e       	mul	r2, r30
 64a:	20 0d       	add	r18, r0
 64c:	11 24       	eor	r1, r1
 64e:	22 2e       	mov	r2, r18
 650:	f3 2d       	mov	r31, r3
 652:	f0 62       	ori	r31, 0x20	; 32
 654:	3f 2e       	mov	r3, r31
 656:	08 c0       	rjmp	.+16     	; 0x668 <vfprintf+0xe6>
 658:	8c 36       	cpi	r24, 0x6C	; 108
 65a:	21 f4       	brne	.+8      	; 0x664 <vfprintf+0xe2>
 65c:	83 2d       	mov	r24, r3
 65e:	80 68       	ori	r24, 0x80	; 128
 660:	38 2e       	mov	r3, r24
 662:	02 c0       	rjmp	.+4      	; 0x668 <vfprintf+0xe6>
 664:	88 36       	cpi	r24, 0x68	; 104
 666:	41 f4       	brne	.+16     	; 0x678 <vfprintf+0xf6>
 668:	f7 01       	movw	r30, r14
 66a:	93 fd       	sbrc	r25, 3
 66c:	85 91       	lpm	r24, Z+
 66e:	93 ff       	sbrs	r25, 3
 670:	81 91       	ld	r24, Z+
 672:	7f 01       	movw	r14, r30
 674:	81 11       	cpse	r24, r1
 676:	b3 cf       	rjmp	.-154    	; 0x5de <vfprintf+0x5c>
 678:	98 2f       	mov	r25, r24
 67a:	9f 7d       	andi	r25, 0xDF	; 223
 67c:	95 54       	subi	r25, 0x45	; 69
 67e:	93 30       	cpi	r25, 0x03	; 3
 680:	28 f4       	brcc	.+10     	; 0x68c <vfprintf+0x10a>
 682:	0c 5f       	subi	r16, 0xFC	; 252
 684:	1f 4f       	sbci	r17, 0xFF	; 255
 686:	9f e3       	ldi	r25, 0x3F	; 63
 688:	99 83       	std	Y+1, r25	; 0x01
 68a:	0d c0       	rjmp	.+26     	; 0x6a6 <vfprintf+0x124>
 68c:	83 36       	cpi	r24, 0x63	; 99
 68e:	31 f0       	breq	.+12     	; 0x69c <vfprintf+0x11a>
 690:	83 37       	cpi	r24, 0x73	; 115
 692:	71 f0       	breq	.+28     	; 0x6b0 <vfprintf+0x12e>
 694:	83 35       	cpi	r24, 0x53	; 83
 696:	09 f0       	breq	.+2      	; 0x69a <vfprintf+0x118>
 698:	59 c0       	rjmp	.+178    	; 0x74c <vfprintf+0x1ca>
 69a:	21 c0       	rjmp	.+66     	; 0x6de <vfprintf+0x15c>
 69c:	f8 01       	movw	r30, r16
 69e:	80 81       	ld	r24, Z
 6a0:	89 83       	std	Y+1, r24	; 0x01
 6a2:	0e 5f       	subi	r16, 0xFE	; 254
 6a4:	1f 4f       	sbci	r17, 0xFF	; 255
 6a6:	88 24       	eor	r8, r8
 6a8:	83 94       	inc	r8
 6aa:	91 2c       	mov	r9, r1
 6ac:	53 01       	movw	r10, r6
 6ae:	13 c0       	rjmp	.+38     	; 0x6d6 <vfprintf+0x154>
 6b0:	28 01       	movw	r4, r16
 6b2:	f2 e0       	ldi	r31, 0x02	; 2
 6b4:	4f 0e       	add	r4, r31
 6b6:	51 1c       	adc	r5, r1
 6b8:	f8 01       	movw	r30, r16
 6ba:	a0 80       	ld	r10, Z
 6bc:	b1 80       	ldd	r11, Z+1	; 0x01
 6be:	36 fe       	sbrs	r3, 6
 6c0:	03 c0       	rjmp	.+6      	; 0x6c8 <vfprintf+0x146>
 6c2:	69 2d       	mov	r22, r9
 6c4:	70 e0       	ldi	r23, 0x00	; 0
 6c6:	02 c0       	rjmp	.+4      	; 0x6cc <vfprintf+0x14a>
 6c8:	6f ef       	ldi	r22, 0xFF	; 255
 6ca:	7f ef       	ldi	r23, 0xFF	; 255
 6cc:	c5 01       	movw	r24, r10
 6ce:	0e 94 ad 04 	call	0x95a	; 0x95a <strnlen>
 6d2:	4c 01       	movw	r8, r24
 6d4:	82 01       	movw	r16, r4
 6d6:	f3 2d       	mov	r31, r3
 6d8:	ff 77       	andi	r31, 0x7F	; 127
 6da:	3f 2e       	mov	r3, r31
 6dc:	16 c0       	rjmp	.+44     	; 0x70a <vfprintf+0x188>
 6de:	28 01       	movw	r4, r16
 6e0:	22 e0       	ldi	r18, 0x02	; 2
 6e2:	42 0e       	add	r4, r18
 6e4:	51 1c       	adc	r5, r1
 6e6:	f8 01       	movw	r30, r16
 6e8:	a0 80       	ld	r10, Z
 6ea:	b1 80       	ldd	r11, Z+1	; 0x01
 6ec:	36 fe       	sbrs	r3, 6
 6ee:	03 c0       	rjmp	.+6      	; 0x6f6 <vfprintf+0x174>
 6f0:	69 2d       	mov	r22, r9
 6f2:	70 e0       	ldi	r23, 0x00	; 0
 6f4:	02 c0       	rjmp	.+4      	; 0x6fa <vfprintf+0x178>
 6f6:	6f ef       	ldi	r22, 0xFF	; 255
 6f8:	7f ef       	ldi	r23, 0xFF	; 255
 6fa:	c5 01       	movw	r24, r10
 6fc:	0e 94 a2 04 	call	0x944	; 0x944 <strnlen_P>
 700:	4c 01       	movw	r8, r24
 702:	f3 2d       	mov	r31, r3
 704:	f0 68       	ori	r31, 0x80	; 128
 706:	3f 2e       	mov	r3, r31
 708:	82 01       	movw	r16, r4
 70a:	33 fc       	sbrc	r3, 3
 70c:	1b c0       	rjmp	.+54     	; 0x744 <vfprintf+0x1c2>
 70e:	82 2d       	mov	r24, r2
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	88 16       	cp	r8, r24
 714:	99 06       	cpc	r9, r25
 716:	b0 f4       	brcc	.+44     	; 0x744 <vfprintf+0x1c2>
 718:	b6 01       	movw	r22, r12
 71a:	80 e2       	ldi	r24, 0x20	; 32
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 722:	2a 94       	dec	r2
 724:	f4 cf       	rjmp	.-24     	; 0x70e <vfprintf+0x18c>
 726:	f5 01       	movw	r30, r10
 728:	37 fc       	sbrc	r3, 7
 72a:	85 91       	lpm	r24, Z+
 72c:	37 fe       	sbrs	r3, 7
 72e:	81 91       	ld	r24, Z+
 730:	5f 01       	movw	r10, r30
 732:	b6 01       	movw	r22, r12
 734:	90 e0       	ldi	r25, 0x00	; 0
 736:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 73a:	21 10       	cpse	r2, r1
 73c:	2a 94       	dec	r2
 73e:	21 e0       	ldi	r18, 0x01	; 1
 740:	82 1a       	sub	r8, r18
 742:	91 08       	sbc	r9, r1
 744:	81 14       	cp	r8, r1
 746:	91 04       	cpc	r9, r1
 748:	71 f7       	brne	.-36     	; 0x726 <vfprintf+0x1a4>
 74a:	e8 c0       	rjmp	.+464    	; 0x91c <vfprintf+0x39a>
 74c:	84 36       	cpi	r24, 0x64	; 100
 74e:	11 f0       	breq	.+4      	; 0x754 <vfprintf+0x1d2>
 750:	89 36       	cpi	r24, 0x69	; 105
 752:	41 f5       	brne	.+80     	; 0x7a4 <vfprintf+0x222>
 754:	f8 01       	movw	r30, r16
 756:	37 fe       	sbrs	r3, 7
 758:	07 c0       	rjmp	.+14     	; 0x768 <vfprintf+0x1e6>
 75a:	60 81       	ld	r22, Z
 75c:	71 81       	ldd	r23, Z+1	; 0x01
 75e:	82 81       	ldd	r24, Z+2	; 0x02
 760:	93 81       	ldd	r25, Z+3	; 0x03
 762:	0c 5f       	subi	r16, 0xFC	; 252
 764:	1f 4f       	sbci	r17, 0xFF	; 255
 766:	08 c0       	rjmp	.+16     	; 0x778 <vfprintf+0x1f6>
 768:	60 81       	ld	r22, Z
 76a:	71 81       	ldd	r23, Z+1	; 0x01
 76c:	07 2e       	mov	r0, r23
 76e:	00 0c       	add	r0, r0
 770:	88 0b       	sbc	r24, r24
 772:	99 0b       	sbc	r25, r25
 774:	0e 5f       	subi	r16, 0xFE	; 254
 776:	1f 4f       	sbci	r17, 0xFF	; 255
 778:	f3 2d       	mov	r31, r3
 77a:	ff 76       	andi	r31, 0x6F	; 111
 77c:	3f 2e       	mov	r3, r31
 77e:	97 ff       	sbrs	r25, 7
 780:	09 c0       	rjmp	.+18     	; 0x794 <vfprintf+0x212>
 782:	90 95       	com	r25
 784:	80 95       	com	r24
 786:	70 95       	com	r23
 788:	61 95       	neg	r22
 78a:	7f 4f       	sbci	r23, 0xFF	; 255
 78c:	8f 4f       	sbci	r24, 0xFF	; 255
 78e:	9f 4f       	sbci	r25, 0xFF	; 255
 790:	f0 68       	ori	r31, 0x80	; 128
 792:	3f 2e       	mov	r3, r31
 794:	2a e0       	ldi	r18, 0x0A	; 10
 796:	30 e0       	ldi	r19, 0x00	; 0
 798:	a3 01       	movw	r20, r6
 79a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__ultoa_invert>
 79e:	88 2e       	mov	r8, r24
 7a0:	86 18       	sub	r8, r6
 7a2:	45 c0       	rjmp	.+138    	; 0x82e <vfprintf+0x2ac>
 7a4:	85 37       	cpi	r24, 0x75	; 117
 7a6:	31 f4       	brne	.+12     	; 0x7b4 <vfprintf+0x232>
 7a8:	23 2d       	mov	r18, r3
 7aa:	2f 7e       	andi	r18, 0xEF	; 239
 7ac:	b2 2e       	mov	r11, r18
 7ae:	2a e0       	ldi	r18, 0x0A	; 10
 7b0:	30 e0       	ldi	r19, 0x00	; 0
 7b2:	25 c0       	rjmp	.+74     	; 0x7fe <vfprintf+0x27c>
 7b4:	93 2d       	mov	r25, r3
 7b6:	99 7f       	andi	r25, 0xF9	; 249
 7b8:	b9 2e       	mov	r11, r25
 7ba:	8f 36       	cpi	r24, 0x6F	; 111
 7bc:	c1 f0       	breq	.+48     	; 0x7ee <vfprintf+0x26c>
 7be:	18 f4       	brcc	.+6      	; 0x7c6 <vfprintf+0x244>
 7c0:	88 35       	cpi	r24, 0x58	; 88
 7c2:	79 f0       	breq	.+30     	; 0x7e2 <vfprintf+0x260>
 7c4:	b5 c0       	rjmp	.+362    	; 0x930 <vfprintf+0x3ae>
 7c6:	80 37       	cpi	r24, 0x70	; 112
 7c8:	19 f0       	breq	.+6      	; 0x7d0 <vfprintf+0x24e>
 7ca:	88 37       	cpi	r24, 0x78	; 120
 7cc:	21 f0       	breq	.+8      	; 0x7d6 <vfprintf+0x254>
 7ce:	b0 c0       	rjmp	.+352    	; 0x930 <vfprintf+0x3ae>
 7d0:	e9 2f       	mov	r30, r25
 7d2:	e0 61       	ori	r30, 0x10	; 16
 7d4:	be 2e       	mov	r11, r30
 7d6:	b4 fe       	sbrs	r11, 4
 7d8:	0d c0       	rjmp	.+26     	; 0x7f4 <vfprintf+0x272>
 7da:	fb 2d       	mov	r31, r11
 7dc:	f4 60       	ori	r31, 0x04	; 4
 7de:	bf 2e       	mov	r11, r31
 7e0:	09 c0       	rjmp	.+18     	; 0x7f4 <vfprintf+0x272>
 7e2:	34 fe       	sbrs	r3, 4
 7e4:	0a c0       	rjmp	.+20     	; 0x7fa <vfprintf+0x278>
 7e6:	29 2f       	mov	r18, r25
 7e8:	26 60       	ori	r18, 0x06	; 6
 7ea:	b2 2e       	mov	r11, r18
 7ec:	06 c0       	rjmp	.+12     	; 0x7fa <vfprintf+0x278>
 7ee:	28 e0       	ldi	r18, 0x08	; 8
 7f0:	30 e0       	ldi	r19, 0x00	; 0
 7f2:	05 c0       	rjmp	.+10     	; 0x7fe <vfprintf+0x27c>
 7f4:	20 e1       	ldi	r18, 0x10	; 16
 7f6:	30 e0       	ldi	r19, 0x00	; 0
 7f8:	02 c0       	rjmp	.+4      	; 0x7fe <vfprintf+0x27c>
 7fa:	20 e1       	ldi	r18, 0x10	; 16
 7fc:	32 e0       	ldi	r19, 0x02	; 2
 7fe:	f8 01       	movw	r30, r16
 800:	b7 fe       	sbrs	r11, 7
 802:	07 c0       	rjmp	.+14     	; 0x812 <vfprintf+0x290>
 804:	60 81       	ld	r22, Z
 806:	71 81       	ldd	r23, Z+1	; 0x01
 808:	82 81       	ldd	r24, Z+2	; 0x02
 80a:	93 81       	ldd	r25, Z+3	; 0x03
 80c:	0c 5f       	subi	r16, 0xFC	; 252
 80e:	1f 4f       	sbci	r17, 0xFF	; 255
 810:	06 c0       	rjmp	.+12     	; 0x81e <vfprintf+0x29c>
 812:	60 81       	ld	r22, Z
 814:	71 81       	ldd	r23, Z+1	; 0x01
 816:	80 e0       	ldi	r24, 0x00	; 0
 818:	90 e0       	ldi	r25, 0x00	; 0
 81a:	0e 5f       	subi	r16, 0xFE	; 254
 81c:	1f 4f       	sbci	r17, 0xFF	; 255
 81e:	a3 01       	movw	r20, r6
 820:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__ultoa_invert>
 824:	88 2e       	mov	r8, r24
 826:	86 18       	sub	r8, r6
 828:	fb 2d       	mov	r31, r11
 82a:	ff 77       	andi	r31, 0x7F	; 127
 82c:	3f 2e       	mov	r3, r31
 82e:	36 fe       	sbrs	r3, 6
 830:	0d c0       	rjmp	.+26     	; 0x84c <vfprintf+0x2ca>
 832:	23 2d       	mov	r18, r3
 834:	2e 7f       	andi	r18, 0xFE	; 254
 836:	a2 2e       	mov	r10, r18
 838:	89 14       	cp	r8, r9
 83a:	58 f4       	brcc	.+22     	; 0x852 <vfprintf+0x2d0>
 83c:	34 fe       	sbrs	r3, 4
 83e:	0b c0       	rjmp	.+22     	; 0x856 <vfprintf+0x2d4>
 840:	32 fc       	sbrc	r3, 2
 842:	09 c0       	rjmp	.+18     	; 0x856 <vfprintf+0x2d4>
 844:	83 2d       	mov	r24, r3
 846:	8e 7e       	andi	r24, 0xEE	; 238
 848:	a8 2e       	mov	r10, r24
 84a:	05 c0       	rjmp	.+10     	; 0x856 <vfprintf+0x2d4>
 84c:	b8 2c       	mov	r11, r8
 84e:	a3 2c       	mov	r10, r3
 850:	03 c0       	rjmp	.+6      	; 0x858 <vfprintf+0x2d6>
 852:	b8 2c       	mov	r11, r8
 854:	01 c0       	rjmp	.+2      	; 0x858 <vfprintf+0x2d6>
 856:	b9 2c       	mov	r11, r9
 858:	a4 fe       	sbrs	r10, 4
 85a:	0f c0       	rjmp	.+30     	; 0x87a <vfprintf+0x2f8>
 85c:	fe 01       	movw	r30, r28
 85e:	e8 0d       	add	r30, r8
 860:	f1 1d       	adc	r31, r1
 862:	80 81       	ld	r24, Z
 864:	80 33       	cpi	r24, 0x30	; 48
 866:	21 f4       	brne	.+8      	; 0x870 <vfprintf+0x2ee>
 868:	9a 2d       	mov	r25, r10
 86a:	99 7e       	andi	r25, 0xE9	; 233
 86c:	a9 2e       	mov	r10, r25
 86e:	09 c0       	rjmp	.+18     	; 0x882 <vfprintf+0x300>
 870:	a2 fe       	sbrs	r10, 2
 872:	06 c0       	rjmp	.+12     	; 0x880 <vfprintf+0x2fe>
 874:	b3 94       	inc	r11
 876:	b3 94       	inc	r11
 878:	04 c0       	rjmp	.+8      	; 0x882 <vfprintf+0x300>
 87a:	8a 2d       	mov	r24, r10
 87c:	86 78       	andi	r24, 0x86	; 134
 87e:	09 f0       	breq	.+2      	; 0x882 <vfprintf+0x300>
 880:	b3 94       	inc	r11
 882:	a3 fc       	sbrc	r10, 3
 884:	11 c0       	rjmp	.+34     	; 0x8a8 <vfprintf+0x326>
 886:	a0 fe       	sbrs	r10, 0
 888:	06 c0       	rjmp	.+12     	; 0x896 <vfprintf+0x314>
 88a:	b2 14       	cp	r11, r2
 88c:	88 f4       	brcc	.+34     	; 0x8b0 <vfprintf+0x32e>
 88e:	28 0c       	add	r2, r8
 890:	92 2c       	mov	r9, r2
 892:	9b 18       	sub	r9, r11
 894:	0e c0       	rjmp	.+28     	; 0x8b2 <vfprintf+0x330>
 896:	b2 14       	cp	r11, r2
 898:	60 f4       	brcc	.+24     	; 0x8b2 <vfprintf+0x330>
 89a:	b6 01       	movw	r22, r12
 89c:	80 e2       	ldi	r24, 0x20	; 32
 89e:	90 e0       	ldi	r25, 0x00	; 0
 8a0:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 8a4:	b3 94       	inc	r11
 8a6:	f7 cf       	rjmp	.-18     	; 0x896 <vfprintf+0x314>
 8a8:	b2 14       	cp	r11, r2
 8aa:	18 f4       	brcc	.+6      	; 0x8b2 <vfprintf+0x330>
 8ac:	2b 18       	sub	r2, r11
 8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <vfprintf+0x332>
 8b0:	98 2c       	mov	r9, r8
 8b2:	21 2c       	mov	r2, r1
 8b4:	a4 fe       	sbrs	r10, 4
 8b6:	10 c0       	rjmp	.+32     	; 0x8d8 <vfprintf+0x356>
 8b8:	b6 01       	movw	r22, r12
 8ba:	80 e3       	ldi	r24, 0x30	; 48
 8bc:	90 e0       	ldi	r25, 0x00	; 0
 8be:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 8c2:	a2 fe       	sbrs	r10, 2
 8c4:	17 c0       	rjmp	.+46     	; 0x8f4 <vfprintf+0x372>
 8c6:	a1 fc       	sbrc	r10, 1
 8c8:	03 c0       	rjmp	.+6      	; 0x8d0 <vfprintf+0x34e>
 8ca:	88 e7       	ldi	r24, 0x78	; 120
 8cc:	90 e0       	ldi	r25, 0x00	; 0
 8ce:	02 c0       	rjmp	.+4      	; 0x8d4 <vfprintf+0x352>
 8d0:	88 e5       	ldi	r24, 0x58	; 88
 8d2:	90 e0       	ldi	r25, 0x00	; 0
 8d4:	b6 01       	movw	r22, r12
 8d6:	0c c0       	rjmp	.+24     	; 0x8f0 <vfprintf+0x36e>
 8d8:	8a 2d       	mov	r24, r10
 8da:	86 78       	andi	r24, 0x86	; 134
 8dc:	59 f0       	breq	.+22     	; 0x8f4 <vfprintf+0x372>
 8de:	a1 fe       	sbrs	r10, 1
 8e0:	02 c0       	rjmp	.+4      	; 0x8e6 <vfprintf+0x364>
 8e2:	8b e2       	ldi	r24, 0x2B	; 43
 8e4:	01 c0       	rjmp	.+2      	; 0x8e8 <vfprintf+0x366>
 8e6:	80 e2       	ldi	r24, 0x20	; 32
 8e8:	a7 fc       	sbrc	r10, 7
 8ea:	8d e2       	ldi	r24, 0x2D	; 45
 8ec:	b6 01       	movw	r22, r12
 8ee:	90 e0       	ldi	r25, 0x00	; 0
 8f0:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 8f4:	89 14       	cp	r8, r9
 8f6:	38 f4       	brcc	.+14     	; 0x906 <vfprintf+0x384>
 8f8:	b6 01       	movw	r22, r12
 8fa:	80 e3       	ldi	r24, 0x30	; 48
 8fc:	90 e0       	ldi	r25, 0x00	; 0
 8fe:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 902:	9a 94       	dec	r9
 904:	f7 cf       	rjmp	.-18     	; 0x8f4 <vfprintf+0x372>
 906:	8a 94       	dec	r8
 908:	f3 01       	movw	r30, r6
 90a:	e8 0d       	add	r30, r8
 90c:	f1 1d       	adc	r31, r1
 90e:	80 81       	ld	r24, Z
 910:	b6 01       	movw	r22, r12
 912:	90 e0       	ldi	r25, 0x00	; 0
 914:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 918:	81 10       	cpse	r8, r1
 91a:	f5 cf       	rjmp	.-22     	; 0x906 <vfprintf+0x384>
 91c:	22 20       	and	r2, r2
 91e:	09 f4       	brne	.+2      	; 0x922 <vfprintf+0x3a0>
 920:	42 ce       	rjmp	.-892    	; 0x5a6 <vfprintf+0x24>
 922:	b6 01       	movw	r22, r12
 924:	80 e2       	ldi	r24, 0x20	; 32
 926:	90 e0       	ldi	r25, 0x00	; 0
 928:	0e 94 b8 04 	call	0x970	; 0x970 <fputc>
 92c:	2a 94       	dec	r2
 92e:	f6 cf       	rjmp	.-20     	; 0x91c <vfprintf+0x39a>
 930:	f6 01       	movw	r30, r12
 932:	86 81       	ldd	r24, Z+6	; 0x06
 934:	97 81       	ldd	r25, Z+7	; 0x07
 936:	02 c0       	rjmp	.+4      	; 0x93c <vfprintf+0x3ba>
 938:	8f ef       	ldi	r24, 0xFF	; 255
 93a:	9f ef       	ldi	r25, 0xFF	; 255
 93c:	2b 96       	adiw	r28, 0x0b	; 11
 93e:	e2 e1       	ldi	r30, 0x12	; 18
 940:	0c 94 6e 05 	jmp	0xadc	; 0xadc <__epilogue_restores__>

00000944 <strnlen_P>:
 944:	fc 01       	movw	r30, r24
 946:	05 90       	lpm	r0, Z+
 948:	61 50       	subi	r22, 0x01	; 1
 94a:	70 40       	sbci	r23, 0x00	; 0
 94c:	01 10       	cpse	r0, r1
 94e:	d8 f7       	brcc	.-10     	; 0x946 <strnlen_P+0x2>
 950:	80 95       	com	r24
 952:	90 95       	com	r25
 954:	8e 0f       	add	r24, r30
 956:	9f 1f       	adc	r25, r31
 958:	08 95       	ret

0000095a <strnlen>:
 95a:	fc 01       	movw	r30, r24
 95c:	61 50       	subi	r22, 0x01	; 1
 95e:	70 40       	sbci	r23, 0x00	; 0
 960:	01 90       	ld	r0, Z+
 962:	01 10       	cpse	r0, r1
 964:	d8 f7       	brcc	.-10     	; 0x95c <strnlen+0x2>
 966:	80 95       	com	r24
 968:	90 95       	com	r25
 96a:	8e 0f       	add	r24, r30
 96c:	9f 1f       	adc	r25, r31
 96e:	08 95       	ret

00000970 <fputc>:
 970:	0f 93       	push	r16
 972:	1f 93       	push	r17
 974:	cf 93       	push	r28
 976:	df 93       	push	r29
 978:	fb 01       	movw	r30, r22
 97a:	23 81       	ldd	r18, Z+3	; 0x03
 97c:	21 fd       	sbrc	r18, 1
 97e:	03 c0       	rjmp	.+6      	; 0x986 <fputc+0x16>
 980:	8f ef       	ldi	r24, 0xFF	; 255
 982:	9f ef       	ldi	r25, 0xFF	; 255
 984:	2c c0       	rjmp	.+88     	; 0x9de <fputc+0x6e>
 986:	22 ff       	sbrs	r18, 2
 988:	16 c0       	rjmp	.+44     	; 0x9b6 <fputc+0x46>
 98a:	46 81       	ldd	r20, Z+6	; 0x06
 98c:	57 81       	ldd	r21, Z+7	; 0x07
 98e:	24 81       	ldd	r18, Z+4	; 0x04
 990:	35 81       	ldd	r19, Z+5	; 0x05
 992:	42 17       	cp	r20, r18
 994:	53 07       	cpc	r21, r19
 996:	44 f4       	brge	.+16     	; 0x9a8 <fputc+0x38>
 998:	a0 81       	ld	r26, Z
 99a:	b1 81       	ldd	r27, Z+1	; 0x01
 99c:	9d 01       	movw	r18, r26
 99e:	2f 5f       	subi	r18, 0xFF	; 255
 9a0:	3f 4f       	sbci	r19, 0xFF	; 255
 9a2:	31 83       	std	Z+1, r19	; 0x01
 9a4:	20 83       	st	Z, r18
 9a6:	8c 93       	st	X, r24
 9a8:	26 81       	ldd	r18, Z+6	; 0x06
 9aa:	37 81       	ldd	r19, Z+7	; 0x07
 9ac:	2f 5f       	subi	r18, 0xFF	; 255
 9ae:	3f 4f       	sbci	r19, 0xFF	; 255
 9b0:	37 83       	std	Z+7, r19	; 0x07
 9b2:	26 83       	std	Z+6, r18	; 0x06
 9b4:	14 c0       	rjmp	.+40     	; 0x9de <fputc+0x6e>
 9b6:	8b 01       	movw	r16, r22
 9b8:	ec 01       	movw	r28, r24
 9ba:	fb 01       	movw	r30, r22
 9bc:	00 84       	ldd	r0, Z+8	; 0x08
 9be:	f1 85       	ldd	r31, Z+9	; 0x09
 9c0:	e0 2d       	mov	r30, r0
 9c2:	09 95       	icall
 9c4:	89 2b       	or	r24, r25
 9c6:	e1 f6       	brne	.-72     	; 0x980 <fputc+0x10>
 9c8:	d8 01       	movw	r26, r16
 9ca:	16 96       	adiw	r26, 0x06	; 6
 9cc:	8d 91       	ld	r24, X+
 9ce:	9c 91       	ld	r25, X
 9d0:	17 97       	sbiw	r26, 0x07	; 7
 9d2:	01 96       	adiw	r24, 0x01	; 1
 9d4:	17 96       	adiw	r26, 0x07	; 7
 9d6:	9c 93       	st	X, r25
 9d8:	8e 93       	st	-X, r24
 9da:	16 97       	sbiw	r26, 0x06	; 6
 9dc:	ce 01       	movw	r24, r28
 9de:	df 91       	pop	r29
 9e0:	cf 91       	pop	r28
 9e2:	1f 91       	pop	r17
 9e4:	0f 91       	pop	r16
 9e6:	08 95       	ret

000009e8 <__ultoa_invert>:
 9e8:	fa 01       	movw	r30, r20
 9ea:	aa 27       	eor	r26, r26
 9ec:	28 30       	cpi	r18, 0x08	; 8
 9ee:	51 f1       	breq	.+84     	; 0xa44 <__ultoa_invert+0x5c>
 9f0:	20 31       	cpi	r18, 0x10	; 16
 9f2:	81 f1       	breq	.+96     	; 0xa54 <__ultoa_invert+0x6c>
 9f4:	e8 94       	clt
 9f6:	6f 93       	push	r22
 9f8:	6e 7f       	andi	r22, 0xFE	; 254
 9fa:	6e 5f       	subi	r22, 0xFE	; 254
 9fc:	7f 4f       	sbci	r23, 0xFF	; 255
 9fe:	8f 4f       	sbci	r24, 0xFF	; 255
 a00:	9f 4f       	sbci	r25, 0xFF	; 255
 a02:	af 4f       	sbci	r26, 0xFF	; 255
 a04:	b1 e0       	ldi	r27, 0x01	; 1
 a06:	3e d0       	rcall	.+124    	; 0xa84 <__ultoa_invert+0x9c>
 a08:	b4 e0       	ldi	r27, 0x04	; 4
 a0a:	3c d0       	rcall	.+120    	; 0xa84 <__ultoa_invert+0x9c>
 a0c:	67 0f       	add	r22, r23
 a0e:	78 1f       	adc	r23, r24
 a10:	89 1f       	adc	r24, r25
 a12:	9a 1f       	adc	r25, r26
 a14:	a1 1d       	adc	r26, r1
 a16:	68 0f       	add	r22, r24
 a18:	79 1f       	adc	r23, r25
 a1a:	8a 1f       	adc	r24, r26
 a1c:	91 1d       	adc	r25, r1
 a1e:	a1 1d       	adc	r26, r1
 a20:	6a 0f       	add	r22, r26
 a22:	71 1d       	adc	r23, r1
 a24:	81 1d       	adc	r24, r1
 a26:	91 1d       	adc	r25, r1
 a28:	a1 1d       	adc	r26, r1
 a2a:	20 d0       	rcall	.+64     	; 0xa6c <__ultoa_invert+0x84>
 a2c:	09 f4       	brne	.+2      	; 0xa30 <__ultoa_invert+0x48>
 a2e:	68 94       	set
 a30:	3f 91       	pop	r19
 a32:	2a e0       	ldi	r18, 0x0A	; 10
 a34:	26 9f       	mul	r18, r22
 a36:	11 24       	eor	r1, r1
 a38:	30 19       	sub	r19, r0
 a3a:	30 5d       	subi	r19, 0xD0	; 208
 a3c:	31 93       	st	Z+, r19
 a3e:	de f6       	brtc	.-74     	; 0x9f6 <__ultoa_invert+0xe>
 a40:	cf 01       	movw	r24, r30
 a42:	08 95       	ret
 a44:	46 2f       	mov	r20, r22
 a46:	47 70       	andi	r20, 0x07	; 7
 a48:	40 5d       	subi	r20, 0xD0	; 208
 a4a:	41 93       	st	Z+, r20
 a4c:	b3 e0       	ldi	r27, 0x03	; 3
 a4e:	0f d0       	rcall	.+30     	; 0xa6e <__ultoa_invert+0x86>
 a50:	c9 f7       	brne	.-14     	; 0xa44 <__ultoa_invert+0x5c>
 a52:	f6 cf       	rjmp	.-20     	; 0xa40 <__ultoa_invert+0x58>
 a54:	46 2f       	mov	r20, r22
 a56:	4f 70       	andi	r20, 0x0F	; 15
 a58:	40 5d       	subi	r20, 0xD0	; 208
 a5a:	4a 33       	cpi	r20, 0x3A	; 58
 a5c:	18 f0       	brcs	.+6      	; 0xa64 <__ultoa_invert+0x7c>
 a5e:	49 5d       	subi	r20, 0xD9	; 217
 a60:	31 fd       	sbrc	r19, 1
 a62:	40 52       	subi	r20, 0x20	; 32
 a64:	41 93       	st	Z+, r20
 a66:	02 d0       	rcall	.+4      	; 0xa6c <__ultoa_invert+0x84>
 a68:	a9 f7       	brne	.-22     	; 0xa54 <__ultoa_invert+0x6c>
 a6a:	ea cf       	rjmp	.-44     	; 0xa40 <__ultoa_invert+0x58>
 a6c:	b4 e0       	ldi	r27, 0x04	; 4
 a6e:	a6 95       	lsr	r26
 a70:	97 95       	ror	r25
 a72:	87 95       	ror	r24
 a74:	77 95       	ror	r23
 a76:	67 95       	ror	r22
 a78:	ba 95       	dec	r27
 a7a:	c9 f7       	brne	.-14     	; 0xa6e <__ultoa_invert+0x86>
 a7c:	00 97       	sbiw	r24, 0x00	; 0
 a7e:	61 05       	cpc	r22, r1
 a80:	71 05       	cpc	r23, r1
 a82:	08 95       	ret
 a84:	9b 01       	movw	r18, r22
 a86:	ac 01       	movw	r20, r24
 a88:	0a 2e       	mov	r0, r26
 a8a:	06 94       	lsr	r0
 a8c:	57 95       	ror	r21
 a8e:	47 95       	ror	r20
 a90:	37 95       	ror	r19
 a92:	27 95       	ror	r18
 a94:	ba 95       	dec	r27
 a96:	c9 f7       	brne	.-14     	; 0xa8a <__ultoa_invert+0xa2>
 a98:	62 0f       	add	r22, r18
 a9a:	73 1f       	adc	r23, r19
 a9c:	84 1f       	adc	r24, r20
 a9e:	95 1f       	adc	r25, r21
 aa0:	a0 1d       	adc	r26, r0
 aa2:	08 95       	ret

00000aa4 <__prologue_saves__>:
 aa4:	2f 92       	push	r2
 aa6:	3f 92       	push	r3
 aa8:	4f 92       	push	r4
 aaa:	5f 92       	push	r5
 aac:	6f 92       	push	r6
 aae:	7f 92       	push	r7
 ab0:	8f 92       	push	r8
 ab2:	9f 92       	push	r9
 ab4:	af 92       	push	r10
 ab6:	bf 92       	push	r11
 ab8:	cf 92       	push	r12
 aba:	df 92       	push	r13
 abc:	ef 92       	push	r14
 abe:	ff 92       	push	r15
 ac0:	0f 93       	push	r16
 ac2:	1f 93       	push	r17
 ac4:	cf 93       	push	r28
 ac6:	df 93       	push	r29
 ac8:	cd b7       	in	r28, 0x3d	; 61
 aca:	de b7       	in	r29, 0x3e	; 62
 acc:	ca 1b       	sub	r28, r26
 ace:	db 0b       	sbc	r29, r27
 ad0:	0f b6       	in	r0, 0x3f	; 63
 ad2:	f8 94       	cli
 ad4:	de bf       	out	0x3e, r29	; 62
 ad6:	0f be       	out	0x3f, r0	; 63
 ad8:	cd bf       	out	0x3d, r28	; 61
 ada:	09 94       	ijmp

00000adc <__epilogue_restores__>:
 adc:	2a 88       	ldd	r2, Y+18	; 0x12
 ade:	39 88       	ldd	r3, Y+17	; 0x11
 ae0:	48 88       	ldd	r4, Y+16	; 0x10
 ae2:	5f 84       	ldd	r5, Y+15	; 0x0f
 ae4:	6e 84       	ldd	r6, Y+14	; 0x0e
 ae6:	7d 84       	ldd	r7, Y+13	; 0x0d
 ae8:	8c 84       	ldd	r8, Y+12	; 0x0c
 aea:	9b 84       	ldd	r9, Y+11	; 0x0b
 aec:	aa 84       	ldd	r10, Y+10	; 0x0a
 aee:	b9 84       	ldd	r11, Y+9	; 0x09
 af0:	c8 84       	ldd	r12, Y+8	; 0x08
 af2:	df 80       	ldd	r13, Y+7	; 0x07
 af4:	ee 80       	ldd	r14, Y+6	; 0x06
 af6:	fd 80       	ldd	r15, Y+5	; 0x05
 af8:	0c 81       	ldd	r16, Y+4	; 0x04
 afa:	1b 81       	ldd	r17, Y+3	; 0x03
 afc:	aa 81       	ldd	r26, Y+2	; 0x02
 afe:	b9 81       	ldd	r27, Y+1	; 0x01
 b00:	ce 0f       	add	r28, r30
 b02:	d1 1d       	adc	r29, r1
 b04:	0f b6       	in	r0, 0x3f	; 63
 b06:	f8 94       	cli
 b08:	de bf       	out	0x3e, r29	; 62
 b0a:	0f be       	out	0x3f, r0	; 63
 b0c:	cd bf       	out	0x3d, r28	; 61
 b0e:	ed 01       	movw	r28, r26
 b10:	08 95       	ret

00000b12 <_exit>:
 b12:	f8 94       	cli

00000b14 <__stop_program>:
 b14:	ff cf       	rjmp	.-2      	; 0xb14 <__stop_program>
