    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SS
SS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
SS__0__MASK EQU 0x08
SS__0__PC EQU CYREG_PRT3_PC3
SS__0__PORT EQU 3
SS__0__SHIFT EQU 3
SS__AG EQU CYREG_PRT3_AG
SS__AMUX EQU CYREG_PRT3_AMUX
SS__BIE EQU CYREG_PRT3_BIE
SS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS__BYP EQU CYREG_PRT3_BYP
SS__CTL EQU CYREG_PRT3_CTL
SS__DM0 EQU CYREG_PRT3_DM0
SS__DM1 EQU CYREG_PRT3_DM1
SS__DM2 EQU CYREG_PRT3_DM2
SS__DR EQU CYREG_PRT3_DR
SS__INP_DIS EQU CYREG_PRT3_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT3_LCD_EN
SS__MASK EQU 0x08
SS__PORT EQU 3
SS__PRT EQU CYREG_PRT3_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS__PS EQU CYREG_PRT3_PS
SS__SHIFT EQU 3
SS__SLW EQU CYREG_PRT3_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT3_PC0
MISO__0__PORT EQU 3
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT3_AG
MISO__AMUX EQU CYREG_PRT3_AMUX
MISO__BIE EQU CYREG_PRT3_BIE
MISO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO__BYP EQU CYREG_PRT3_BYP
MISO__CTL EQU CYREG_PRT3_CTL
MISO__DM0 EQU CYREG_PRT3_DM0
MISO__DM1 EQU CYREG_PRT3_DM1
MISO__DM2 EQU CYREG_PRT3_DM2
MISO__DR EQU CYREG_PRT3_DR
MISO__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO__MASK EQU 0x01
MISO__PORT EQU 3
MISO__PRT EQU CYREG_PRT3_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 0
MISO__SLW EQU CYREG_PRT3_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
MOSI__0__MASK EQU 0x02
MOSI__0__PC EQU CYREG_PRT3_PC1
MOSI__0__PORT EQU 3
MOSI__0__SHIFT EQU 1
MOSI__AG EQU CYREG_PRT3_AG
MOSI__AMUX EQU CYREG_PRT3_AMUX
MOSI__BIE EQU CYREG_PRT3_BIE
MOSI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOSI__BYP EQU CYREG_PRT3_BYP
MOSI__CTL EQU CYREG_PRT3_CTL
MOSI__DM0 EQU CYREG_PRT3_DM0
MOSI__DM1 EQU CYREG_PRT3_DM1
MOSI__DM2 EQU CYREG_PRT3_DM2
MOSI__DR EQU CYREG_PRT3_DR
MOSI__INP_DIS EQU CYREG_PRT3_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT3_LCD_EN
MOSI__MASK EQU 0x02
MOSI__PORT EQU 3
MOSI__PRT EQU CYREG_PRT3_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOSI__PS EQU CYREG_PRT3_PS
MOSI__SHIFT EQU 1
MOSI__SLW EQU CYREG_PRT3_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SCLK__0__MASK EQU 0x80
SCLK__0__PC EQU CYREG_PRT2_PC7
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 7
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x80
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 7
SCLK__SLW EQU CYREG_PRT2_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x02
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x04
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x04

; Clock_out
Clock_out__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Clock_out__0__MASK EQU 0x10
Clock_out__0__PC EQU CYREG_PRT3_PC4
Clock_out__0__PORT EQU 3
Clock_out__0__SHIFT EQU 4
Clock_out__AG EQU CYREG_PRT3_AG
Clock_out__AMUX EQU CYREG_PRT3_AMUX
Clock_out__BIE EQU CYREG_PRT3_BIE
Clock_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Clock_out__BYP EQU CYREG_PRT3_BYP
Clock_out__CTL EQU CYREG_PRT3_CTL
Clock_out__DM0 EQU CYREG_PRT3_DM0
Clock_out__DM1 EQU CYREG_PRT3_DM1
Clock_out__DM2 EQU CYREG_PRT3_DM2
Clock_out__DR EQU CYREG_PRT3_DR
Clock_out__INP_DIS EQU CYREG_PRT3_INP_DIS
Clock_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Clock_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Clock_out__LCD_EN EQU CYREG_PRT3_LCD_EN
Clock_out__MASK EQU 0x10
Clock_out__PORT EQU 3
Clock_out__PRT EQU CYREG_PRT3_PRT
Clock_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Clock_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Clock_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Clock_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Clock_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Clock_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Clock_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Clock_out__PS EQU CYREG_PRT3_PS
Clock_out__SHIFT EQU 4
Clock_out__SLW EQU CYREG_PRT3_SLW

; IDAC8_viDAC8
IDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_viDAC8__D EQU CYREG_DAC2_D
IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; Mux0_0
Mux0_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Mux0_0__0__MASK EQU 0x80
Mux0_0__0__PC EQU CYREG_PRT1_PC7
Mux0_0__0__PORT EQU 1
Mux0_0__0__SHIFT EQU 7
Mux0_0__AG EQU CYREG_PRT1_AG
Mux0_0__AMUX EQU CYREG_PRT1_AMUX
Mux0_0__BIE EQU CYREG_PRT1_BIE
Mux0_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mux0_0__BYP EQU CYREG_PRT1_BYP
Mux0_0__CTL EQU CYREG_PRT1_CTL
Mux0_0__DM0 EQU CYREG_PRT1_DM0
Mux0_0__DM1 EQU CYREG_PRT1_DM1
Mux0_0__DM2 EQU CYREG_PRT1_DM2
Mux0_0__DR EQU CYREG_PRT1_DR
Mux0_0__INP_DIS EQU CYREG_PRT1_INP_DIS
Mux0_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mux0_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mux0_0__LCD_EN EQU CYREG_PRT1_LCD_EN
Mux0_0__MASK EQU 0x80
Mux0_0__PORT EQU 1
Mux0_0__PRT EQU CYREG_PRT1_PRT
Mux0_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mux0_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mux0_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mux0_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mux0_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mux0_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mux0_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mux0_0__PS EQU CYREG_PRT1_PS
Mux0_0__SHIFT EQU 7
Mux0_0__SLW EQU CYREG_PRT1_SLW

; Mux0_1
Mux0_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Mux0_1__0__MASK EQU 0x40
Mux0_1__0__PC EQU CYREG_PRT1_PC6
Mux0_1__0__PORT EQU 1
Mux0_1__0__SHIFT EQU 6
Mux0_1__AG EQU CYREG_PRT1_AG
Mux0_1__AMUX EQU CYREG_PRT1_AMUX
Mux0_1__BIE EQU CYREG_PRT1_BIE
Mux0_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mux0_1__BYP EQU CYREG_PRT1_BYP
Mux0_1__CTL EQU CYREG_PRT1_CTL
Mux0_1__DM0 EQU CYREG_PRT1_DM0
Mux0_1__DM1 EQU CYREG_PRT1_DM1
Mux0_1__DM2 EQU CYREG_PRT1_DM2
Mux0_1__DR EQU CYREG_PRT1_DR
Mux0_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Mux0_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mux0_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mux0_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Mux0_1__MASK EQU 0x40
Mux0_1__PORT EQU 1
Mux0_1__PRT EQU CYREG_PRT1_PRT
Mux0_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mux0_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mux0_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mux0_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mux0_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mux0_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mux0_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mux0_1__PS EQU CYREG_PRT1_PS
Mux0_1__SHIFT EQU 6
Mux0_1__SLW EQU CYREG_PRT1_SLW

; Mux0_2
Mux0_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Mux0_2__0__MASK EQU 0x10
Mux0_2__0__PC EQU CYREG_PRT1_PC4
Mux0_2__0__PORT EQU 1
Mux0_2__0__SHIFT EQU 4
Mux0_2__AG EQU CYREG_PRT1_AG
Mux0_2__AMUX EQU CYREG_PRT1_AMUX
Mux0_2__BIE EQU CYREG_PRT1_BIE
Mux0_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mux0_2__BYP EQU CYREG_PRT1_BYP
Mux0_2__CTL EQU CYREG_PRT1_CTL
Mux0_2__DM0 EQU CYREG_PRT1_DM0
Mux0_2__DM1 EQU CYREG_PRT1_DM1
Mux0_2__DM2 EQU CYREG_PRT1_DM2
Mux0_2__DR EQU CYREG_PRT1_DR
Mux0_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Mux0_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mux0_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mux0_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Mux0_2__MASK EQU 0x10
Mux0_2__PORT EQU 1
Mux0_2__PRT EQU CYREG_PRT1_PRT
Mux0_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mux0_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mux0_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mux0_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mux0_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mux0_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mux0_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mux0_2__PS EQU CYREG_PRT1_PS
Mux0_2__SHIFT EQU 4
Mux0_2__SLW EQU CYREG_PRT1_SLW

; Mux0_3
Mux0_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Mux0_3__0__MASK EQU 0x04
Mux0_3__0__PC EQU CYREG_PRT1_PC2
Mux0_3__0__PORT EQU 1
Mux0_3__0__SHIFT EQU 2
Mux0_3__AG EQU CYREG_PRT1_AG
Mux0_3__AMUX EQU CYREG_PRT1_AMUX
Mux0_3__BIE EQU CYREG_PRT1_BIE
Mux0_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mux0_3__BYP EQU CYREG_PRT1_BYP
Mux0_3__CTL EQU CYREG_PRT1_CTL
Mux0_3__DM0 EQU CYREG_PRT1_DM0
Mux0_3__DM1 EQU CYREG_PRT1_DM1
Mux0_3__DM2 EQU CYREG_PRT1_DM2
Mux0_3__DR EQU CYREG_PRT1_DR
Mux0_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Mux0_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mux0_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mux0_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Mux0_3__MASK EQU 0x04
Mux0_3__PORT EQU 1
Mux0_3__PRT EQU CYREG_PRT1_PRT
Mux0_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mux0_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mux0_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mux0_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mux0_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mux0_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mux0_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mux0_3__PS EQU CYREG_PRT1_PS
Mux0_3__SHIFT EQU 2
Mux0_3__SLW EQU CYREG_PRT1_SLW

; Mux1_0
Mux1_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Mux1_0__0__MASK EQU 0x40
Mux1_0__0__PC EQU CYREG_PRT0_PC6
Mux1_0__0__PORT EQU 0
Mux1_0__0__SHIFT EQU 6
Mux1_0__AG EQU CYREG_PRT0_AG
Mux1_0__AMUX EQU CYREG_PRT0_AMUX
Mux1_0__BIE EQU CYREG_PRT0_BIE
Mux1_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux1_0__BYP EQU CYREG_PRT0_BYP
Mux1_0__CTL EQU CYREG_PRT0_CTL
Mux1_0__DM0 EQU CYREG_PRT0_DM0
Mux1_0__DM1 EQU CYREG_PRT0_DM1
Mux1_0__DM2 EQU CYREG_PRT0_DM2
Mux1_0__DR EQU CYREG_PRT0_DR
Mux1_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux1_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux1_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux1_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux1_0__MASK EQU 0x40
Mux1_0__PORT EQU 0
Mux1_0__PRT EQU CYREG_PRT0_PRT
Mux1_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux1_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux1_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux1_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux1_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux1_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux1_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux1_0__PS EQU CYREG_PRT0_PS
Mux1_0__SHIFT EQU 6
Mux1_0__SLW EQU CYREG_PRT0_SLW

; Mux1_1
Mux1_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Mux1_1__0__MASK EQU 0x20
Mux1_1__0__PC EQU CYREG_PRT0_PC5
Mux1_1__0__PORT EQU 0
Mux1_1__0__SHIFT EQU 5
Mux1_1__AG EQU CYREG_PRT0_AG
Mux1_1__AMUX EQU CYREG_PRT0_AMUX
Mux1_1__BIE EQU CYREG_PRT0_BIE
Mux1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux1_1__BYP EQU CYREG_PRT0_BYP
Mux1_1__CTL EQU CYREG_PRT0_CTL
Mux1_1__DM0 EQU CYREG_PRT0_DM0
Mux1_1__DM1 EQU CYREG_PRT0_DM1
Mux1_1__DM2 EQU CYREG_PRT0_DM2
Mux1_1__DR EQU CYREG_PRT0_DR
Mux1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux1_1__MASK EQU 0x20
Mux1_1__PORT EQU 0
Mux1_1__PRT EQU CYREG_PRT0_PRT
Mux1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux1_1__PS EQU CYREG_PRT0_PS
Mux1_1__SHIFT EQU 5
Mux1_1__SLW EQU CYREG_PRT0_SLW

; Mux1_2
Mux1_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Mux1_2__0__MASK EQU 0x08
Mux1_2__0__PC EQU CYREG_PRT0_PC3
Mux1_2__0__PORT EQU 0
Mux1_2__0__SHIFT EQU 3
Mux1_2__AG EQU CYREG_PRT0_AG
Mux1_2__AMUX EQU CYREG_PRT0_AMUX
Mux1_2__BIE EQU CYREG_PRT0_BIE
Mux1_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux1_2__BYP EQU CYREG_PRT0_BYP
Mux1_2__CTL EQU CYREG_PRT0_CTL
Mux1_2__DM0 EQU CYREG_PRT0_DM0
Mux1_2__DM1 EQU CYREG_PRT0_DM1
Mux1_2__DM2 EQU CYREG_PRT0_DM2
Mux1_2__DR EQU CYREG_PRT0_DR
Mux1_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux1_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux1_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux1_2__MASK EQU 0x08
Mux1_2__PORT EQU 0
Mux1_2__PRT EQU CYREG_PRT0_PRT
Mux1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux1_2__PS EQU CYREG_PRT0_PS
Mux1_2__SHIFT EQU 3
Mux1_2__SLW EQU CYREG_PRT0_SLW

; Mux1_3
Mux1_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Mux1_3__0__MASK EQU 0x02
Mux1_3__0__PC EQU CYREG_PRT0_PC1
Mux1_3__0__PORT EQU 0
Mux1_3__0__SHIFT EQU 1
Mux1_3__AG EQU CYREG_PRT0_AG
Mux1_3__AMUX EQU CYREG_PRT0_AMUX
Mux1_3__BIE EQU CYREG_PRT0_BIE
Mux1_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux1_3__BYP EQU CYREG_PRT0_BYP
Mux1_3__CTL EQU CYREG_PRT0_CTL
Mux1_3__DM0 EQU CYREG_PRT0_DM0
Mux1_3__DM1 EQU CYREG_PRT0_DM1
Mux1_3__DM2 EQU CYREG_PRT0_DM2
Mux1_3__DR EQU CYREG_PRT0_DR
Mux1_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux1_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux1_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux1_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux1_3__MASK EQU 0x02
Mux1_3__PORT EQU 0
Mux1_3__PRT EQU CYREG_PRT0_PRT
Mux1_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux1_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux1_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux1_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux1_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux1_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux1_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux1_3__PS EQU CYREG_PRT0_PS
Mux1_3__SHIFT EQU 1
Mux1_3__SLW EQU CYREG_PRT0_SLW

; LCD_Char_LCDPort
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_SAR_0_ADC_SAR
ADC_SAR_0_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_0_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_0_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_0_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_0_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_0_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_0_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_0_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_0_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_0_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_0_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_0_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_0_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_0_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_0_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_0_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_0_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_0_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_0_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_0_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_0_IRQ
ADC_SAR_0_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_0_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_0_IRQ__INTC_MASK EQU 0x01
ADC_SAR_0_IRQ__INTC_NUMBER EQU 0
ADC_SAR_0_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_0_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_0_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_0_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_0_theACLK
ADC_SAR_0_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_0_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_0_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_0_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_0_theACLK__INDEX EQU 0x00
ADC_SAR_0_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_0_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_0_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_0_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; USBUART_1_arb_int
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_bus_reset
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_Dm
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_1_Dp
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_1_dp_int
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_1
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x04
USBUART_1_ep_1__INTC_NUMBER EQU 2
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_2
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x08
USBUART_1_ep_2__INTC_NUMBER EQU 3
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_3
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x10
USBUART_1_ep_3__INTC_NUMBER EQU 4
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ord_int
USBUART_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ord_int__INTC_MASK EQU 0x2000000
USBUART_1_ord_int__INTC_NUMBER EQU 25
USBUART_1_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_sof_int
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_USB
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Pin_Ground
Pin_Ground__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_Ground__0__MASK EQU 0x01
Pin_Ground__0__PC EQU CYREG_PRT0_PC0
Pin_Ground__0__PORT EQU 0
Pin_Ground__0__SHIFT EQU 0
Pin_Ground__AG EQU CYREG_PRT0_AG
Pin_Ground__AMUX EQU CYREG_PRT0_AMUX
Pin_Ground__BIE EQU CYREG_PRT0_BIE
Pin_Ground__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Ground__BYP EQU CYREG_PRT0_BYP
Pin_Ground__CTL EQU CYREG_PRT0_CTL
Pin_Ground__DM0 EQU CYREG_PRT0_DM0
Pin_Ground__DM1 EQU CYREG_PRT0_DM1
Pin_Ground__DM2 EQU CYREG_PRT0_DM2
Pin_Ground__DR EQU CYREG_PRT0_DR
Pin_Ground__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Ground__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Ground__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Ground__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Ground__MASK EQU 0x01
Pin_Ground__PORT EQU 0
Pin_Ground__PRT EQU CYREG_PRT0_PRT
Pin_Ground__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Ground__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Ground__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Ground__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Ground__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Ground__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Ground__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Ground__PS EQU CYREG_PRT0_PS
Pin_Ground__SHIFT EQU 0
Pin_Ground__SLW EQU CYREG_PRT0_SLW

; Current_Source
Current_Source__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Current_Source__0__MASK EQU 0x80
Current_Source__0__PC EQU CYREG_PRT0_PC7
Current_Source__0__PORT EQU 0
Current_Source__0__SHIFT EQU 7
Current_Source__AG EQU CYREG_PRT0_AG
Current_Source__AMUX EQU CYREG_PRT0_AMUX
Current_Source__BIE EQU CYREG_PRT0_BIE
Current_Source__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Current_Source__BYP EQU CYREG_PRT0_BYP
Current_Source__CTL EQU CYREG_PRT0_CTL
Current_Source__DM0 EQU CYREG_PRT0_DM0
Current_Source__DM1 EQU CYREG_PRT0_DM1
Current_Source__DM2 EQU CYREG_PRT0_DM2
Current_Source__DR EQU CYREG_PRT0_DR
Current_Source__INP_DIS EQU CYREG_PRT0_INP_DIS
Current_Source__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Current_Source__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Current_Source__LCD_EN EQU CYREG_PRT0_LCD_EN
Current_Source__MASK EQU 0x80
Current_Source__PORT EQU 0
Current_Source__PRT EQU CYREG_PRT0_PRT
Current_Source__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Current_Source__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Current_Source__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Current_Source__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Current_Source__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Current_Source__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Current_Source__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Current_Source__PS EQU CYREG_PRT0_PS
Current_Source__SHIFT EQU 7
Current_Source__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
