 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 00:49:37 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRQX2MTR)    0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRQX2MTR)    0.245    0.245 f
  U0_BANK_TOP/U389/Y (INVX1MTR)                          0.054      0.299 r
  U0_BANK_TOP/U390/Y (NAND2X1MTR)                        0.074      0.373 f
  U0_BANK_TOP/U394/Y (NOR2X1MTR)                         0.173      0.545 r
  U0_BANK_TOP/U395/Y (BUFX2MTR)                          0.147      0.692 r
  U0_BANK_TOP/U396/Y (BUFX2MTR)                          0.118      0.810 r
  U0_BANK_TOP/U397/Y (AOI22X1MTR)                        0.094      0.904 f
  U0_BANK_TOP/U398/Y (AOI21X1MTR)                        0.144      1.047 r
  U0_BANK_TOP/U401/Y (NAND3BX1MTR)                       0.208      1.255 f
  U0_BANK_TOP/U402/Y (INVX1MTR)                          0.097      1.352 r
  U0_BANK_TOP/U403/Y (INVX1MTR)                          0.108      1.460 f
  U0_BANK_TOP/U374/Y (AND2X1MTR)                         0.155      1.615 f
  U0_BANK_TOP/U375/Y (INVX1MTR)                          0.106      1.720 r
  U0_BANK_TOP/U11631/Y (XOR2X1MTR)                       0.069      1.789 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U17/CO (ADDFX1MTR)    0.198     1.987 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U16/CO (ADDFX1MTR)    0.199     2.186 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U15/CO (ADDFX1MTR)    0.199     2.385 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U14/CO (ADDFX1MTR)    0.199     2.584 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U13/CO (ADDFX1MTR)    0.199     2.783 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U12/CO (ADDFX1MTR)    0.199     2.982 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U11/CO (ADDFX1MTR)    0.199     3.180 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U10/CO (ADDFX1MTR)    0.199     3.379 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U9/CO (ADDFX1MTR)    0.199      3.578 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U8/CO (ADDFX1MTR)    0.199      3.777 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U7/CO (ADDFX1MTR)    0.199      3.976 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U6/CO (ADDFX1MTR)    0.199      4.175 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U5/CO (ADDFX1MTR)    0.199      4.373 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U4/CO (ADDFX1MTR)    0.199      4.572 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U3/CO (ADDFX1MTR)    0.199      4.771 f
  U0_BANK_TOP/DP_OP_1183J1_166_5818_U2/CO (ADDFX1MTR)    0.193      4.964 f
  U0_BANK_TOP/U7748/Y (XOR2X1MTR)                        0.165      5.129 r
  U0_BANK_TOP/U7751/Y (NAND2X1MTR)                       0.218      5.347 f
  U0_BANK_TOP/U7752/Y (INVX1MTR)                         0.151      5.497 r
  U0_BANK_TOP/U10831/Y (OAI21X1MTR)                      0.120      5.618 f
  U0_BANK_TOP/U10833/Y (AOI21X1MTR)                      0.123      5.741 r
  U0_BANK_TOP/U10838/Y (OAI21X1MTR)                      0.116      5.857 f
  U0_BANK_TOP/U10840/Y (AOI21X1MTR)                      0.123      5.981 r
  U0_BANK_TOP/U10898/Y (OAI21X1MTR)                      0.116      6.097 f
  U0_BANK_TOP/U11080/Y (AOI21X1MTR)                      0.111      6.208 r
  U0_BANK_TOP/U11082/Y (CLKOR2X1MTR)                     0.099      6.308 r
  U0_BANK_TOP/U11333/Y (NAND2X1MTR)                      0.065      6.373 f
  U0_BANK_TOP/U11334/Y (XOR2X1MTR)                       0.138      6.511 r
  U0_BANK_TOP/U11385/Y (NAND4X1MTR)                      0.267      6.777 f
  U0_BANK_TOP/U11392/Y (OAI211X1MTR)                     0.144      6.922 r
  U0_BANK_TOP/U11412/Y (OAI2B2X1MTR)                     0.120      7.042 f
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRQX2MTR)           0.000      7.042 f
  data arrival time                                                 7.042

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRQX2MTR)          0.000     20.000 r
  library setup time                                    -0.137     19.863
  data required time                                               19.863
  --------------------------------------------------------------------------
  data required time                                               19.863
  data arrival time                                                -7.042
  --------------------------------------------------------------------------
  slack (MET)                                                      12.821


1
