xrun(64): 24.03-s005: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s005: Started on Jul 21, 2025 at 19:03:50 EDT
xrun
	-f run.f
		-64
		-uvmhome /usr/caen/xcelium-24.03.005/tools/methodology/UVM/CDNS-1.1d
		test.sv
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /usr/caen/xcelium-24.03.005/tools/methodology/UVM/CDNS-1.1d
file: test.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x3757721c>
			streams:  21, words: 12927
		worklib.cdns_uvm_pkg:sv <0x353495ad>
			streams: 172, words: 248139
		worklib.cdns_uvmapi:svp <0x4b148aef>
			streams:  27, words: 28687
		worklib.cdns_assert2uvm_pkg:sv <0x7612b615>
			streams:   3, words:  1654
		worklib.uvm_pkg:sv <0x0243404e>
			streams: 4532, words: 6796047
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        1       1
		Verilog packages:               4       4
		Registers:                 12,786  10,030
		Named events:                   4      12
		Initial blocks:               252     146
		Parallel blocks:               26      27
		Assertions:                     2       2
		SV Class declarations:        190     304
		SV Class specializations:     339     339
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xcelium> source /usr/caen/xcelium-24.03.005/tools/xcelium/files/xmsimrc
xcelium> source /usr/caen/xcelium-24.03.005/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (24.03-s005)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test mytest...
UVM_INFO test.sv(27) @ 0: uvm_test_top [mytest] UVM TEST INSTALL PASSED!

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    2
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[mytest]     1
Simulation complete via $finish(1) at time 0 FS + 179
/usr/caen/xcelium-24.03.005/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s005: Exiting on Jul 21, 2025 at 19:04:14 EDT  (total: 00:00:24)
