GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_incrementor.vhd'
Analyzing entity 'bcd_incrementor'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_incrementor.vhd":6)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_incrementor.vhd":20)
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_to_seven_segment.vhd'
Analyzing entity 'bcd_to_sevenseg'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_to_seven_segment.vhd":6)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_to_seven_segment.vhd":13)
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\top_modul.vhd'
Analyzing entity 'top_modul'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\top_modul.vhd":6)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\top_modul.vhd":20)
Processing 'top_modul(Behavioral)'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\top_modul.vhd":6)
Processing 'bcd_incrementor(Behavioral)'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_incrementor.vhd":6)
Processing 'bcd_to_sevenseg(Behavioral)'("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\bcd_to_seven_segment.vhd":6)
NOTE  (EX0101) : Current top module is "top_modul"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "bcd_incrementor" instantiated to "i_minute_bcd_increment" is swept in optimizing("C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\src\top_modul.vhd":83)
[95%] Generate netlist file "C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\impl\gwsynthesis\chronometer_with_7_segment_display.vg" completed
[100%] Generate report file "C:\Users\yusuf\Desktop\FPGA\Projects\chronometer_with_7_segment_display\impl\gwsynthesis\chronometer_with_7_segment_display_syn.rpt.html" completed
GowinSynthesis finish
